
22-008_Voiture_RC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a9c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08004b5c  08004b5c  00014b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bd8  08004bd8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004bd8  08004bd8  00014bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004be0  08004be0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004be0  08004be0  00014be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004be4  08004be4  00014be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004be8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  2000000c  08004bf4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001fc  08004bf4  000201fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001187a  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025d2  00000000  00000000  000318f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001110  00000000  00000000  00033ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d68  00000000  00000000  00034fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00011ba9  00000000  00000000  00035d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000146f0  00000000  00000000  000478e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006dd82  00000000  00000000  0005bfd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003e88  00000000  00000000  000c9d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000cdbe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004b44 	.word	0x08004b44

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004b44 	.word	0x08004b44

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <HAL_writeSpiValue_EN>:
{
	HAL_GPIO_WritePin(GPIOB, IRQ_Pin, state_B);
}

HAL_ret_val_en HAL_writeSpiValue_EN(uint8_t* value_U8A, uint16_t size_value_U16)
{
 80004a8:	b5b0      	push	{r4, r5, r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
 80004b0:	000a      	movs	r2, r1
 80004b2:	1cbb      	adds	r3, r7, #2
 80004b4:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 80004b6:	2380      	movs	r3, #128	; 0x80
 80004b8:	0219      	lsls	r1, r3, #8
 80004ba:	23a0      	movs	r3, #160	; 0xa0
 80004bc:	05db      	lsls	r3, r3, #23
 80004be:	2200      	movs	r2, #0
 80004c0:	0018      	movs	r0, r3
 80004c2:	f001 fbbb 	bl	8001c3c <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_Transmit(&hspi1, value_U8A, size_value_U16, 100);
 80004c6:	250f      	movs	r5, #15
 80004c8:	197c      	adds	r4, r7, r5
 80004ca:	1cbb      	adds	r3, r7, #2
 80004cc:	881a      	ldrh	r2, [r3, #0]
 80004ce:	6879      	ldr	r1, [r7, #4]
 80004d0:	480c      	ldr	r0, [pc, #48]	; (8000504 <HAL_writeSpiValue_EN+0x5c>)
 80004d2:	2364      	movs	r3, #100	; 0x64
 80004d4:	f002 fc53 	bl	8002d7e <HAL_SPI_Transmit>
 80004d8:	0003      	movs	r3, r0
 80004da:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	0219      	lsls	r1, r3, #8
 80004e0:	23a0      	movs	r3, #160	; 0xa0
 80004e2:	05db      	lsls	r3, r3, #23
 80004e4:	2201      	movs	r2, #1
 80004e6:	0018      	movs	r0, r3
 80004e8:	f001 fba8 	bl	8001c3c <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 80004ec:	197b      	adds	r3, r7, r5
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <HAL_writeSpiValue_EN+0x50>
	{
		return SPI_WRITE_ERROR_EN;
 80004f4:	2302      	movs	r3, #2
 80004f6:	e000      	b.n	80004fa <HAL_writeSpiValue_EN+0x52>
	}
	else
	{
		return SPI_WRITE_OK_EN;
 80004f8:	2303      	movs	r3, #3
	}
}
 80004fa:	0018      	movs	r0, r3
 80004fc:	46bd      	mov	sp, r7
 80004fe:	b004      	add	sp, #16
 8000500:	bdb0      	pop	{r4, r5, r7, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	200000d8 	.word	0x200000d8

08000508 <HAL_readSpiValue_EN>:

HAL_ret_val_en HAL_readSpiValue_EN(uint8_t reg_U8, uint8_t* read_value_U8A,uint16_t size_read_value_U16)
{
 8000508:	b5b0      	push	{r4, r5, r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0
 800050e:	6039      	str	r1, [r7, #0]
 8000510:	0011      	movs	r1, r2
 8000512:	1dfb      	adds	r3, r7, #7
 8000514:	1c02      	adds	r2, r0, #0
 8000516:	701a      	strb	r2, [r3, #0]
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	1c0a      	adds	r2, r1, #0
 800051c:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 800051e:	2380      	movs	r3, #128	; 0x80
 8000520:	0219      	lsls	r1, r3, #8
 8000522:	23a0      	movs	r3, #160	; 0xa0
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	2200      	movs	r2, #0
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fb87 	bl	8001c3c <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_Transmit(&hspi1, &reg_U8, 1, 100);
 800052e:	250f      	movs	r5, #15
 8000530:	197c      	adds	r4, r7, r5
 8000532:	1df9      	adds	r1, r7, #7
 8000534:	4817      	ldr	r0, [pc, #92]	; (8000594 <HAL_readSpiValue_EN+0x8c>)
 8000536:	2364      	movs	r3, #100	; 0x64
 8000538:	2201      	movs	r2, #1
 800053a:	f002 fc20 	bl	8002d7e <HAL_SPI_Transmit>
 800053e:	0003      	movs	r3, r0
 8000540:	7023      	strb	r3, [r4, #0]
	if (ret_val != HAL_OK)
 8000542:	197b      	adds	r3, r7, r5
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	2b00      	cmp	r3, #0
 8000548:	d009      	beq.n	800055e <HAL_readSpiValue_EN+0x56>
	{
		HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 800054a:	2380      	movs	r3, #128	; 0x80
 800054c:	0219      	lsls	r1, r3, #8
 800054e:	23a0      	movs	r3, #160	; 0xa0
 8000550:	05db      	lsls	r3, r3, #23
 8000552:	2201      	movs	r2, #1
 8000554:	0018      	movs	r0, r3
 8000556:	f001 fb71 	bl	8001c3c <HAL_GPIO_WritePin>
		return SPI_READ_ERROR_EN;
 800055a:	2304      	movs	r3, #4
 800055c:	e016      	b.n	800058c <HAL_readSpiValue_EN+0x84>
	}
	HAL_SPI_Receive(&hspi1, read_value_U8A, size_read_value_U16, 100);
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	881a      	ldrh	r2, [r3, #0]
 8000562:	6839      	ldr	r1, [r7, #0]
 8000564:	480b      	ldr	r0, [pc, #44]	; (8000594 <HAL_readSpiValue_EN+0x8c>)
 8000566:	2364      	movs	r3, #100	; 0x64
 8000568:	f002 fd66 	bl	8003038 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	0219      	lsls	r1, r3, #8
 8000570:	23a0      	movs	r3, #160	; 0xa0
 8000572:	05db      	lsls	r3, r3, #23
 8000574:	2201      	movs	r2, #1
 8000576:	0018      	movs	r0, r3
 8000578:	f001 fb60 	bl	8001c3c <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 800057c:	230f      	movs	r3, #15
 800057e:	18fb      	adds	r3, r7, r3
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <HAL_readSpiValue_EN+0x82>
	{
		return SPI_READ_ERROR_EN;
 8000586:	2304      	movs	r3, #4
 8000588:	e000      	b.n	800058c <HAL_readSpiValue_EN+0x84>
	}
	else
	{
		return SPI_READ_OK_EN;
 800058a:	2305      	movs	r3, #5
	}


}
 800058c:	0018      	movs	r0, r3
 800058e:	46bd      	mov	sp, r7
 8000590:	b004      	add	sp, #16
 8000592:	bdb0      	pop	{r4, r5, r7, pc}
 8000594:	200000d8 	.word	0x200000d8

08000598 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b08a      	sub	sp, #40	; 0x28
 800059c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800059e:	f000 fedf 	bl	8001360 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005a2:	f000 f81d 	bl	80005e0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005a6:	f000 fa1f 	bl	80009e8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80005aa:	f000 f9ed 	bl	8000988 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 80005ae:	f000 f961 	bl	8000874 <MX_TIM2_Init>
	MX_ADC_Init();
 80005b2:	f000 f883 	bl	80006bc <MX_ADC_Init>
	MX_SPI1_Init();
 80005b6:	f000 f925 	bl	8000804 <MX_SPI1_Init>
	MX_I2C1_Init();
 80005ba:	f000 f8e5 	bl	8000788 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	NRF24_Init();
 80005be:	f000 fc75 	bl	8000eac <NRF24_Init>
	uint8_t data[40] = {0};
 80005c2:	003b      	movs	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	3304      	adds	r3, #4
 80005ca:	2224      	movs	r2, #36	; 0x24
 80005cc:	2100      	movs	r1, #0
 80005ce:	0018      	movs	r0, r3
 80005d0:	f004 fa8c 	bl	8004aec <memset>
	while (1) {
		NRF24_ReadAll (data);
 80005d4:	003b      	movs	r3, r7
 80005d6:	0018      	movs	r0, r3
 80005d8:	f000 fc90 	bl	8000efc <NRF24_ReadAll>
 80005dc:	e7fa      	b.n	80005d4 <main+0x3c>
	...

080005e0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b099      	sub	sp, #100	; 0x64
 80005e4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80005e6:	242c      	movs	r4, #44	; 0x2c
 80005e8:	193b      	adds	r3, r7, r4
 80005ea:	0018      	movs	r0, r3
 80005ec:	2334      	movs	r3, #52	; 0x34
 80005ee:	001a      	movs	r2, r3
 80005f0:	2100      	movs	r1, #0
 80005f2:	f004 fa7b 	bl	8004aec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80005f6:	2318      	movs	r3, #24
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	0018      	movs	r0, r3
 80005fc:	2314      	movs	r3, #20
 80005fe:	001a      	movs	r2, r3
 8000600:	2100      	movs	r1, #0
 8000602:	f004 fa73 	bl	8004aec <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000606:	003b      	movs	r3, r7
 8000608:	0018      	movs	r0, r3
 800060a:	2318      	movs	r3, #24
 800060c:	001a      	movs	r2, r3
 800060e:	2100      	movs	r1, #0
 8000610:	f004 fa6c 	bl	8004aec <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	4b27      	ldr	r3, [pc, #156]	; (80006b4 <SystemClock_Config+0xd4>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a27      	ldr	r2, [pc, #156]	; (80006b8 <SystemClock_Config+0xd8>)
 800061a:	401a      	ands	r2, r3
 800061c:	4b25      	ldr	r3, [pc, #148]	; (80006b4 <SystemClock_Config+0xd4>)
 800061e:	2180      	movs	r1, #128	; 0x80
 8000620:	0109      	lsls	r1, r1, #4
 8000622:	430a      	orrs	r2, r1
 8000624:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000626:	0021      	movs	r1, r4
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2210      	movs	r2, #16
 800062c:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2201      	movs	r2, #1
 8000632:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2200      	movs	r2, #0
 8000638:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800063a:	187b      	adds	r3, r7, r1
 800063c:	22a0      	movs	r2, #160	; 0xa0
 800063e:	0212      	lsls	r2, r2, #8
 8000640:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2200      	movs	r2, #0
 8000646:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000648:	187b      	adds	r3, r7, r1
 800064a:	0018      	movs	r0, r3
 800064c:	f001 fc42 	bl	8001ed4 <HAL_RCC_OscConfig>
 8000650:	1e03      	subs	r3, r0, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0x78>
		Error_Handler();
 8000654:	f000 fa62 	bl	8000b1c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000658:	2118      	movs	r1, #24
 800065a:	187b      	adds	r3, r7, r1
 800065c:	220f      	movs	r2, #15
 800065e:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000660:	187b      	adds	r3, r7, r1
 8000662:	2200      	movs	r2, #0
 8000664:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000672:	187b      	adds	r3, r7, r1
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000678:	187b      	adds	r3, r7, r1
 800067a:	2100      	movs	r1, #0
 800067c:	0018      	movs	r0, r3
 800067e:	f001 ffa5 	bl	80025cc <HAL_RCC_ClockConfig>
 8000682:	1e03      	subs	r3, r0, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0xaa>
		Error_Handler();
 8000686:	f000 fa49 	bl	8000b1c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 800068a:	003b      	movs	r3, r7
 800068c:	220a      	movs	r2, #10
 800068e:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000690:	003b      	movs	r3, r7
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000696:	003b      	movs	r3, r7
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800069c:	003b      	movs	r3, r7
 800069e:	0018      	movs	r0, r3
 80006a0:	f002 f9b8 	bl	8002a14 <HAL_RCCEx_PeriphCLKConfig>
 80006a4:	1e03      	subs	r3, r0, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0xcc>
		Error_Handler();
 80006a8:	f000 fa38 	bl	8000b1c <Error_Handler>
	}
}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	b019      	add	sp, #100	; 0x64
 80006b2:	bd90      	pop	{r4, r7, pc}
 80006b4:	40007000 	.word	0x40007000
 80006b8:	ffffe7ff 	.word	0xffffe7ff

080006bc <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80006c2:	003b      	movs	r3, r7
 80006c4:	0018      	movs	r0, r3
 80006c6:	2308      	movs	r3, #8
 80006c8:	001a      	movs	r2, r3
 80006ca:	2100      	movs	r1, #0
 80006cc:	f004 fa0e 	bl	8004aec <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 80006d0:	4b2a      	ldr	r3, [pc, #168]	; (800077c <MX_ADC_Init+0xc0>)
 80006d2:	4a2b      	ldr	r2, [pc, #172]	; (8000780 <MX_ADC_Init+0xc4>)
 80006d4:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 80006d6:	4b29      	ldr	r3, [pc, #164]	; (800077c <MX_ADC_Init+0xc0>)
 80006d8:	2200      	movs	r2, #0
 80006da:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80006dc:	4b27      	ldr	r3, [pc, #156]	; (800077c <MX_ADC_Init+0xc0>)
 80006de:	22c0      	movs	r2, #192	; 0xc0
 80006e0:	0612      	lsls	r2, r2, #24
 80006e2:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80006e4:	4b25      	ldr	r3, [pc, #148]	; (800077c <MX_ADC_Init+0xc0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006ea:	4b24      	ldr	r3, [pc, #144]	; (800077c <MX_ADC_Init+0xc0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	639a      	str	r2, [r3, #56]	; 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80006f0:	4b22      	ldr	r3, [pc, #136]	; (800077c <MX_ADC_Init+0xc0>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_ADC_Init+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <MX_ADC_Init+0xc0>)
 80006fe:	2220      	movs	r2, #32
 8000700:	2100      	movs	r1, #0
 8000702:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8000704:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MX_ADC_Init+0xc0>)
 8000706:	2221      	movs	r2, #33	; 0x21
 8000708:	2100      	movs	r1, #0
 800070a:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800070c:	4b1b      	ldr	r3, [pc, #108]	; (800077c <MX_ADC_Init+0xc0>)
 800070e:	2200      	movs	r2, #0
 8000710:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000712:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_ADC_Init+0xc0>)
 8000714:	22c2      	movs	r2, #194	; 0xc2
 8000716:	32ff      	adds	r2, #255	; 0xff
 8000718:	625a      	str	r2, [r3, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 800071a:	4b18      	ldr	r3, [pc, #96]	; (800077c <MX_ADC_Init+0xc0>)
 800071c:	222c      	movs	r2, #44	; 0x2c
 800071e:	2100      	movs	r1, #0
 8000720:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000722:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_ADC_Init+0xc0>)
 8000724:	2204      	movs	r2, #4
 8000726:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <MX_ADC_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	631a      	str	r2, [r3, #48]	; 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_ADC_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000734:	4b11      	ldr	r3, [pc, #68]	; (800077c <MX_ADC_Init+0xc0>)
 8000736:	2201      	movs	r2, #1
 8000738:	635a      	str	r2, [r3, #52]	; 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800073a:	4b10      	ldr	r3, [pc, #64]	; (800077c <MX_ADC_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8000740:	4b0e      	ldr	r3, [pc, #56]	; (800077c <MX_ADC_Init+0xc0>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 fe7c 	bl	8001440 <HAL_ADC_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_ADC_Init+0x94>
		Error_Handler();
 800074c:	f000 f9e6 	bl	8000b1c <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8000750:	003b      	movs	r3, r7
 8000752:	4a0c      	ldr	r2, [pc, #48]	; (8000784 <MX_ADC_Init+0xc8>)
 8000754:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000756:	003b      	movs	r3, r7
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0152      	lsls	r2, r2, #5
 800075c:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800075e:	003a      	movs	r2, r7
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_ADC_Init+0xc0>)
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f000 ffdf 	bl	8001728 <HAL_ADC_ConfigChannel>
 800076a:	1e03      	subs	r3, r0, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC_Init+0xb6>
		Error_Handler();
 800076e:	f000 f9d5 	bl	8000b1c <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b002      	add	sp, #8
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	20000028 	.word	0x20000028
 8000780:	40012400 	.word	0x40012400
 8000784:	10000010 	.word	0x10000010

08000788 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800078c:	4b1b      	ldr	r3, [pc, #108]	; (80007fc <MX_I2C1_Init+0x74>)
 800078e:	4a1c      	ldr	r2, [pc, #112]	; (8000800 <MX_I2C1_Init+0x78>)
 8000790:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000000;
 8000792:	4b1a      	ldr	r3, [pc, #104]	; (80007fc <MX_I2C1_Init+0x74>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000798:	4b18      	ldr	r3, [pc, #96]	; (80007fc <MX_I2C1_Init+0x74>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800079e:	4b17      	ldr	r3, [pc, #92]	; (80007fc <MX_I2C1_Init+0x74>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a4:	4b15      	ldr	r3, [pc, #84]	; (80007fc <MX_I2C1_Init+0x74>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_I2C1_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <MX_I2C1_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <MX_I2C1_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <MX_I2C1_Init+0x74>)
 80007be:	2200      	movs	r2, #0
 80007c0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <MX_I2C1_Init+0x74>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f001 fa57 	bl	8001c78 <HAL_I2C_Init>
 80007ca:	1e03      	subs	r3, r0, #0
 80007cc:	d001      	beq.n	80007d2 <MX_I2C1_Init+0x4a>
		Error_Handler();
 80007ce:	f000 f9a5 	bl	8000b1c <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <MX_I2C1_Init+0x74>)
 80007d4:	2100      	movs	r1, #0
 80007d6:	0018      	movs	r0, r3
 80007d8:	f001 fae4 	bl	8001da4 <HAL_I2CEx_ConfigAnalogFilter>
 80007dc:	1e03      	subs	r3, r0, #0
 80007de:	d001      	beq.n	80007e4 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80007e0:	f000 f99c 	bl	8000b1c <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <MX_I2C1_Init+0x74>)
 80007e6:	2100      	movs	r1, #0
 80007e8:	0018      	movs	r0, r3
 80007ea:	f001 fb27 	bl	8001e3c <HAL_I2CEx_ConfigDigitalFilter>
 80007ee:	1e03      	subs	r3, r0, #0
 80007f0:	d001      	beq.n	80007f6 <MX_I2C1_Init+0x6e>
		Error_Handler();
 80007f2:	f000 f993 	bl	8000b1c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000084 	.word	0x20000084
 8000800:	40005400 	.word	0x40005400

08000804 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000808:	4b18      	ldr	r3, [pc, #96]	; (800086c <MX_SPI1_Init+0x68>)
 800080a:	4a19      	ldr	r2, [pc, #100]	; (8000870 <MX_SPI1_Init+0x6c>)
 800080c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800080e:	4b17      	ldr	r3, [pc, #92]	; (800086c <MX_SPI1_Init+0x68>)
 8000810:	2282      	movs	r2, #130	; 0x82
 8000812:	0052      	lsls	r2, r2, #1
 8000814:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000816:	4b15      	ldr	r3, [pc, #84]	; (800086c <MX_SPI1_Init+0x68>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800081c:	4b13      	ldr	r3, [pc, #76]	; (800086c <MX_SPI1_Init+0x68>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000822:	4b12      	ldr	r3, [pc, #72]	; (800086c <MX_SPI1_Init+0x68>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000828:	4b10      	ldr	r3, [pc, #64]	; (800086c <MX_SPI1_Init+0x68>)
 800082a:	2200      	movs	r2, #0
 800082c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800082e:	4b0f      	ldr	r3, [pc, #60]	; (800086c <MX_SPI1_Init+0x68>)
 8000830:	2280      	movs	r2, #128	; 0x80
 8000832:	0092      	lsls	r2, r2, #2
 8000834:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000836:	4b0d      	ldr	r3, [pc, #52]	; (800086c <MX_SPI1_Init+0x68>)
 8000838:	2200      	movs	r2, #0
 800083a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800083c:	4b0b      	ldr	r3, [pc, #44]	; (800086c <MX_SPI1_Init+0x68>)
 800083e:	2200      	movs	r2, #0
 8000840:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000842:	4b0a      	ldr	r3, [pc, #40]	; (800086c <MX_SPI1_Init+0x68>)
 8000844:	2200      	movs	r2, #0
 8000846:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <MX_SPI1_Init+0x68>)
 800084a:	2200      	movs	r2, #0
 800084c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 800084e:	4b07      	ldr	r3, [pc, #28]	; (800086c <MX_SPI1_Init+0x68>)
 8000850:	2207      	movs	r2, #7
 8000852:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000854:	4b05      	ldr	r3, [pc, #20]	; (800086c <MX_SPI1_Init+0x68>)
 8000856:	0018      	movs	r0, r3
 8000858:	f002 fa08 	bl	8002c6c <HAL_SPI_Init>
 800085c:	1e03      	subs	r3, r0, #0
 800085e:	d001      	beq.n	8000864 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000860:	f000 f95c 	bl	8000b1c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	200000d8 	.word	0x200000d8
 8000870:	40013000 	.word	0x40013000

08000874 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800087a:	2318      	movs	r3, #24
 800087c:	18fb      	adds	r3, r7, r3
 800087e:	0018      	movs	r0, r3
 8000880:	2310      	movs	r3, #16
 8000882:	001a      	movs	r2, r3
 8000884:	2100      	movs	r1, #0
 8000886:	f004 f931 	bl	8004aec <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800088a:	2310      	movs	r3, #16
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	0018      	movs	r0, r3
 8000890:	2308      	movs	r3, #8
 8000892:	001a      	movs	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	f004 f929 	bl	8004aec <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800089a:	003b      	movs	r3, r7
 800089c:	0018      	movs	r0, r3
 800089e:	2310      	movs	r3, #16
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f004 f922 	bl	8004aec <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80008a8:	4b35      	ldr	r3, [pc, #212]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	05d2      	lsls	r2, r2, #23
 80008ae:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80008b0:	4b33      	ldr	r3, [pc, #204]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b6:	4b32      	ldr	r3, [pc, #200]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 80008bc:	4b30      	ldr	r3, [pc, #192]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008be:	4a31      	ldr	r2, [pc, #196]	; (8000984 <MX_TIM2_Init+0x110>)
 80008c0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c2:	4b2f      	ldr	r3, [pc, #188]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c8:	4b2d      	ldr	r3, [pc, #180]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80008ce:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008d0:	0018      	movs	r0, r3
 80008d2:	f002 ffe9 	bl	80038a8 <HAL_TIM_Base_Init>
 80008d6:	1e03      	subs	r3, r0, #0
 80008d8:	d001      	beq.n	80008de <MX_TIM2_Init+0x6a>
		Error_Handler();
 80008da:	f000 f91f 	bl	8000b1c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008de:	2118      	movs	r1, #24
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2280      	movs	r2, #128	; 0x80
 80008e4:	0152      	lsls	r2, r2, #5
 80008e6:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80008e8:	187a      	adds	r2, r7, r1
 80008ea:	4b25      	ldr	r3, [pc, #148]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008ec:	0011      	movs	r1, r2
 80008ee:	0018      	movs	r0, r3
 80008f0:	f003 f928 	bl	8003b44 <HAL_TIM_ConfigClockSource>
 80008f4:	1e03      	subs	r3, r0, #0
 80008f6:	d001      	beq.n	80008fc <MX_TIM2_Init+0x88>
		Error_Handler();
 80008f8:	f000 f910 	bl	8000b1c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80008fc:	4b20      	ldr	r3, [pc, #128]	; (8000980 <MX_TIM2_Init+0x10c>)
 80008fe:	0018      	movs	r0, r3
 8000900:	f003 f812 	bl	8003928 <HAL_TIM_PWM_Init>
 8000904:	1e03      	subs	r3, r0, #0
 8000906:	d001      	beq.n	800090c <MX_TIM2_Init+0x98>
		Error_Handler();
 8000908:	f000 f908 	bl	8000b1c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800090c:	2110      	movs	r1, #16
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	2200      	movs	r2, #0
 8000918:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800091a:	187a      	adds	r2, r7, r1
 800091c:	4b18      	ldr	r3, [pc, #96]	; (8000980 <MX_TIM2_Init+0x10c>)
 800091e:	0011      	movs	r1, r2
 8000920:	0018      	movs	r0, r3
 8000922:	f003 fbcb 	bl	80040bc <HAL_TIMEx_MasterConfigSynchronization>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <MX_TIM2_Init+0xba>
			!= HAL_OK) {
		Error_Handler();
 800092a:	f000 f8f7 	bl	8000b1c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800092e:	003b      	movs	r3, r7
 8000930:	2260      	movs	r2, #96	; 0x60
 8000932:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8000934:	003b      	movs	r3, r7
 8000936:	2200      	movs	r2, #0
 8000938:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800093a:	003b      	movs	r3, r7
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000940:	003b      	movs	r3, r7
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8000946:	0039      	movs	r1, r7
 8000948:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <MX_TIM2_Init+0x10c>)
 800094a:	2200      	movs	r2, #0
 800094c:	0018      	movs	r0, r3
 800094e:	f003 f833 	bl	80039b8 <HAL_TIM_PWM_ConfigChannel>
 8000952:	1e03      	subs	r3, r0, #0
 8000954:	d001      	beq.n	800095a <MX_TIM2_Init+0xe6>
			!= HAL_OK) {
		Error_Handler();
 8000956:	f000 f8e1 	bl	8000b1c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 800095a:	0039      	movs	r1, r7
 800095c:	4b08      	ldr	r3, [pc, #32]	; (8000980 <MX_TIM2_Init+0x10c>)
 800095e:	2204      	movs	r2, #4
 8000960:	0018      	movs	r0, r3
 8000962:	f003 f829 	bl	80039b8 <HAL_TIM_PWM_ConfigChannel>
 8000966:	1e03      	subs	r3, r0, #0
 8000968:	d001      	beq.n	800096e <MX_TIM2_Init+0xfa>
			!= HAL_OK) {
		Error_Handler();
 800096a:	f000 f8d7 	bl	8000b1c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800096e:	4b04      	ldr	r3, [pc, #16]	; (8000980 <MX_TIM2_Init+0x10c>)
 8000970:	0018      	movs	r0, r3
 8000972:	f000 fc17 	bl	80011a4 <HAL_TIM_MspPostInit>

}
 8000976:	46c0      	nop			; (mov r8, r8)
 8000978:	46bd      	mov	sp, r7
 800097a:	b00a      	add	sp, #40	; 0x28
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	20000130 	.word	0x20000130
 8000984:	0000ffff 	.word	0x0000ffff

08000988 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800098c:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 800098e:	4a15      	ldr	r2, [pc, #84]	; (80009e4 <MX_USART2_UART_Init+0x5c>)
 8000990:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000992:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 8000994:	22e1      	movs	r2, #225	; 0xe1
 8000996:	0252      	lsls	r2, r2, #9
 8000998:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009ae:	220c      	movs	r2, #12
 80009b0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b8:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80009ca:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <MX_USART2_UART_Init+0x58>)
 80009cc:	0018      	movs	r0, r3
 80009ce:	f003 fbc5 	bl	800415c <HAL_UART_Init>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <MX_USART2_UART_Init+0x52>
		Error_Handler();
 80009d6:	f000 f8a1 	bl	8000b1c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000170 	.word	0x20000170
 80009e4:	40004400 	.word	0x40004400

080009e8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b089      	sub	sp, #36	; 0x24
 80009ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80009ee:	240c      	movs	r4, #12
 80009f0:	193b      	adds	r3, r7, r4
 80009f2:	0018      	movs	r0, r3
 80009f4:	2314      	movs	r3, #20
 80009f6:	001a      	movs	r2, r3
 80009f8:	2100      	movs	r1, #0
 80009fa:	f004 f877 	bl	8004aec <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80009fe:	4b44      	ldr	r3, [pc, #272]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a02:	4b43      	ldr	r3, [pc, #268]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a04:	2180      	movs	r1, #128	; 0x80
 8000a06:	430a      	orrs	r2, r1
 8000a08:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a0a:	4b41      	ldr	r3, [pc, #260]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a0e:	2280      	movs	r2, #128	; 0x80
 8000a10:	4013      	ands	r3, r2
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a16:	4b3e      	ldr	r3, [pc, #248]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a1a:	4b3d      	ldr	r3, [pc, #244]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a22:	4b3b      	ldr	r3, [pc, #236]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a26:	2201      	movs	r2, #1
 8000a28:	4013      	ands	r3, r2
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2e:	4b38      	ldr	r3, [pc, #224]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a32:	4b37      	ldr	r3, [pc, #220]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a34:	2102      	movs	r1, #2
 8000a36:	430a      	orrs	r2, r1
 8000a38:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a3a:	4b35      	ldr	r3, [pc, #212]	; (8000b10 <MX_GPIO_Init+0x128>)
 8000a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a3e:	2202      	movs	r2, #2
 8000a40:	4013      	ands	r3, r2
 8000a42:	603b      	str	r3, [r7, #0]
 8000a44:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, offb_Pin | off_Pin, GPIO_PIN_RESET);
 8000a46:	4b33      	ldr	r3, [pc, #204]	; (8000b14 <MX_GPIO_Init+0x12c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2103      	movs	r1, #3
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 f8f5 	bl	8001c3c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000a52:	238e      	movs	r3, #142	; 0x8e
 8000a54:	01db      	lsls	r3, r3, #7
 8000a56:	4830      	ldr	r0, [pc, #192]	; (8000b18 <MX_GPIO_Init+0x130>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	0019      	movs	r1, r3
 8000a5c:	f001 f8ee 	bl	8001c3c <HAL_GPIO_WritePin>
	cmd_pleins_phares_Pin | direction_Pin | IRQ_Pin | CE_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(led_v_GPIO_Port, led_v_Pin, GPIO_PIN_SET);
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	019b      	lsls	r3, r3, #6
 8000a64:	482c      	ldr	r0, [pc, #176]	; (8000b18 <MX_GPIO_Init+0x130>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	0019      	movs	r1, r3
 8000a6a:	f001 f8e7 	bl	8001c3c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(led_r_GPIO_Port, led_r_Pin, GPIO_PIN_SET);
 8000a6e:	2380      	movs	r3, #128	; 0x80
 8000a70:	0059      	lsls	r1, r3, #1
 8000a72:	23a0      	movs	r3, #160	; 0xa0
 8000a74:	05db      	lsls	r3, r3, #23
 8000a76:	2201      	movs	r2, #1
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f001 f8df 	bl	8001c3c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	0219      	lsls	r1, r3, #8
 8000a82:	23a0      	movs	r3, #160	; 0xa0
 8000a84:	05db      	lsls	r3, r3, #23
 8000a86:	2200      	movs	r2, #0
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f001 f8d7 	bl	8001c3c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : offb_Pin off_Pin */
	GPIO_InitStruct.Pin = offb_Pin | off_Pin;
 8000a8e:	193b      	adds	r3, r7, r4
 8000a90:	2203      	movs	r2, #3
 8000a92:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a94:	193b      	adds	r3, r7, r4
 8000a96:	2201      	movs	r2, #1
 8000a98:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a9a:	193b      	adds	r3, r7, r4
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000aa6:	193b      	adds	r3, r7, r4
 8000aa8:	4a1a      	ldr	r2, [pc, #104]	; (8000b14 <MX_GPIO_Init+0x12c>)
 8000aaa:	0019      	movs	r1, r3
 8000aac:	0010      	movs	r0, r2
 8000aae:	f000 ff57 	bl	8001960 <HAL_GPIO_Init>

	/*Configure GPIO pins : cmd_pleins_phares_Pin led_v_Pin direction_Pin IRQ_Pin
	 CE_Pin */
	GPIO_InitStruct.Pin = cmd_pleins_phares_Pin | led_v_Pin | direction_Pin
 8000ab2:	0021      	movs	r1, r4
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	22ce      	movs	r2, #206	; 0xce
 8000ab8:	01d2      	lsls	r2, r2, #7
 8000aba:	601a      	str	r2, [r3, #0]
			| IRQ_Pin | CE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abc:	000c      	movs	r4, r1
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	2200      	movs	r2, #0
 8000ace:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	4a11      	ldr	r2, [pc, #68]	; (8000b18 <MX_GPIO_Init+0x130>)
 8000ad4:	0019      	movs	r1, r3
 8000ad6:	0010      	movs	r0, r2
 8000ad8:	f000 ff42 	bl	8001960 <HAL_GPIO_Init>

	/*Configure GPIO pins : led_r_Pin CSN_Pin */
	GPIO_InitStruct.Pin = led_r_Pin | CSN_Pin;
 8000adc:	0021      	movs	r1, r4
 8000ade:	187b      	adds	r3, r7, r1
 8000ae0:	2281      	movs	r2, #129	; 0x81
 8000ae2:	0212      	lsls	r2, r2, #8
 8000ae4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2201      	movs	r2, #1
 8000aea:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	2200      	movs	r2, #0
 8000af0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	2200      	movs	r2, #0
 8000af6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af8:	187a      	adds	r2, r7, r1
 8000afa:	23a0      	movs	r3, #160	; 0xa0
 8000afc:	05db      	lsls	r3, r3, #23
 8000afe:	0011      	movs	r1, r2
 8000b00:	0018      	movs	r0, r3
 8000b02:	f000 ff2d 	bl	8001960 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b009      	add	sp, #36	; 0x24
 8000b0c:	bd90      	pop	{r4, r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	40021000 	.word	0x40021000
 8000b14:	50001c00 	.word	0x50001c00
 8000b18:	50000400 	.word	0x50000400

08000b1c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b20:	b672      	cpsid	i
}
 8000b22:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b24:	e7fe      	b.n	8000b24 <Error_Handler+0x8>

08000b26 <CE_Enable>:

#include "nrf24l01.h"


static void CE_Enable (void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOB, CE_Pin, 1);
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <CE_Disable>:

static void CE_Disable (void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOB, CE_Pin, 0);
}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <NRF_WriteReg>:
static bool NRF_isInit = false;


// write a single byte to the particular register
static void NRF_WriteReg (NRF_register_REG register_REG, uint8_t Data_U8)
{
 8000b3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b3c:	b08d      	sub	sp, #52	; 0x34
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	000e      	movs	r6, r1
 8000b42:	231f      	movs	r3, #31
 8000b44:	18f9      	adds	r1, r7, r3
 8000b46:	7008      	strb	r0, [r1, #0]
 8000b48:	231e      	movs	r3, #30
 8000b4a:	18f9      	adds	r1, r7, r3
 8000b4c:	1c30      	adds	r0, r6, #0
 8000b4e:	7008      	strb	r0, [r1, #0]
 8000b50:	4669      	mov	r1, sp
 8000b52:	000e      	movs	r6, r1
	const uint16_t size_buf_U16 = 2;
 8000b54:	2016      	movs	r0, #22
 8000b56:	0003      	movs	r3, r0
 8000b58:	2218      	movs	r2, #24
 8000b5a:	1882      	adds	r2, r0, r2
 8000b5c:	19d1      	adds	r1, r2, r7
 8000b5e:	2002      	movs	r0, #2
 8000b60:	8008      	strh	r0, [r1, #0]
	uint8_t buf_U8[size_buf_U16];
 8000b62:	0018      	movs	r0, r3
 8000b64:	2318      	movs	r3, #24
 8000b66:	18c3      	adds	r3, r0, r3
 8000b68:	19d9      	adds	r1, r3, r7
 8000b6a:	8809      	ldrh	r1, [r1, #0]
 8000b6c:	3901      	subs	r1, #1
 8000b6e:	62b9      	str	r1, [r7, #40]	; 0x28
 8000b70:	2318      	movs	r3, #24
 8000b72:	18c3      	adds	r3, r0, r3
 8000b74:	19d9      	adds	r1, r3, r7
 8000b76:	8809      	ldrh	r1, [r1, #0]
 8000b78:	b289      	uxth	r1, r1
 8000b7a:	6139      	str	r1, [r7, #16]
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	6179      	str	r1, [r7, #20]
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	0011      	movs	r1, r2
 8000b86:	0f49      	lsrs	r1, r1, #29
 8000b88:	613a      	str	r2, [r7, #16]
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	00dd      	lsls	r5, r3, #3
 8000b8e:	430d      	orrs	r5, r1
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	00dc      	lsls	r4, r3, #3
 8000b94:	2318      	movs	r3, #24
 8000b96:	18c3      	adds	r3, r0, r3
 8000b98:	19d9      	adds	r1, r3, r7
 8000b9a:	8809      	ldrh	r1, [r1, #0]
 8000b9c:	b289      	uxth	r1, r1
 8000b9e:	6039      	str	r1, [r7, #0]
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	6079      	str	r1, [r7, #4]
 8000ba4:	683c      	ldr	r4, [r7, #0]
 8000ba6:	687d      	ldr	r5, [r7, #4]
 8000ba8:	0023      	movs	r3, r4
 8000baa:	0f59      	lsrs	r1, r3, #29
 8000bac:	002b      	movs	r3, r5
 8000bae:	00db      	lsls	r3, r3, #3
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	430b      	orrs	r3, r1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	0023      	movs	r3, r4
 8000bba:	00db      	lsls	r3, r3, #3
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	0001      	movs	r1, r0
 8000bc0:	2318      	movs	r3, #24
 8000bc2:	18cb      	adds	r3, r1, r3
 8000bc4:	19db      	adds	r3, r3, r7
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	3307      	adds	r3, #7
 8000bca:	08db      	lsrs	r3, r3, #3
 8000bcc:	00db      	lsls	r3, r3, #3
 8000bce:	466a      	mov	r2, sp
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	469d      	mov	sp, r3
 8000bd4:	466b      	mov	r3, sp
 8000bd6:	3300      	adds	r3, #0
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
	buf_U8[0] = register_REG|1<<5;
 8000bda:	231f      	movs	r3, #31
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2220      	movs	r2, #32
 8000be2:	4313      	orrs	r3, r2
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be8:	701a      	strb	r2, [r3, #0]
	buf_U8[1] = Data_U8;
 8000bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bec:	221e      	movs	r2, #30
 8000bee:	18ba      	adds	r2, r7, r2
 8000bf0:	7812      	ldrb	r2, [r2, #0]
 8000bf2:	705a      	strb	r2, [r3, #1]

	HAL_writeSpiValue_EN(buf_U8, size_buf_U16);
 8000bf4:	2318      	movs	r3, #24
 8000bf6:	18cb      	adds	r3, r1, r3
 8000bf8:	19db      	adds	r3, r3, r7
 8000bfa:	881a      	ldrh	r2, [r3, #0]
 8000bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfe:	0011      	movs	r1, r2
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff fc51 	bl	80004a8 <HAL_writeSpiValue_EN>
 8000c06:	46b5      	mov	sp, r6

}
 8000c08:	46c0      	nop			; (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	b00d      	add	sp, #52	; 0x34
 8000c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c10 <NRF_WriteRegMulti>:

//write multiple bytes starting from a particular register
static void NRF_WriteRegMulti (NRF_register_REG register_REG, uint8_t* Data_U8A, uint16_t size_U16)
{
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	46c6      	mov	lr, r8
 8000c14:	b500      	push	{lr}
 8000c16:	b08c      	sub	sp, #48	; 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	61b9      	str	r1, [r7, #24]
 8000c1c:	0011      	movs	r1, r2
 8000c1e:	231f      	movs	r3, #31
 8000c20:	18fb      	adds	r3, r7, r3
 8000c22:	1c02      	adds	r2, r0, #0
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	201c      	movs	r0, #28
 8000c28:	183b      	adds	r3, r7, r0
 8000c2a:	1c0a      	adds	r2, r1, #0
 8000c2c:	801a      	strh	r2, [r3, #0]
 8000c2e:	466b      	mov	r3, sp
 8000c30:	4698      	mov	r8, r3
	uint8_t buf_U8A[1+size_U16];
 8000c32:	183b      	adds	r3, r7, r0
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	3301      	adds	r3, #1
 8000c38:	1e5a      	subs	r2, r3, #1
 8000c3a:	62ba      	str	r2, [r7, #40]	; 0x28
 8000c3c:	001a      	movs	r2, r3
 8000c3e:	60ba      	str	r2, [r7, #8]
 8000c40:	2200      	movs	r2, #0
 8000c42:	60fa      	str	r2, [r7, #12]
 8000c44:	68b8      	ldr	r0, [r7, #8]
 8000c46:	68f9      	ldr	r1, [r7, #12]
 8000c48:	0002      	movs	r2, r0
 8000c4a:	0f52      	lsrs	r2, r2, #29
 8000c4c:	000e      	movs	r6, r1
 8000c4e:	00f6      	lsls	r6, r6, #3
 8000c50:	617e      	str	r6, [r7, #20]
 8000c52:	697e      	ldr	r6, [r7, #20]
 8000c54:	4316      	orrs	r6, r2
 8000c56:	617e      	str	r6, [r7, #20]
 8000c58:	0002      	movs	r2, r0
 8000c5a:	00d2      	lsls	r2, r2, #3
 8000c5c:	613a      	str	r2, [r7, #16]
 8000c5e:	001a      	movs	r2, r3
 8000c60:	603a      	str	r2, [r7, #0]
 8000c62:	2200      	movs	r2, #0
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	6838      	ldr	r0, [r7, #0]
 8000c68:	6879      	ldr	r1, [r7, #4]
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	0f52      	lsrs	r2, r2, #29
 8000c6e:	000e      	movs	r6, r1
 8000c70:	00f5      	lsls	r5, r6, #3
 8000c72:	4315      	orrs	r5, r2
 8000c74:	0002      	movs	r2, r0
 8000c76:	00d4      	lsls	r4, r2, #3
 8000c78:	3307      	adds	r3, #7
 8000c7a:	08db      	lsrs	r3, r3, #3
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	466a      	mov	r2, sp
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	469d      	mov	sp, r3
 8000c84:	466b      	mov	r3, sp
 8000c86:	3300      	adds	r3, #0
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
	buf_U8A[0] = register_REG|1<<5;
 8000c8a:	231f      	movs	r3, #31
 8000c8c:	18fb      	adds	r3, r7, r3
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2220      	movs	r2, #32
 8000c92:	4313      	orrs	r3, r2
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c98:	701a      	strb	r2, [r3, #0]
	for (uint16_t counter_U16=0 ; counter_U16<size_U16 ; counter_U16++){
 8000c9a:	2316      	movs	r3, #22
 8000c9c:	2218      	movs	r2, #24
 8000c9e:	189b      	adds	r3, r3, r2
 8000ca0:	19db      	adds	r3, r3, r7
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	801a      	strh	r2, [r3, #0]
 8000ca6:	e014      	b.n	8000cd2 <NRF_WriteRegMulti+0xc2>
		buf_U8A[1+counter_U16] = Data_U8A[counter_U16];
 8000ca8:	2016      	movs	r0, #22
 8000caa:	2418      	movs	r4, #24
 8000cac:	1903      	adds	r3, r0, r4
 8000cae:	19db      	adds	r3, r3, r7
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	18d2      	adds	r2, r2, r3
 8000cb6:	1903      	adds	r3, r0, r4
 8000cb8:	19db      	adds	r3, r3, r7
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	7811      	ldrb	r1, [r2, #0]
 8000cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cc2:	54d1      	strb	r1, [r2, r3]
	for (uint16_t counter_U16=0 ; counter_U16<size_U16 ; counter_U16++){
 8000cc4:	1903      	adds	r3, r0, r4
 8000cc6:	19db      	adds	r3, r3, r7
 8000cc8:	881a      	ldrh	r2, [r3, #0]
 8000cca:	1903      	adds	r3, r0, r4
 8000ccc:	19db      	adds	r3, r3, r7
 8000cce:	3201      	adds	r2, #1
 8000cd0:	801a      	strh	r2, [r3, #0]
 8000cd2:	2316      	movs	r3, #22
 8000cd4:	2218      	movs	r2, #24
 8000cd6:	189b      	adds	r3, r3, r2
 8000cd8:	19da      	adds	r2, r3, r7
 8000cda:	211c      	movs	r1, #28
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	8812      	ldrh	r2, [r2, #0]
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d3e0      	bcc.n	8000ca8 <NRF_WriteRegMulti+0x98>
	}

	HAL_writeSpiValue_EN(buf_U8A, 1+size_U16);
 8000ce6:	187b      	adds	r3, r7, r1
 8000ce8:	881b      	ldrh	r3, [r3, #0]
 8000cea:	3301      	adds	r3, #1
 8000cec:	b29a      	uxth	r2, r3
 8000cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf0:	0011      	movs	r1, r2
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f7ff fbd8 	bl	80004a8 <HAL_writeSpiValue_EN>
 8000cf8:	46c5      	mov	sp, r8
	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);

	// Pull the CS HIGH to release the device
	CS_UnSelect();*/
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b00c      	add	sp, #48	; 0x30
 8000d00:	bc80      	pop	{r7}
 8000d02:	46b8      	mov	r8, r7
 8000d04:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d06 <nrf24_ReadReg>:


static uint8_t nrf24_ReadReg (NRF_register_REG register_REG)
{
 8000d06:	b590      	push	{r4, r7, lr}
 8000d08:	b085      	sub	sp, #20
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	0002      	movs	r2, r0
 8000d0e:	1dfb      	adds	r3, r7, #7
 8000d10:	701a      	strb	r2, [r3, #0]
	uint8_t data=0;
 8000d12:	240f      	movs	r4, #15
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	2200      	movs	r2, #0
 8000d18:	701a      	strb	r2, [r3, #0]
	HAL_readSpiValue_EN((uint8_t)register_REG,&data,1);
 8000d1a:	1939      	adds	r1, r7, r4
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2201      	movs	r2, #1
 8000d22:	0018      	movs	r0, r3
 8000d24:	f7ff fbf0 	bl	8000508 <HAL_readSpiValue_EN>
	HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);

	// Pull the CS HIGH to release the device
	CS_UnSelect();*/

	return data;
 8000d28:	193b      	adds	r3, r7, r4
 8000d2a:	781b      	ldrb	r3, [r3, #0]
}
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	b005      	add	sp, #20
 8000d32:	bd90      	pop	{r4, r7, pc}

08000d34 <nrf24_ReadReg_Multi>:


/* Read multiple bytes from the register */
static void nrf24_ReadReg_Multi (NRF_register_REG register_REG, uint8_t* read_value_U8A,uint16_t size_read_value_U16)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6039      	str	r1, [r7, #0]
 8000d3c:	0011      	movs	r1, r2
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	1c02      	adds	r2, r0, #0
 8000d42:	701a      	strb	r2, [r3, #0]
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	1c0a      	adds	r2, r1, #0
 8000d48:	801a      	strh	r2, [r3, #0]
	HAL_readSpiValue_EN((uint8_t)register_REG,read_value_U8A,size_read_value_U16);
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	881a      	ldrh	r2, [r3, #0]
 8000d4e:	6839      	ldr	r1, [r7, #0]
 8000d50:	1dfb      	adds	r3, r7, #7
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	0018      	movs	r0, r3
 8000d56:	f7ff fbd7 	bl	8000508 <HAL_readSpiValue_EN>
	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
	HAL_SPI_Receive(NRF24_SPI, data, size, 1000);

	// Pull the CS HIGH to release the device
	CS_UnSelect();*/
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b002      	add	sp, #8
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <nrf24_reset>:
	// Pull the CS HIGH to release the device
	CS_UnSelect();*/
}

static void nrf24_reset(uint8_t REG)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	0002      	movs	r2, r0
 8000d6c:	1dfb      	adds	r3, r7, #7
 8000d6e:	701a      	strb	r2, [r3, #0]
	if (REG == STATUS)
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b07      	cmp	r3, #7
 8000d76:	d104      	bne.n	8000d82 <nrf24_reset+0x1e>
	{
		NRF_WriteReg(STATUS, 0x00);
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2007      	movs	r0, #7
 8000d7c:	f7ff fedd 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_PW_P5, 0);
	NRF_WriteReg(FIFO_STATUS, 0x11);
	NRF_WriteReg(DYNPD, 0);
	NRF_WriteReg(FEATURE, 0);
	}
}
 8000d80:	e08b      	b.n	8000e9a <nrf24_reset+0x136>
	else if (REG == FIFO_STATUS)
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b17      	cmp	r3, #23
 8000d88:	d104      	bne.n	8000d94 <nrf24_reset+0x30>
		NRF_WriteReg(FIFO_STATUS, 0x11);
 8000d8a:	2111      	movs	r1, #17
 8000d8c:	2017      	movs	r0, #23
 8000d8e:	f7ff fed4 	bl	8000b3a <NRF_WriteReg>
}
 8000d92:	e082      	b.n	8000e9a <nrf24_reset+0x136>
	NRF_WriteReg(CONFIG, 0x08);
 8000d94:	2108      	movs	r1, #8
 8000d96:	2000      	movs	r0, #0
 8000d98:	f7ff fecf 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(EN_AA, 0x3F);
 8000d9c:	213f      	movs	r1, #63	; 0x3f
 8000d9e:	2001      	movs	r0, #1
 8000da0:	f7ff fecb 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(EN_RXADDR, 0x03);
 8000da4:	2103      	movs	r1, #3
 8000da6:	2002      	movs	r0, #2
 8000da8:	f7ff fec7 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(SETUP_AW, 0x03);
 8000dac:	2103      	movs	r1, #3
 8000dae:	2003      	movs	r0, #3
 8000db0:	f7ff fec3 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(SETUP_RETR, 0x03);
 8000db4:	2103      	movs	r1, #3
 8000db6:	2004      	movs	r0, #4
 8000db8:	f7ff febf 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RF_CH, 0x02);
 8000dbc:	2102      	movs	r1, #2
 8000dbe:	2005      	movs	r0, #5
 8000dc0:	f7ff febb 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RF_SETUP, 0x0E);
 8000dc4:	210e      	movs	r1, #14
 8000dc6:	2006      	movs	r0, #6
 8000dc8:	f7ff feb7 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(STATUS, 0x00);
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2007      	movs	r0, #7
 8000dd0:	f7ff feb3 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(OBSERVE_TX, 0x00);
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	2008      	movs	r0, #8
 8000dd8:	f7ff feaf 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(CD, 0x00);
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2009      	movs	r0, #9
 8000de0:	f7ff feab 	bl	8000b3a <NRF_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000de4:	2018      	movs	r0, #24
 8000de6:	183b      	adds	r3, r7, r0
 8000de8:	4a2e      	ldr	r2, [pc, #184]	; (8000ea4 <nrf24_reset+0x140>)
 8000dea:	6811      	ldr	r1, [r2, #0]
 8000dec:	6019      	str	r1, [r3, #0]
 8000dee:	7912      	ldrb	r2, [r2, #4]
 8000df0:	711a      	strb	r2, [r3, #4]
	NRF_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 8000df2:	183b      	adds	r3, r7, r0
 8000df4:	2205      	movs	r2, #5
 8000df6:	0019      	movs	r1, r3
 8000df8:	200a      	movs	r0, #10
 8000dfa:	f7ff ff09 	bl	8000c10 <NRF_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8000dfe:	2010      	movs	r0, #16
 8000e00:	183b      	adds	r3, r7, r0
 8000e02:	4a29      	ldr	r2, [pc, #164]	; (8000ea8 <nrf24_reset+0x144>)
 8000e04:	6811      	ldr	r1, [r2, #0]
 8000e06:	6019      	str	r1, [r3, #0]
 8000e08:	7912      	ldrb	r2, [r2, #4]
 8000e0a:	711a      	strb	r2, [r3, #4]
	NRF_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 8000e0c:	183b      	adds	r3, r7, r0
 8000e0e:	2205      	movs	r2, #5
 8000e10:	0019      	movs	r1, r3
 8000e12:	200b      	movs	r0, #11
 8000e14:	f7ff fefc 	bl	8000c10 <NRF_WriteRegMulti>
	NRF_WriteReg(RX_ADDR_P2, 0xC3);
 8000e18:	21c3      	movs	r1, #195	; 0xc3
 8000e1a:	200c      	movs	r0, #12
 8000e1c:	f7ff fe8d 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_ADDR_P3, 0xC4);
 8000e20:	21c4      	movs	r1, #196	; 0xc4
 8000e22:	200d      	movs	r0, #13
 8000e24:	f7ff fe89 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_ADDR_P4, 0xC5);
 8000e28:	21c5      	movs	r1, #197	; 0xc5
 8000e2a:	200e      	movs	r0, #14
 8000e2c:	f7ff fe85 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_ADDR_P5, 0xC6);
 8000e30:	21c6      	movs	r1, #198	; 0xc6
 8000e32:	200f      	movs	r0, #15
 8000e34:	f7ff fe81 	bl	8000b3a <NRF_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000e38:	2008      	movs	r0, #8
 8000e3a:	183b      	adds	r3, r7, r0
 8000e3c:	4a19      	ldr	r2, [pc, #100]	; (8000ea4 <nrf24_reset+0x140>)
 8000e3e:	6811      	ldr	r1, [r2, #0]
 8000e40:	6019      	str	r1, [r3, #0]
 8000e42:	7912      	ldrb	r2, [r2, #4]
 8000e44:	711a      	strb	r2, [r3, #4]
	NRF_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 8000e46:	183b      	adds	r3, r7, r0
 8000e48:	2205      	movs	r2, #5
 8000e4a:	0019      	movs	r1, r3
 8000e4c:	2010      	movs	r0, #16
 8000e4e:	f7ff fedf 	bl	8000c10 <NRF_WriteRegMulti>
	NRF_WriteReg(RX_PW_P0, 0);
 8000e52:	2100      	movs	r1, #0
 8000e54:	2011      	movs	r0, #17
 8000e56:	f7ff fe70 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_PW_P1, 0);
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2012      	movs	r0, #18
 8000e5e:	f7ff fe6c 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_PW_P2, 0);
 8000e62:	2100      	movs	r1, #0
 8000e64:	2013      	movs	r0, #19
 8000e66:	f7ff fe68 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_PW_P3, 0);
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2014      	movs	r0, #20
 8000e6e:	f7ff fe64 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_PW_P4, 0);
 8000e72:	2100      	movs	r1, #0
 8000e74:	2015      	movs	r0, #21
 8000e76:	f7ff fe60 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(RX_PW_P5, 0);
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	2016      	movs	r0, #22
 8000e7e:	f7ff fe5c 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(FIFO_STATUS, 0x11);
 8000e82:	2111      	movs	r1, #17
 8000e84:	2017      	movs	r0, #23
 8000e86:	f7ff fe58 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(DYNPD, 0);
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	201c      	movs	r0, #28
 8000e8e:	f7ff fe54 	bl	8000b3a <NRF_WriteReg>
	NRF_WriteReg(FEATURE, 0);
 8000e92:	2100      	movs	r1, #0
 8000e94:	201d      	movs	r0, #29
 8000e96:	f7ff fe50 	bl	8000b3a <NRF_WriteReg>
}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	b008      	add	sp, #32
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	46c0      	nop			; (mov r8, r8)
 8000ea4:	08004b5c 	.word	0x08004b5c
 8000ea8:	08004b64 	.word	0x08004b64

08000eac <NRF24_Init>:




void NRF24_Init (void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 8000eb0:	f7ff fe3e 	bl	8000b30 <CE_Disable>


	// reset everything
	nrf24_reset (0);
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	f7ff ff55 	bl	8000d64 <nrf24_reset>

	NRF_WriteReg(CONFIG_REG, 0);  // will be configured later
 8000eba:	2100      	movs	r1, #0
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f7ff fe3c 	bl	8000b3a <NRF_WriteReg>

	NRF_WriteReg(EN_AA_REG, 0);  // No Auto ACK
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f7ff fe38 	bl	8000b3a <NRF_WriteReg>

	NRF_WriteReg (EN_RXADDR_REG, 0);  // Not Enabling any data pipe right now
 8000eca:	2100      	movs	r1, #0
 8000ecc:	2002      	movs	r0, #2
 8000ece:	f7ff fe34 	bl	8000b3a <NRF_WriteReg>

	NRF_WriteReg (SETUP_AW_REG, 0x03);  // 5 Bytes for the TX/RX address
 8000ed2:	2103      	movs	r1, #3
 8000ed4:	2003      	movs	r0, #3
 8000ed6:	f7ff fe30 	bl	8000b3a <NRF_WriteReg>

	NRF_WriteReg (SETUP_RETR_REG, 0);   // No retransmission
 8000eda:	2100      	movs	r1, #0
 8000edc:	2004      	movs	r0, #4
 8000ede:	f7ff fe2c 	bl	8000b3a <NRF_WriteReg>

	NRF_WriteReg (RF_CH_REG, 0);  // will be setup during Tx or RX
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	2005      	movs	r0, #5
 8000ee6:	f7ff fe28 	bl	8000b3a <NRF_WriteReg>

	NRF_WriteReg (RF_SETUP_REG, 0x0E);   // Power= 0db, data rate = 2Mbps
 8000eea:	210e      	movs	r1, #14
 8000eec:	2006      	movs	r0, #6
 8000eee:	f7ff fe24 	bl	8000b3a <NRF_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8000ef2:	f7ff fe18 	bl	8000b26 <CE_Enable>

}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <NRF24_ReadAll>:



// Read all the Register data
void NRF24_ReadAll (uint8_t *data)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	for (int i=0; i<10; i++)
 8000f04:	2300      	movs	r3, #0
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	e00c      	b.n	8000f24 <NRF24_ReadAll+0x28>
	{
		*(data+i) = nrf24_ReadReg(i);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	b2d9      	uxtb	r1, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	18d4      	adds	r4, r2, r3
 8000f14:	0008      	movs	r0, r1
 8000f16:	f7ff fef6 	bl	8000d06 <nrf24_ReadReg>
 8000f1a:	0003      	movs	r3, r0
 8000f1c:	7023      	strb	r3, [r4, #0]
	for (int i=0; i<10; i++)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	3301      	adds	r3, #1
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b09      	cmp	r3, #9
 8000f28:	ddef      	ble.n	8000f0a <NRF24_ReadAll+0xe>
	}

	nrf24_ReadReg_Multi(RX_ADDR_P0, (data+10), 5);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	330a      	adds	r3, #10
 8000f2e:	2205      	movs	r2, #5
 8000f30:	0019      	movs	r1, r3
 8000f32:	200a      	movs	r0, #10
 8000f34:	f7ff fefe 	bl	8000d34 <nrf24_ReadReg_Multi>

	nrf24_ReadReg_Multi(RX_ADDR_P1, (data+15), 5);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	330f      	adds	r3, #15
 8000f3c:	2205      	movs	r2, #5
 8000f3e:	0019      	movs	r1, r3
 8000f40:	200b      	movs	r0, #11
 8000f42:	f7ff fef7 	bl	8000d34 <nrf24_ReadReg_Multi>

	*(data+20) = nrf24_ReadReg(RX_ADDR_P2);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3314      	adds	r3, #20
 8000f4a:	001c      	movs	r4, r3
 8000f4c:	200c      	movs	r0, #12
 8000f4e:	f7ff feda 	bl	8000d06 <nrf24_ReadReg>
 8000f52:	0003      	movs	r3, r0
 8000f54:	7023      	strb	r3, [r4, #0]
	*(data+21) = nrf24_ReadReg(RX_ADDR_P3);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3315      	adds	r3, #21
 8000f5a:	001c      	movs	r4, r3
 8000f5c:	200d      	movs	r0, #13
 8000f5e:	f7ff fed2 	bl	8000d06 <nrf24_ReadReg>
 8000f62:	0003      	movs	r3, r0
 8000f64:	7023      	strb	r3, [r4, #0]
	*(data+22) = nrf24_ReadReg(RX_ADDR_P4);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3316      	adds	r3, #22
 8000f6a:	001c      	movs	r4, r3
 8000f6c:	200e      	movs	r0, #14
 8000f6e:	f7ff feca 	bl	8000d06 <nrf24_ReadReg>
 8000f72:	0003      	movs	r3, r0
 8000f74:	7023      	strb	r3, [r4, #0]
	*(data+23) = nrf24_ReadReg(RX_ADDR_P5);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3317      	adds	r3, #23
 8000f7a:	001c      	movs	r4, r3
 8000f7c:	200f      	movs	r0, #15
 8000f7e:	f7ff fec2 	bl	8000d06 <nrf24_ReadReg>
 8000f82:	0003      	movs	r3, r0
 8000f84:	7023      	strb	r3, [r4, #0]

	nrf24_ReadReg_Multi(RX_ADDR_P0, (data+24), 5);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3318      	adds	r3, #24
 8000f8a:	2205      	movs	r2, #5
 8000f8c:	0019      	movs	r1, r3
 8000f8e:	200a      	movs	r0, #10
 8000f90:	f7ff fed0 	bl	8000d34 <nrf24_ReadReg_Multi>

	for (int i=29; i<38; i++)
 8000f94:	231d      	movs	r3, #29
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	e00e      	b.n	8000fb8 <NRF24_ReadAll+0xbc>
	{
		*(data+i) = nrf24_ReadReg(i-12);
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	3b0c      	subs	r3, #12
 8000fa0:	b2d9      	uxtb	r1, r3
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	18d4      	adds	r4, r2, r3
 8000fa8:	0008      	movs	r0, r1
 8000faa:	f7ff feac 	bl	8000d06 <nrf24_ReadReg>
 8000fae:	0003      	movs	r3, r0
 8000fb0:	7023      	strb	r3, [r4, #0]
	for (int i=29; i<38; i++)
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	2b25      	cmp	r3, #37	; 0x25
 8000fbc:	dded      	ble.n	8000f9a <NRF24_ReadAll+0x9e>
	}

}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	46c0      	nop			; (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	b005      	add	sp, #20
 8000fc6:	bd90      	pop	{r4, r7, pc}

08000fc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fcc:	4b07      	ldr	r3, [pc, #28]	; (8000fec <HAL_MspInit+0x24>)
 8000fce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <HAL_MspInit+0x24>)
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <HAL_MspInit+0x24>)
 8000fda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000fdc:	4b03      	ldr	r3, [pc, #12]	; (8000fec <HAL_MspInit+0x24>)
 8000fde:	2180      	movs	r1, #128	; 0x80
 8000fe0:	0549      	lsls	r1, r1, #21
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40021000 	.word	0x40021000

08000ff0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff8:	240c      	movs	r4, #12
 8000ffa:	193b      	adds	r3, r7, r4
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	2314      	movs	r3, #20
 8001000:	001a      	movs	r2, r3
 8001002:	2100      	movs	r1, #0
 8001004:	f003 fd72 	bl	8004aec <memset>
  if(hadc->Instance==ADC1)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a14      	ldr	r2, [pc, #80]	; (8001060 <HAL_ADC_MspInit+0x70>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d122      	bne.n	8001058 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <HAL_ADC_MspInit+0x74>)
 8001014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <HAL_ADC_MspInit+0x74>)
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	0089      	lsls	r1, r1, #2
 800101c:	430a      	orrs	r2, r1
 800101e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001020:	4b10      	ldr	r3, [pc, #64]	; (8001064 <HAL_ADC_MspInit+0x74>)
 8001022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <HAL_ADC_MspInit+0x74>)
 8001026:	2101      	movs	r1, #1
 8001028:	430a      	orrs	r2, r1
 800102a:	62da      	str	r2, [r3, #44]	; 0x2c
 800102c:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <HAL_ADC_MspInit+0x74>)
 800102e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001030:	2201      	movs	r2, #1
 8001032:	4013      	ands	r3, r2
 8001034:	60bb      	str	r3, [r7, #8]
 8001036:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001038:	193b      	adds	r3, r7, r4
 800103a:	2210      	movs	r2, #16
 800103c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103e:	193b      	adds	r3, r7, r4
 8001040:	2203      	movs	r2, #3
 8001042:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	193b      	adds	r3, r7, r4
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	193a      	adds	r2, r7, r4
 800104c:	23a0      	movs	r3, #160	; 0xa0
 800104e:	05db      	lsls	r3, r3, #23
 8001050:	0011      	movs	r1, r2
 8001052:	0018      	movs	r0, r3
 8001054:	f000 fc84 	bl	8001960 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b009      	add	sp, #36	; 0x24
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	40012400 	.word	0x40012400
 8001064:	40021000 	.word	0x40021000

08001068 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b089      	sub	sp, #36	; 0x24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	240c      	movs	r4, #12
 8001072:	193b      	adds	r3, r7, r4
 8001074:	0018      	movs	r0, r3
 8001076:	2314      	movs	r3, #20
 8001078:	001a      	movs	r2, r3
 800107a:	2100      	movs	r1, #0
 800107c:	f003 fd36 	bl	8004aec <memset>
  if(hi2c->Instance==I2C1)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a17      	ldr	r2, [pc, #92]	; (80010e4 <HAL_I2C_MspInit+0x7c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d128      	bne.n	80010dc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <HAL_I2C_MspInit+0x80>)
 800108c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800108e:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <HAL_I2C_MspInit+0x80>)
 8001090:	2102      	movs	r1, #2
 8001092:	430a      	orrs	r2, r1
 8001094:	62da      	str	r2, [r3, #44]	; 0x2c
 8001096:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <HAL_I2C_MspInit+0x80>)
 8001098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109a:	2202      	movs	r2, #2
 800109c:	4013      	ands	r3, r2
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010a2:	0021      	movs	r1, r4
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	22c0      	movs	r2, #192	; 0xc0
 80010a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	2212      	movs	r2, #18
 80010ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2203      	movs	r2, #3
 80010ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	2201      	movs	r2, #1
 80010c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c2:	187b      	adds	r3, r7, r1
 80010c4:	4a09      	ldr	r2, [pc, #36]	; (80010ec <HAL_I2C_MspInit+0x84>)
 80010c6:	0019      	movs	r1, r3
 80010c8:	0010      	movs	r0, r2
 80010ca:	f000 fc49 	bl	8001960 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010ce:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <HAL_I2C_MspInit+0x80>)
 80010d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80010d2:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <HAL_I2C_MspInit+0x80>)
 80010d4:	2180      	movs	r1, #128	; 0x80
 80010d6:	0389      	lsls	r1, r1, #14
 80010d8:	430a      	orrs	r2, r1
 80010da:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80010dc:	46c0      	nop			; (mov r8, r8)
 80010de:	46bd      	mov	sp, r7
 80010e0:	b009      	add	sp, #36	; 0x24
 80010e2:	bd90      	pop	{r4, r7, pc}
 80010e4:	40005400 	.word	0x40005400
 80010e8:	40021000 	.word	0x40021000
 80010ec:	50000400 	.word	0x50000400

080010f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b089      	sub	sp, #36	; 0x24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	240c      	movs	r4, #12
 80010fa:	193b      	adds	r3, r7, r4
 80010fc:	0018      	movs	r0, r3
 80010fe:	2314      	movs	r3, #20
 8001100:	001a      	movs	r2, r3
 8001102:	2100      	movs	r1, #0
 8001104:	f003 fcf2 	bl	8004aec <memset>
  if(hspi->Instance==SPI1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a17      	ldr	r2, [pc, #92]	; (800116c <HAL_SPI_MspInit+0x7c>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d128      	bne.n	8001164 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <HAL_SPI_MspInit+0x80>)
 8001114:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001116:	4b16      	ldr	r3, [pc, #88]	; (8001170 <HAL_SPI_MspInit+0x80>)
 8001118:	2180      	movs	r1, #128	; 0x80
 800111a:	0149      	lsls	r1, r1, #5
 800111c:	430a      	orrs	r2, r1
 800111e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b13      	ldr	r3, [pc, #76]	; (8001170 <HAL_SPI_MspInit+0x80>)
 8001122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HAL_SPI_MspInit+0x80>)
 8001126:	2102      	movs	r1, #2
 8001128:	430a      	orrs	r2, r1
 800112a:	62da      	str	r2, [r3, #44]	; 0x2c
 800112c:	4b10      	ldr	r3, [pc, #64]	; (8001170 <HAL_SPI_MspInit+0x80>)
 800112e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001130:	2202      	movs	r2, #2
 8001132:	4013      	ands	r3, r2
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001138:	0021      	movs	r1, r4
 800113a:	187b      	adds	r3, r7, r1
 800113c:	2238      	movs	r2, #56	; 0x38
 800113e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001140:	187b      	adds	r3, r7, r1
 8001142:	2202      	movs	r2, #2
 8001144:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	187b      	adds	r3, r7, r1
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114c:	187b      	adds	r3, r7, r1
 800114e:	2203      	movs	r2, #3
 8001150:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001152:	187b      	adds	r3, r7, r1
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001158:	187b      	adds	r3, r7, r1
 800115a:	4a06      	ldr	r2, [pc, #24]	; (8001174 <HAL_SPI_MspInit+0x84>)
 800115c:	0019      	movs	r1, r3
 800115e:	0010      	movs	r0, r2
 8001160:	f000 fbfe 	bl	8001960 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001164:	46c0      	nop			; (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	b009      	add	sp, #36	; 0x24
 800116a:	bd90      	pop	{r4, r7, pc}
 800116c:	40013000 	.word	0x40013000
 8001170:	40021000 	.word	0x40021000
 8001174:	50000400 	.word	0x50000400

08001178 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	05db      	lsls	r3, r3, #23
 8001188:	429a      	cmp	r2, r3
 800118a:	d105      	bne.n	8001198 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <HAL_TIM_Base_MspInit+0x28>)
 800118e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001190:	4b03      	ldr	r3, [pc, #12]	; (80011a0 <HAL_TIM_Base_MspInit+0x28>)
 8001192:	2101      	movs	r1, #1
 8001194:	430a      	orrs	r2, r1
 8001196:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001198:	46c0      	nop			; (mov r8, r8)
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000

080011a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b089      	sub	sp, #36	; 0x24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	240c      	movs	r4, #12
 80011ae:	193b      	adds	r3, r7, r4
 80011b0:	0018      	movs	r0, r3
 80011b2:	2314      	movs	r3, #20
 80011b4:	001a      	movs	r2, r3
 80011b6:	2100      	movs	r1, #0
 80011b8:	f003 fc98 	bl	8004aec <memset>
  if(htim->Instance==TIM2)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	05db      	lsls	r3, r3, #23
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d122      	bne.n	800120e <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	4b13      	ldr	r3, [pc, #76]	; (8001218 <HAL_TIM_MspPostInit+0x74>)
 80011ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_TIM_MspPostInit+0x74>)
 80011ce:	2101      	movs	r1, #1
 80011d0:	430a      	orrs	r2, r1
 80011d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80011d4:	4b10      	ldr	r3, [pc, #64]	; (8001218 <HAL_TIM_MspPostInit+0x74>)
 80011d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d8:	2201      	movs	r2, #1
 80011da:	4013      	ands	r3, r2
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = onb_Pin|on_Pin;
 80011e0:	0021      	movs	r1, r4
 80011e2:	187b      	adds	r3, r7, r1
 80011e4:	2203      	movs	r2, #3
 80011e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	2202      	movs	r2, #2
 80011ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011ee:	187b      	adds	r3, r7, r1
 80011f0:	2202      	movs	r2, #2
 80011f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80011fa:	187b      	adds	r3, r7, r1
 80011fc:	2202      	movs	r2, #2
 80011fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	187a      	adds	r2, r7, r1
 8001202:	23a0      	movs	r3, #160	; 0xa0
 8001204:	05db      	lsls	r3, r3, #23
 8001206:	0011      	movs	r1, r2
 8001208:	0018      	movs	r0, r3
 800120a:	f000 fba9 	bl	8001960 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	46bd      	mov	sp, r7
 8001212:	b009      	add	sp, #36	; 0x24
 8001214:	bd90      	pop	{r4, r7, pc}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	40021000 	.word	0x40021000

0800121c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b089      	sub	sp, #36	; 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	240c      	movs	r4, #12
 8001226:	193b      	adds	r3, r7, r4
 8001228:	0018      	movs	r0, r3
 800122a:	2314      	movs	r3, #20
 800122c:	001a      	movs	r2, r3
 800122e:	2100      	movs	r1, #0
 8001230:	f003 fc5c 	bl	8004aec <memset>
  if(huart->Instance==USART2)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a18      	ldr	r2, [pc, #96]	; (800129c <HAL_UART_MspInit+0x80>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d12a      	bne.n	8001294 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <HAL_UART_MspInit+0x84>)
 8001240:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <HAL_UART_MspInit+0x84>)
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	0289      	lsls	r1, r1, #10
 8001248:	430a      	orrs	r2, r1
 800124a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <HAL_UART_MspInit+0x84>)
 800124e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001250:	4b13      	ldr	r3, [pc, #76]	; (80012a0 <HAL_UART_MspInit+0x84>)
 8001252:	2101      	movs	r1, #1
 8001254:	430a      	orrs	r2, r1
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
 8001258:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <HAL_UART_MspInit+0x84>)
 800125a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125c:	2201      	movs	r2, #1
 800125e:	4013      	ands	r3, r2
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001264:	193b      	adds	r3, r7, r4
 8001266:	22c0      	movs	r2, #192	; 0xc0
 8001268:	00d2      	lsls	r2, r2, #3
 800126a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126c:	0021      	movs	r1, r4
 800126e:	187b      	adds	r3, r7, r1
 8001270:	2202      	movs	r2, #2
 8001272:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	187b      	adds	r3, r7, r1
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127a:	187b      	adds	r3, r7, r1
 800127c:	2203      	movs	r2, #3
 800127e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2204      	movs	r2, #4
 8001284:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001286:	187a      	adds	r2, r7, r1
 8001288:	23a0      	movs	r3, #160	; 0xa0
 800128a:	05db      	lsls	r3, r3, #23
 800128c:	0011      	movs	r1, r2
 800128e:	0018      	movs	r0, r3
 8001290:	f000 fb66 	bl	8001960 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001294:	46c0      	nop			; (mov r8, r8)
 8001296:	46bd      	mov	sp, r7
 8001298:	b009      	add	sp, #36	; 0x24
 800129a:	bd90      	pop	{r4, r7, pc}
 800129c:	40004400 	.word	0x40004400
 80012a0:	40021000 	.word	0x40021000

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <NMI_Handler+0x4>

080012aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ae:	e7fe      	b.n	80012ae <HardFault_Handler+0x4>

080012b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012be:	46c0      	nop			; (mov r8, r8)
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c8:	f000 f89e 	bl	8001408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012cc:	46c0      	nop			; (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80012dc:	4813      	ldr	r0, [pc, #76]	; (800132c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80012de:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012e0:	f7ff fff7 	bl	80012d2 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80012e4:	4812      	ldr	r0, [pc, #72]	; (8001330 <LoopForever+0x6>)
    LDR R1, [R0]
 80012e6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80012e8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80012ea:	4a12      	ldr	r2, [pc, #72]	; (8001334 <LoopForever+0xa>)
    CMP R1, R2
 80012ec:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80012ee:	d105      	bne.n	80012fc <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80012f0:	4811      	ldr	r0, [pc, #68]	; (8001338 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80012f2:	4912      	ldr	r1, [pc, #72]	; (800133c <LoopForever+0x12>)
    STR R1, [R0]
 80012f4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80012f6:	4812      	ldr	r0, [pc, #72]	; (8001340 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80012f8:	4912      	ldr	r1, [pc, #72]	; (8001344 <LoopForever+0x1a>)
    STR R1, [R0]
 80012fa:	6001      	str	r1, [r0, #0]

080012fc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	4812      	ldr	r0, [pc, #72]	; (8001348 <LoopForever+0x1e>)
  ldr r1, =_edata
 80012fe:	4913      	ldr	r1, [pc, #76]	; (800134c <LoopForever+0x22>)
  ldr r2, =_sidata
 8001300:	4a13      	ldr	r2, [pc, #76]	; (8001350 <LoopForever+0x26>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a10      	ldr	r2, [pc, #64]	; (8001354 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001314:	4c10      	ldr	r4, [pc, #64]	; (8001358 <LoopForever+0x2e>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001322:	f003 fbeb 	bl	8004afc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001326:	f7ff f937 	bl	8000598 <main>

0800132a <LoopForever>:

LoopForever:
    b LoopForever
 800132a:	e7fe      	b.n	800132a <LoopForever>
   ldr   r0, =_estack
 800132c:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 8001330:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001334:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001338:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 800133c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001340:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001344:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800134c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001350:	08004be8 	.word	0x08004be8
  ldr r2, =_sbss
 8001354:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001358:	200001fc 	.word	0x200001fc

0800135c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800135c:	e7fe      	b.n	800135c <ADC1_IRQHandler>
	...

08001360 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800136c:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_Init+0x3c>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b0a      	ldr	r3, [pc, #40]	; (800139c <HAL_Init+0x3c>)
 8001372:	2140      	movs	r1, #64	; 0x40
 8001374:	430a      	orrs	r2, r1
 8001376:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001378:	2003      	movs	r0, #3
 800137a:	f000 f811 	bl	80013a0 <HAL_InitTick>
 800137e:	1e03      	subs	r3, r0, #0
 8001380:	d003      	beq.n	800138a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001382:	1dfb      	adds	r3, r7, #7
 8001384:	2201      	movs	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
 8001388:	e001      	b.n	800138e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800138a:	f7ff fe1d 	bl	8000fc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800138e:	1dfb      	adds	r3, r7, #7
 8001390:	781b      	ldrb	r3, [r3, #0]
}
 8001392:	0018      	movs	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	b002      	add	sp, #8
 8001398:	bd80      	pop	{r7, pc}
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	40022000 	.word	0x40022000

080013a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a0:	b590      	push	{r4, r7, lr}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a8:	4b14      	ldr	r3, [pc, #80]	; (80013fc <HAL_InitTick+0x5c>)
 80013aa:	681c      	ldr	r4, [r3, #0]
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <HAL_InitTick+0x60>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	0019      	movs	r1, r3
 80013b2:	23fa      	movs	r3, #250	; 0xfa
 80013b4:	0098      	lsls	r0, r3, #2
 80013b6:	f7fe fea7 	bl	8000108 <__udivsi3>
 80013ba:	0003      	movs	r3, r0
 80013bc:	0019      	movs	r1, r3
 80013be:	0020      	movs	r0, r4
 80013c0:	f7fe fea2 	bl	8000108 <__udivsi3>
 80013c4:	0003      	movs	r3, r0
 80013c6:	0018      	movs	r0, r3
 80013c8:	f000 fabd 	bl	8001946 <HAL_SYSTICK_Config>
 80013cc:	1e03      	subs	r3, r0, #0
 80013ce:	d001      	beq.n	80013d4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e00f      	b.n	80013f4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b03      	cmp	r3, #3
 80013d8:	d80b      	bhi.n	80013f2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	2301      	movs	r3, #1
 80013de:	425b      	negs	r3, r3
 80013e0:	2200      	movs	r2, #0
 80013e2:	0018      	movs	r0, r3
 80013e4:	f000 fa9a 	bl	800191c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HAL_InitTick+0x64>)
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e000      	b.n	80013f4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
}
 80013f4:	0018      	movs	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b003      	add	sp, #12
 80013fa:	bd90      	pop	{r4, r7, pc}
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000008 	.word	0x20000008
 8001404:	20000004 	.word	0x20000004

08001408 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800140c:	4b05      	ldr	r3, [pc, #20]	; (8001424 <HAL_IncTick+0x1c>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	001a      	movs	r2, r3
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <HAL_IncTick+0x20>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	18d2      	adds	r2, r2, r3
 8001418:	4b03      	ldr	r3, [pc, #12]	; (8001428 <HAL_IncTick+0x20>)
 800141a:	601a      	str	r2, [r3, #0]
}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	20000008 	.word	0x20000008
 8001428:	200001f8 	.word	0x200001f8

0800142c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  return uwTick;
 8001430:	4b02      	ldr	r3, [pc, #8]	; (800143c <HAL_GetTick+0x10>)
 8001432:	681b      	ldr	r3, [r3, #0]
}
 8001434:	0018      	movs	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	200001f8 	.word	0x200001f8

08001440 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e159      	b.n	8001706 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10a      	bne.n	8001470 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2250      	movs	r2, #80	; 0x50
 8001464:	2100      	movs	r1, #0
 8001466:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	0018      	movs	r0, r3
 800146c:	f7ff fdc0 	bl	8000ff0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001474:	2210      	movs	r2, #16
 8001476:	4013      	ands	r3, r2
 8001478:	2b10      	cmp	r3, #16
 800147a:	d005      	beq.n	8001488 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2204      	movs	r2, #4
 8001484:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001486:	d00b      	beq.n	80014a0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800148c:	2210      	movs	r2, #16
 800148e:	431a      	orrs	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2250      	movs	r2, #80	; 0x50
 8001498:	2100      	movs	r1, #0
 800149a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e132      	b.n	8001706 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014a4:	4a9a      	ldr	r2, [pc, #616]	; (8001710 <HAL_ADC_Init+0x2d0>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	2202      	movs	r2, #2
 80014aa:	431a      	orrs	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	2203      	movs	r2, #3
 80014b8:	4013      	ands	r3, r2
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d108      	bne.n	80014d0 <HAL_ADC_Init+0x90>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2201      	movs	r2, #1
 80014c6:	4013      	ands	r3, r2
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d101      	bne.n	80014d0 <HAL_ADC_Init+0x90>
 80014cc:	2301      	movs	r3, #1
 80014ce:	e000      	b.n	80014d2 <HAL_ADC_Init+0x92>
 80014d0:	2300      	movs	r3, #0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d149      	bne.n	800156a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	23c0      	movs	r3, #192	; 0xc0
 80014dc:	061b      	lsls	r3, r3, #24
 80014de:	429a      	cmp	r2, r3
 80014e0:	d00b      	beq.n	80014fa <HAL_ADC_Init+0xba>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	05db      	lsls	r3, r3, #23
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d005      	beq.n	80014fa <HAL_ADC_Init+0xba>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	2380      	movs	r3, #128	; 0x80
 80014f4:	061b      	lsls	r3, r3, #24
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d111      	bne.n	800151e <HAL_ADC_Init+0xde>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	691a      	ldr	r2, [r3, #16]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	0092      	lsls	r2, r2, #2
 8001506:	0892      	lsrs	r2, r2, #2
 8001508:	611a      	str	r2, [r3, #16]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6919      	ldr	r1, [r3, #16]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	611a      	str	r2, [r3, #16]
 800151c:	e014      	b.n	8001548 <HAL_ADC_Init+0x108>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	0092      	lsls	r2, r2, #2
 800152a:	0892      	lsrs	r2, r2, #2
 800152c:	611a      	str	r2, [r3, #16]
 800152e:	4b79      	ldr	r3, [pc, #484]	; (8001714 <HAL_ADC_Init+0x2d4>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4b78      	ldr	r3, [pc, #480]	; (8001714 <HAL_ADC_Init+0x2d4>)
 8001534:	4978      	ldr	r1, [pc, #480]	; (8001718 <HAL_ADC_Init+0x2d8>)
 8001536:	400a      	ands	r2, r1
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	4b76      	ldr	r3, [pc, #472]	; (8001714 <HAL_ADC_Init+0x2d4>)
 800153c:	6819      	ldr	r1, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	4b74      	ldr	r3, [pc, #464]	; (8001714 <HAL_ADC_Init+0x2d4>)
 8001544:	430a      	orrs	r2, r1
 8001546:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	68da      	ldr	r2, [r3, #12]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2118      	movs	r1, #24
 8001554:	438a      	bics	r2, r1
 8001556:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	68d9      	ldr	r1, [r3, #12]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	430a      	orrs	r2, r1
 8001568:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800156a:	4b6a      	ldr	r3, [pc, #424]	; (8001714 <HAL_ADC_Init+0x2d4>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	4b69      	ldr	r3, [pc, #420]	; (8001714 <HAL_ADC_Init+0x2d4>)
 8001570:	496a      	ldr	r1, [pc, #424]	; (800171c <HAL_ADC_Init+0x2dc>)
 8001572:	400a      	ands	r2, r1
 8001574:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001576:	4b67      	ldr	r3, [pc, #412]	; (8001714 <HAL_ADC_Init+0x2d4>)
 8001578:	6819      	ldr	r1, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800157e:	065a      	lsls	r2, r3, #25
 8001580:	4b64      	ldr	r3, [pc, #400]	; (8001714 <HAL_ADC_Init+0x2d4>)
 8001582:	430a      	orrs	r2, r1
 8001584:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689a      	ldr	r2, [r3, #8]
 800158c:	2380      	movs	r3, #128	; 0x80
 800158e:	055b      	lsls	r3, r3, #21
 8001590:	4013      	ands	r3, r2
 8001592:	d108      	bne.n	80015a6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2180      	movs	r1, #128	; 0x80
 80015a0:	0549      	lsls	r1, r1, #21
 80015a2:	430a      	orrs	r2, r1
 80015a4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	495b      	ldr	r1, [pc, #364]	; (8001720 <HAL_ADC_Init+0x2e0>)
 80015b2:	400a      	ands	r2, r1
 80015b4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68d9      	ldr	r1, [r3, #12]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d101      	bne.n	80015cc <HAL_ADC_Init+0x18c>
 80015c8:	2304      	movs	r3, #4
 80015ca:	e000      	b.n	80015ce <HAL_ADC_Init+0x18e>
 80015cc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80015ce:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2020      	movs	r0, #32
 80015d4:	5c1b      	ldrb	r3, [r3, r0]
 80015d6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80015d8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	202c      	movs	r0, #44	; 0x2c
 80015de:	5c1b      	ldrb	r3, [r3, r0]
 80015e0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80015e2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80015e8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80015f0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80015f8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	430a      	orrs	r2, r1
 8001600:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001606:	23c2      	movs	r3, #194	; 0xc2
 8001608:	33ff      	adds	r3, #255	; 0xff
 800160a:	429a      	cmp	r2, r3
 800160c:	d00b      	beq.n	8001626 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68d9      	ldr	r1, [r3, #12]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800161c:	431a      	orrs	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2221      	movs	r2, #33	; 0x21
 800162a:	5c9b      	ldrb	r3, [r3, r2]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d11a      	bne.n	8001666 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2220      	movs	r2, #32
 8001634:	5c9b      	ldrb	r3, [r3, r2]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d109      	bne.n	800164e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	0249      	lsls	r1, r1, #9
 8001648:	430a      	orrs	r2, r1
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	e00b      	b.n	8001666 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001652:	2220      	movs	r2, #32
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165e:	2201      	movs	r2, #1
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800166a:	2b01      	cmp	r3, #1
 800166c:	d11f      	bne.n	80016ae <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	691a      	ldr	r2, [r3, #16]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	492a      	ldr	r1, [pc, #168]	; (8001724 <HAL_ADC_Init+0x2e4>)
 800167a:	400a      	ands	r2, r1
 800167c:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	6919      	ldr	r1, [r3, #16]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800168c:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001692:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	430a      	orrs	r2, r1
 800169a:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	691a      	ldr	r2, [r3, #16]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2101      	movs	r1, #1
 80016a8:	430a      	orrs	r2, r1
 80016aa:	611a      	str	r2, [r3, #16]
 80016ac:	e00e      	b.n	80016cc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	2201      	movs	r2, #1
 80016b6:	4013      	ands	r3, r2
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d107      	bne.n	80016cc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	691a      	ldr	r2, [r3, #16]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2101      	movs	r1, #1
 80016c8:	438a      	bics	r2, r1
 80016ca:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	695a      	ldr	r2, [r3, #20]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2107      	movs	r1, #7
 80016d8:	438a      	bics	r2, r1
 80016da:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6959      	ldr	r1, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	430a      	orrs	r2, r1
 80016ec:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016f8:	2203      	movs	r2, #3
 80016fa:	4393      	bics	r3, r2
 80016fc:	2201      	movs	r2, #1
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	0018      	movs	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	b002      	add	sp, #8
 800170c:	bd80      	pop	{r7, pc}
 800170e:	46c0      	nop			; (mov r8, r8)
 8001710:	fffffefd 	.word	0xfffffefd
 8001714:	40012708 	.word	0x40012708
 8001718:	ffc3ffff 	.word	0xffc3ffff
 800171c:	fdffffff 	.word	0xfdffffff
 8001720:	fffe0219 	.word	0xfffe0219
 8001724:	fffffc03 	.word	0xfffffc03

08001728 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2250      	movs	r2, #80	; 0x50
 8001736:	5c9b      	ldrb	r3, [r3, r2]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d101      	bne.n	8001740 <HAL_ADC_ConfigChannel+0x18>
 800173c:	2302      	movs	r3, #2
 800173e:	e050      	b.n	80017e2 <HAL_ADC_ConfigChannel+0xba>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2250      	movs	r2, #80	; 0x50
 8001744:	2101      	movs	r1, #1
 8001746:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2204      	movs	r2, #4
 8001750:	4013      	ands	r3, r2
 8001752:	d00b      	beq.n	800176c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001758:	2220      	movs	r2, #32
 800175a:	431a      	orrs	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2250      	movs	r2, #80	; 0x50
 8001764:	2100      	movs	r1, #0
 8001766:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e03a      	b.n	80017e2 <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <HAL_ADC_ConfigChannel+0xc4>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d018      	beq.n	80017a8 <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	035b      	lsls	r3, r3, #13
 8001782:	0b5a      	lsrs	r2, r3, #13
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	029b      	lsls	r3, r3, #10
 8001794:	4013      	ands	r3, r2
 8001796:	d01f      	beq.n	80017d8 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001798:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <HAL_ADC_ConfigChannel+0xc8>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <HAL_ADC_ConfigChannel+0xc8>)
 800179e:	2180      	movs	r1, #128	; 0x80
 80017a0:	03c9      	lsls	r1, r1, #15
 80017a2:	430a      	orrs	r2, r1
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	e017      	b.n	80017d8 <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	035b      	lsls	r3, r3, #13
 80017b4:	0b5b      	lsrs	r3, r3, #13
 80017b6:	43d9      	mvns	r1, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	400a      	ands	r2, r1
 80017be:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	029b      	lsls	r3, r3, #10
 80017c8:	4013      	ands	r3, r2
 80017ca:	d005      	beq.n	80017d8 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <HAL_ADC_ConfigChannel+0xc8>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <HAL_ADC_ConfigChannel+0xc8>)
 80017d2:	4908      	ldr	r1, [pc, #32]	; (80017f4 <HAL_ADC_ConfigChannel+0xcc>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2250      	movs	r2, #80	; 0x50
 80017dc:	2100      	movs	r1, #0
 80017de:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	0018      	movs	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b002      	add	sp, #8
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	46c0      	nop			; (mov r8, r8)
 80017ec:	00001001 	.word	0x00001001
 80017f0:	40012708 	.word	0x40012708
 80017f4:	ffbfffff 	.word	0xffbfffff

080017f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f8:	b590      	push	{r4, r7, lr}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	0002      	movs	r2, r0
 8001800:	6039      	str	r1, [r7, #0]
 8001802:	1dfb      	adds	r3, r7, #7
 8001804:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001806:	1dfb      	adds	r3, r7, #7
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b7f      	cmp	r3, #127	; 0x7f
 800180c:	d828      	bhi.n	8001860 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800180e:	4a2f      	ldr	r2, [pc, #188]	; (80018cc <__NVIC_SetPriority+0xd4>)
 8001810:	1dfb      	adds	r3, r7, #7
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	b25b      	sxtb	r3, r3
 8001816:	089b      	lsrs	r3, r3, #2
 8001818:	33c0      	adds	r3, #192	; 0xc0
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	589b      	ldr	r3, [r3, r2]
 800181e:	1dfa      	adds	r2, r7, #7
 8001820:	7812      	ldrb	r2, [r2, #0]
 8001822:	0011      	movs	r1, r2
 8001824:	2203      	movs	r2, #3
 8001826:	400a      	ands	r2, r1
 8001828:	00d2      	lsls	r2, r2, #3
 800182a:	21ff      	movs	r1, #255	; 0xff
 800182c:	4091      	lsls	r1, r2
 800182e:	000a      	movs	r2, r1
 8001830:	43d2      	mvns	r2, r2
 8001832:	401a      	ands	r2, r3
 8001834:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	019b      	lsls	r3, r3, #6
 800183a:	22ff      	movs	r2, #255	; 0xff
 800183c:	401a      	ands	r2, r3
 800183e:	1dfb      	adds	r3, r7, #7
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	0018      	movs	r0, r3
 8001844:	2303      	movs	r3, #3
 8001846:	4003      	ands	r3, r0
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800184c:	481f      	ldr	r0, [pc, #124]	; (80018cc <__NVIC_SetPriority+0xd4>)
 800184e:	1dfb      	adds	r3, r7, #7
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	b25b      	sxtb	r3, r3
 8001854:	089b      	lsrs	r3, r3, #2
 8001856:	430a      	orrs	r2, r1
 8001858:	33c0      	adds	r3, #192	; 0xc0
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800185e:	e031      	b.n	80018c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001860:	4a1b      	ldr	r2, [pc, #108]	; (80018d0 <__NVIC_SetPriority+0xd8>)
 8001862:	1dfb      	adds	r3, r7, #7
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	0019      	movs	r1, r3
 8001868:	230f      	movs	r3, #15
 800186a:	400b      	ands	r3, r1
 800186c:	3b08      	subs	r3, #8
 800186e:	089b      	lsrs	r3, r3, #2
 8001870:	3306      	adds	r3, #6
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	18d3      	adds	r3, r2, r3
 8001876:	3304      	adds	r3, #4
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	1dfa      	adds	r2, r7, #7
 800187c:	7812      	ldrb	r2, [r2, #0]
 800187e:	0011      	movs	r1, r2
 8001880:	2203      	movs	r2, #3
 8001882:	400a      	ands	r2, r1
 8001884:	00d2      	lsls	r2, r2, #3
 8001886:	21ff      	movs	r1, #255	; 0xff
 8001888:	4091      	lsls	r1, r2
 800188a:	000a      	movs	r2, r1
 800188c:	43d2      	mvns	r2, r2
 800188e:	401a      	ands	r2, r3
 8001890:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	019b      	lsls	r3, r3, #6
 8001896:	22ff      	movs	r2, #255	; 0xff
 8001898:	401a      	ands	r2, r3
 800189a:	1dfb      	adds	r3, r7, #7
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	0018      	movs	r0, r3
 80018a0:	2303      	movs	r3, #3
 80018a2:	4003      	ands	r3, r0
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018a8:	4809      	ldr	r0, [pc, #36]	; (80018d0 <__NVIC_SetPriority+0xd8>)
 80018aa:	1dfb      	adds	r3, r7, #7
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	001c      	movs	r4, r3
 80018b0:	230f      	movs	r3, #15
 80018b2:	4023      	ands	r3, r4
 80018b4:	3b08      	subs	r3, #8
 80018b6:	089b      	lsrs	r3, r3, #2
 80018b8:	430a      	orrs	r2, r1
 80018ba:	3306      	adds	r3, #6
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	18c3      	adds	r3, r0, r3
 80018c0:	3304      	adds	r3, #4
 80018c2:	601a      	str	r2, [r3, #0]
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b003      	add	sp, #12
 80018ca:	bd90      	pop	{r4, r7, pc}
 80018cc:	e000e100 	.word	0xe000e100
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	1e5a      	subs	r2, r3, #1
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	045b      	lsls	r3, r3, #17
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d301      	bcc.n	80018ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e8:	2301      	movs	r3, #1
 80018ea:	e010      	b.n	800190e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ec:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <SysTick_Config+0x44>)
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	3a01      	subs	r2, #1
 80018f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018f4:	2301      	movs	r3, #1
 80018f6:	425b      	negs	r3, r3
 80018f8:	2103      	movs	r1, #3
 80018fa:	0018      	movs	r0, r3
 80018fc:	f7ff ff7c 	bl	80017f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <SysTick_Config+0x44>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001906:	4b04      	ldr	r3, [pc, #16]	; (8001918 <SysTick_Config+0x44>)
 8001908:	2207      	movs	r2, #7
 800190a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800190c:	2300      	movs	r3, #0
}
 800190e:	0018      	movs	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	b002      	add	sp, #8
 8001914:	bd80      	pop	{r7, pc}
 8001916:	46c0      	nop			; (mov r8, r8)
 8001918:	e000e010 	.word	0xe000e010

0800191c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	607a      	str	r2, [r7, #4]
 8001926:	210f      	movs	r1, #15
 8001928:	187b      	adds	r3, r7, r1
 800192a:	1c02      	adds	r2, r0, #0
 800192c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	187b      	adds	r3, r7, r1
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	b25b      	sxtb	r3, r3
 8001936:	0011      	movs	r1, r2
 8001938:	0018      	movs	r0, r3
 800193a:	f7ff ff5d 	bl	80017f8 <__NVIC_SetPriority>
}
 800193e:	46c0      	nop			; (mov r8, r8)
 8001940:	46bd      	mov	sp, r7
 8001942:	b004      	add	sp, #16
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	0018      	movs	r0, r3
 8001952:	f7ff ffbf 	bl	80018d4 <SysTick_Config>
 8001956:	0003      	movs	r3, r0
}
 8001958:	0018      	movs	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	b002      	add	sp, #8
 800195e:	bd80      	pop	{r7, pc}

08001960 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001976:	e149      	b.n	8001c0c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2101      	movs	r1, #1
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	4091      	lsls	r1, r2
 8001982:	000a      	movs	r2, r1
 8001984:	4013      	ands	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d100      	bne.n	8001990 <HAL_GPIO_Init+0x30>
 800198e:	e13a      	b.n	8001c06 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2203      	movs	r2, #3
 8001996:	4013      	ands	r3, r2
 8001998:	2b01      	cmp	r3, #1
 800199a:	d005      	beq.n	80019a8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2203      	movs	r2, #3
 80019a2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d130      	bne.n	8001a0a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	2203      	movs	r2, #3
 80019b4:	409a      	lsls	r2, r3
 80019b6:	0013      	movs	r3, r2
 80019b8:	43da      	mvns	r2, r3
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	4013      	ands	r3, r2
 80019be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	409a      	lsls	r2, r3
 80019ca:	0013      	movs	r3, r2
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019de:	2201      	movs	r2, #1
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	409a      	lsls	r2, r3
 80019e4:	0013      	movs	r3, r2
 80019e6:	43da      	mvns	r2, r3
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4013      	ands	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	2201      	movs	r2, #1
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
 80019fc:	0013      	movs	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2203      	movs	r2, #3
 8001a10:	4013      	ands	r3, r2
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	d017      	beq.n	8001a46 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	2203      	movs	r2, #3
 8001a22:	409a      	lsls	r2, r3
 8001a24:	0013      	movs	r3, r2
 8001a26:	43da      	mvns	r2, r3
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	409a      	lsls	r2, r3
 8001a38:	0013      	movs	r3, r2
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d123      	bne.n	8001a9a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	08da      	lsrs	r2, r3, #3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	3208      	adds	r2, #8
 8001a5a:	0092      	lsls	r2, r2, #2
 8001a5c:	58d3      	ldr	r3, [r2, r3]
 8001a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	2207      	movs	r2, #7
 8001a64:	4013      	ands	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	220f      	movs	r2, #15
 8001a6a:	409a      	lsls	r2, r3
 8001a6c:	0013      	movs	r3, r2
 8001a6e:	43da      	mvns	r2, r3
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	691a      	ldr	r2, [r3, #16]
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2107      	movs	r1, #7
 8001a7e:	400b      	ands	r3, r1
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	409a      	lsls	r2, r3
 8001a84:	0013      	movs	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	08da      	lsrs	r2, r3, #3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3208      	adds	r2, #8
 8001a94:	0092      	lsls	r2, r2, #2
 8001a96:	6939      	ldr	r1, [r7, #16]
 8001a98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	2203      	movs	r2, #3
 8001aa6:	409a      	lsls	r2, r3
 8001aa8:	0013      	movs	r3, r2
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	401a      	ands	r2, r3
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	0013      	movs	r3, r2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	23c0      	movs	r3, #192	; 0xc0
 8001ad4:	029b      	lsls	r3, r3, #10
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d100      	bne.n	8001adc <HAL_GPIO_Init+0x17c>
 8001ada:	e094      	b.n	8001c06 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001adc:	4b51      	ldr	r3, [pc, #324]	; (8001c24 <HAL_GPIO_Init+0x2c4>)
 8001ade:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ae0:	4b50      	ldr	r3, [pc, #320]	; (8001c24 <HAL_GPIO_Init+0x2c4>)
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ae8:	4a4f      	ldr	r2, [pc, #316]	; (8001c28 <HAL_GPIO_Init+0x2c8>)
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	3302      	adds	r3, #2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	589b      	ldr	r3, [r3, r2]
 8001af4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	2203      	movs	r2, #3
 8001afa:	4013      	ands	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	220f      	movs	r2, #15
 8001b00:	409a      	lsls	r2, r3
 8001b02:	0013      	movs	r3, r2
 8001b04:	43da      	mvns	r2, r3
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	23a0      	movs	r3, #160	; 0xa0
 8001b10:	05db      	lsls	r3, r3, #23
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d013      	beq.n	8001b3e <HAL_GPIO_Init+0x1de>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a44      	ldr	r2, [pc, #272]	; (8001c2c <HAL_GPIO_Init+0x2cc>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d00d      	beq.n	8001b3a <HAL_GPIO_Init+0x1da>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a43      	ldr	r2, [pc, #268]	; (8001c30 <HAL_GPIO_Init+0x2d0>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d007      	beq.n	8001b36 <HAL_GPIO_Init+0x1d6>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a42      	ldr	r2, [pc, #264]	; (8001c34 <HAL_GPIO_Init+0x2d4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d101      	bne.n	8001b32 <HAL_GPIO_Init+0x1d2>
 8001b2e:	2305      	movs	r3, #5
 8001b30:	e006      	b.n	8001b40 <HAL_GPIO_Init+0x1e0>
 8001b32:	2306      	movs	r3, #6
 8001b34:	e004      	b.n	8001b40 <HAL_GPIO_Init+0x1e0>
 8001b36:	2302      	movs	r3, #2
 8001b38:	e002      	b.n	8001b40 <HAL_GPIO_Init+0x1e0>
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e000      	b.n	8001b40 <HAL_GPIO_Init+0x1e0>
 8001b3e:	2300      	movs	r3, #0
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	2103      	movs	r1, #3
 8001b44:	400a      	ands	r2, r1
 8001b46:	0092      	lsls	r2, r2, #2
 8001b48:	4093      	lsls	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b50:	4935      	ldr	r1, [pc, #212]	; (8001c28 <HAL_GPIO_Init+0x2c8>)
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	089b      	lsrs	r3, r3, #2
 8001b56:	3302      	adds	r3, #2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b5e:	4b36      	ldr	r3, [pc, #216]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	43da      	mvns	r2, r3
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	035b      	lsls	r3, r3, #13
 8001b76:	4013      	ands	r3, r2
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b82:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b88:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	43da      	mvns	r2, r3
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	039b      	lsls	r3, r3, #14
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bac:	4b22      	ldr	r3, [pc, #136]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001bb2:	4b21      	ldr	r3, [pc, #132]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	43da      	mvns	r2, r3
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	029b      	lsls	r3, r3, #10
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bd6:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bdc:	4b16      	ldr	r3, [pc, #88]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	43da      	mvns	r2, r3
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	2380      	movs	r3, #128	; 0x80
 8001bf2:	025b      	lsls	r3, r3, #9
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c00:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <HAL_GPIO_Init+0x2d8>)
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	40da      	lsrs	r2, r3
 8001c14:	1e13      	subs	r3, r2, #0
 8001c16:	d000      	beq.n	8001c1a <HAL_GPIO_Init+0x2ba>
 8001c18:	e6ae      	b.n	8001978 <HAL_GPIO_Init+0x18>
  }
}
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	46c0      	nop			; (mov r8, r8)
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b006      	add	sp, #24
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40010000 	.word	0x40010000
 8001c2c:	50000400 	.word	0x50000400
 8001c30:	50000800 	.word	0x50000800
 8001c34:	50001c00 	.word	0x50001c00
 8001c38:	40010400 	.word	0x40010400

08001c3c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	0008      	movs	r0, r1
 8001c46:	0011      	movs	r1, r2
 8001c48:	1cbb      	adds	r3, r7, #2
 8001c4a:	1c02      	adds	r2, r0, #0
 8001c4c:	801a      	strh	r2, [r3, #0]
 8001c4e:	1c7b      	adds	r3, r7, #1
 8001c50:	1c0a      	adds	r2, r1, #0
 8001c52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c54:	1c7b      	adds	r3, r7, #1
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d004      	beq.n	8001c66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c5c:	1cbb      	adds	r3, r7, #2
 8001c5e:	881a      	ldrh	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001c64:	e003      	b.n	8001c6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001c66:	1cbb      	adds	r3, r7, #2
 8001c68:	881a      	ldrh	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c6e:	46c0      	nop			; (mov r8, r8)
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b002      	add	sp, #8
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e082      	b.n	8001d90 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2241      	movs	r2, #65	; 0x41
 8001c8e:	5c9b      	ldrb	r3, [r3, r2]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2240      	movs	r2, #64	; 0x40
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7ff f9e1 	bl	8001068 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2241      	movs	r2, #65	; 0x41
 8001caa:	2124      	movs	r1, #36	; 0x24
 8001cac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	438a      	bics	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4934      	ldr	r1, [pc, #208]	; (8001d98 <HAL_I2C_Init+0x120>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4931      	ldr	r1, [pc, #196]	; (8001d9c <HAL_I2C_Init+0x124>)
 8001cd8:	400a      	ands	r2, r1
 8001cda:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d108      	bne.n	8001cf6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2180      	movs	r1, #128	; 0x80
 8001cee:	0209      	lsls	r1, r1, #8
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	e007      	b.n	8001d06 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2184      	movs	r1, #132	; 0x84
 8001d00:	0209      	lsls	r1, r1, #8
 8001d02:	430a      	orrs	r2, r1
 8001d04:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d104      	bne.n	8001d18 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2280      	movs	r2, #128	; 0x80
 8001d14:	0112      	lsls	r2, r2, #4
 8001d16:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	491f      	ldr	r1, [pc, #124]	; (8001da0 <HAL_I2C_Init+0x128>)
 8001d24:	430a      	orrs	r2, r1
 8001d26:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	491a      	ldr	r1, [pc, #104]	; (8001d9c <HAL_I2C_Init+0x124>)
 8001d34:	400a      	ands	r2, r1
 8001d36:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	691a      	ldr	r2, [r3, #16]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	695b      	ldr	r3, [r3, #20]
 8001d40:	431a      	orrs	r2, r3
 8001d42:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	69d9      	ldr	r1, [r3, #28]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a1a      	ldr	r2, [r3, #32]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2241      	movs	r2, #65	; 0x41
 8001d7c:	2120      	movs	r1, #32
 8001d7e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2242      	movs	r2, #66	; 0x42
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	0018      	movs	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b002      	add	sp, #8
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	f0ffffff 	.word	0xf0ffffff
 8001d9c:	ffff7fff 	.word	0xffff7fff
 8001da0:	02008000 	.word	0x02008000

08001da4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2241      	movs	r2, #65	; 0x41
 8001db2:	5c9b      	ldrb	r3, [r3, r2]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b20      	cmp	r3, #32
 8001db8:	d138      	bne.n	8001e2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2240      	movs	r2, #64	; 0x40
 8001dbe:	5c9b      	ldrb	r3, [r3, r2]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d101      	bne.n	8001dc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	e032      	b.n	8001e2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2240      	movs	r2, #64	; 0x40
 8001dcc:	2101      	movs	r1, #1
 8001dce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2241      	movs	r2, #65	; 0x41
 8001dd4:	2124      	movs	r1, #36	; 0x24
 8001dd6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2101      	movs	r1, #1
 8001de4:	438a      	bics	r2, r1
 8001de6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4911      	ldr	r1, [pc, #68]	; (8001e38 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001df4:	400a      	ands	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6819      	ldr	r1, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2101      	movs	r1, #1
 8001e14:	430a      	orrs	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2241      	movs	r2, #65	; 0x41
 8001e1c:	2120      	movs	r1, #32
 8001e1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2240      	movs	r2, #64	; 0x40
 8001e24:	2100      	movs	r1, #0
 8001e26:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e000      	b.n	8001e2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e2c:	2302      	movs	r3, #2
  }
}
 8001e2e:	0018      	movs	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	b002      	add	sp, #8
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	ffffefff 	.word	0xffffefff

08001e3c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2241      	movs	r2, #65	; 0x41
 8001e4a:	5c9b      	ldrb	r3, [r3, r2]
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b20      	cmp	r3, #32
 8001e50:	d139      	bne.n	8001ec6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2240      	movs	r2, #64	; 0x40
 8001e56:	5c9b      	ldrb	r3, [r3, r2]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e033      	b.n	8001ec8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2240      	movs	r2, #64	; 0x40
 8001e64:	2101      	movs	r1, #1
 8001e66:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2241      	movs	r2, #65	; 0x41
 8001e6c:	2124      	movs	r1, #36	; 0x24
 8001e6e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	438a      	bics	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4a11      	ldr	r2, [pc, #68]	; (8001ed0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2101      	movs	r1, #1
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2241      	movs	r2, #65	; 0x41
 8001eb6:	2120      	movs	r1, #32
 8001eb8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2240      	movs	r2, #64	; 0x40
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e000      	b.n	8001ec8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ec6:	2302      	movs	r3, #2
  }
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b004      	add	sp, #16
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	fffff0ff 	.word	0xfffff0ff

08001ed4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ed4:	b5b0      	push	{r4, r5, r7, lr}
 8001ed6:	b08a      	sub	sp, #40	; 0x28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d102      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	f000 fb6c 	bl	80025c0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ee8:	4bc8      	ldr	r3, [pc, #800]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	220c      	movs	r2, #12
 8001eee:	4013      	ands	r3, r2
 8001ef0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ef2:	4bc6      	ldr	r3, [pc, #792]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001ef4:	68da      	ldr	r2, [r3, #12]
 8001ef6:	2380      	movs	r3, #128	; 0x80
 8001ef8:	025b      	lsls	r3, r3, #9
 8001efa:	4013      	ands	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2201      	movs	r2, #1
 8001f04:	4013      	ands	r3, r2
 8001f06:	d100      	bne.n	8001f0a <HAL_RCC_OscConfig+0x36>
 8001f08:	e07d      	b.n	8002006 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	2b08      	cmp	r3, #8
 8001f0e:	d007      	beq.n	8001f20 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	2b0c      	cmp	r3, #12
 8001f14:	d112      	bne.n	8001f3c <HAL_RCC_OscConfig+0x68>
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	025b      	lsls	r3, r3, #9
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d10d      	bne.n	8001f3c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f20:	4bba      	ldr	r3, [pc, #744]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	029b      	lsls	r3, r3, #10
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d100      	bne.n	8001f2e <HAL_RCC_OscConfig+0x5a>
 8001f2c:	e06a      	b.n	8002004 <HAL_RCC_OscConfig+0x130>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d166      	bne.n	8002004 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	f000 fb42 	bl	80025c0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	2380      	movs	r3, #128	; 0x80
 8001f42:	025b      	lsls	r3, r3, #9
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d107      	bne.n	8001f58 <HAL_RCC_OscConfig+0x84>
 8001f48:	4bb0      	ldr	r3, [pc, #704]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4baf      	ldr	r3, [pc, #700]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f4e:	2180      	movs	r1, #128	; 0x80
 8001f50:	0249      	lsls	r1, r1, #9
 8001f52:	430a      	orrs	r2, r1
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	e027      	b.n	8001fa8 <HAL_RCC_OscConfig+0xd4>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	23a0      	movs	r3, #160	; 0xa0
 8001f5e:	02db      	lsls	r3, r3, #11
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d10e      	bne.n	8001f82 <HAL_RCC_OscConfig+0xae>
 8001f64:	4ba9      	ldr	r3, [pc, #676]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	4ba8      	ldr	r3, [pc, #672]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f6a:	2180      	movs	r1, #128	; 0x80
 8001f6c:	02c9      	lsls	r1, r1, #11
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	4ba6      	ldr	r3, [pc, #664]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	4ba5      	ldr	r3, [pc, #660]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f78:	2180      	movs	r1, #128	; 0x80
 8001f7a:	0249      	lsls	r1, r1, #9
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	e012      	b.n	8001fa8 <HAL_RCC_OscConfig+0xd4>
 8001f82:	4ba2      	ldr	r3, [pc, #648]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	4ba1      	ldr	r3, [pc, #644]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f88:	49a1      	ldr	r1, [pc, #644]	; (8002210 <HAL_RCC_OscConfig+0x33c>)
 8001f8a:	400a      	ands	r2, r1
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	4b9f      	ldr	r3, [pc, #636]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	025b      	lsls	r3, r3, #9
 8001f96:	4013      	ands	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4b9b      	ldr	r3, [pc, #620]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b9a      	ldr	r3, [pc, #616]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001fa2:	499c      	ldr	r1, [pc, #624]	; (8002214 <HAL_RCC_OscConfig+0x340>)
 8001fa4:	400a      	ands	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d014      	beq.n	8001fda <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fa3c 	bl	800142c <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fba:	f7ff fa37 	bl	800142c <HAL_GetTick>
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b64      	cmp	r3, #100	; 0x64
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e2f9      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fcc:	4b8f      	ldr	r3, [pc, #572]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2380      	movs	r3, #128	; 0x80
 8001fd2:	029b      	lsls	r3, r3, #10
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0xe6>
 8001fd8:	e015      	b.n	8002006 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fda:	f7ff fa27 	bl	800142c <HAL_GetTick>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fe4:	f7ff fa22 	bl	800142c <HAL_GetTick>
 8001fe8:	0002      	movs	r2, r0
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b64      	cmp	r3, #100	; 0x64
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e2e4      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ff6:	4b85      	ldr	r3, [pc, #532]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	029b      	lsls	r3, r3, #10
 8001ffe:	4013      	ands	r3, r2
 8002000:	d1f0      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x110>
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002004:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2202      	movs	r2, #2
 800200c:	4013      	ands	r3, r2
 800200e:	d100      	bne.n	8002012 <HAL_RCC_OscConfig+0x13e>
 8002010:	e099      	b.n	8002146 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201a:	2220      	movs	r2, #32
 800201c:	4013      	ands	r3, r2
 800201e:	d009      	beq.n	8002034 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002020:	4b7a      	ldr	r3, [pc, #488]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b79      	ldr	r3, [pc, #484]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002026:	2120      	movs	r1, #32
 8002028:	430a      	orrs	r2, r1
 800202a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202e:	2220      	movs	r2, #32
 8002030:	4393      	bics	r3, r2
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	2b04      	cmp	r3, #4
 8002038:	d005      	beq.n	8002046 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	2b0c      	cmp	r3, #12
 800203e:	d13e      	bne.n	80020be <HAL_RCC_OscConfig+0x1ea>
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d13b      	bne.n	80020be <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002046:	4b71      	ldr	r3, [pc, #452]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2204      	movs	r2, #4
 800204c:	4013      	ands	r3, r2
 800204e:	d004      	beq.n	800205a <HAL_RCC_OscConfig+0x186>
 8002050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e2b2      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205a:	4b6c      	ldr	r3, [pc, #432]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	4a6e      	ldr	r2, [pc, #440]	; (8002218 <HAL_RCC_OscConfig+0x344>)
 8002060:	4013      	ands	r3, r2
 8002062:	0019      	movs	r1, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	021a      	lsls	r2, r3, #8
 800206a:	4b68      	ldr	r3, [pc, #416]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800206c:	430a      	orrs	r2, r1
 800206e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002070:	4b66      	ldr	r3, [pc, #408]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2209      	movs	r2, #9
 8002076:	4393      	bics	r3, r2
 8002078:	0019      	movs	r1, r3
 800207a:	4b64      	ldr	r3, [pc, #400]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800207c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800207e:	430a      	orrs	r2, r1
 8002080:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002082:	f000 fbeb 	bl	800285c <HAL_RCC_GetSysClockFreq>
 8002086:	0001      	movs	r1, r0
 8002088:	4b60      	ldr	r3, [pc, #384]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	091b      	lsrs	r3, r3, #4
 800208e:	220f      	movs	r2, #15
 8002090:	4013      	ands	r3, r2
 8002092:	4a62      	ldr	r2, [pc, #392]	; (800221c <HAL_RCC_OscConfig+0x348>)
 8002094:	5cd3      	ldrb	r3, [r2, r3]
 8002096:	000a      	movs	r2, r1
 8002098:	40da      	lsrs	r2, r3
 800209a:	4b61      	ldr	r3, [pc, #388]	; (8002220 <HAL_RCC_OscConfig+0x34c>)
 800209c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800209e:	4b61      	ldr	r3, [pc, #388]	; (8002224 <HAL_RCC_OscConfig+0x350>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2513      	movs	r5, #19
 80020a4:	197c      	adds	r4, r7, r5
 80020a6:	0018      	movs	r0, r3
 80020a8:	f7ff f97a 	bl	80013a0 <HAL_InitTick>
 80020ac:	0003      	movs	r3, r0
 80020ae:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80020b0:	197b      	adds	r3, r7, r5
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d046      	beq.n	8002146 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80020b8:	197b      	adds	r3, r7, r5
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	e280      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d027      	beq.n	8002114 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80020c4:	4b51      	ldr	r3, [pc, #324]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2209      	movs	r2, #9
 80020ca:	4393      	bics	r3, r2
 80020cc:	0019      	movs	r1, r3
 80020ce:	4b4f      	ldr	r3, [pc, #316]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80020d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d6:	f7ff f9a9 	bl	800142c <HAL_GetTick>
 80020da:	0003      	movs	r3, r0
 80020dc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020e0:	f7ff f9a4 	bl	800142c <HAL_GetTick>
 80020e4:	0002      	movs	r2, r0
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e266      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020f2:	4b46      	ldr	r3, [pc, #280]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2204      	movs	r2, #4
 80020f8:	4013      	ands	r3, r2
 80020fa:	d0f1      	beq.n	80020e0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020fc:	4b43      	ldr	r3, [pc, #268]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	4a45      	ldr	r2, [pc, #276]	; (8002218 <HAL_RCC_OscConfig+0x344>)
 8002102:	4013      	ands	r3, r2
 8002104:	0019      	movs	r1, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	021a      	lsls	r2, r3, #8
 800210c:	4b3f      	ldr	r3, [pc, #252]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800210e:	430a      	orrs	r2, r1
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	e018      	b.n	8002146 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002114:	4b3d      	ldr	r3, [pc, #244]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b3c      	ldr	r3, [pc, #240]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800211a:	2101      	movs	r1, #1
 800211c:	438a      	bics	r2, r1
 800211e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002120:	f7ff f984 	bl	800142c <HAL_GetTick>
 8002124:	0003      	movs	r3, r0
 8002126:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800212a:	f7ff f97f 	bl	800142c <HAL_GetTick>
 800212e:	0002      	movs	r2, r0
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e241      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800213c:	4b33      	ldr	r3, [pc, #204]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2204      	movs	r2, #4
 8002142:	4013      	ands	r3, r2
 8002144:	d1f1      	bne.n	800212a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2210      	movs	r2, #16
 800214c:	4013      	ands	r3, r2
 800214e:	d100      	bne.n	8002152 <HAL_RCC_OscConfig+0x27e>
 8002150:	e0a1      	b.n	8002296 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d140      	bne.n	80021da <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002158:	4b2c      	ldr	r3, [pc, #176]	; (800220c <HAL_RCC_OscConfig+0x338>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4013      	ands	r3, r2
 8002162:	d005      	beq.n	8002170 <HAL_RCC_OscConfig+0x29c>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e227      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002170:	4b26      	ldr	r3, [pc, #152]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	4a2c      	ldr	r2, [pc, #176]	; (8002228 <HAL_RCC_OscConfig+0x354>)
 8002176:	4013      	ands	r3, r2
 8002178:	0019      	movs	r1, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1a      	ldr	r2, [r3, #32]
 800217e:	4b23      	ldr	r3, [pc, #140]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002180:	430a      	orrs	r2, r1
 8002182:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002184:	4b21      	ldr	r3, [pc, #132]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	0a19      	lsrs	r1, r3, #8
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	061a      	lsls	r2, r3, #24
 8002192:	4b1e      	ldr	r3, [pc, #120]	; (800220c <HAL_RCC_OscConfig+0x338>)
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	0b5b      	lsrs	r3, r3, #13
 800219e:	3301      	adds	r3, #1
 80021a0:	2280      	movs	r2, #128	; 0x80
 80021a2:	0212      	lsls	r2, r2, #8
 80021a4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80021a6:	4b19      	ldr	r3, [pc, #100]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	210f      	movs	r1, #15
 80021ae:	400b      	ands	r3, r1
 80021b0:	491a      	ldr	r1, [pc, #104]	; (800221c <HAL_RCC_OscConfig+0x348>)
 80021b2:	5ccb      	ldrb	r3, [r1, r3]
 80021b4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80021b6:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <HAL_RCC_OscConfig+0x34c>)
 80021b8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80021ba:	4b1a      	ldr	r3, [pc, #104]	; (8002224 <HAL_RCC_OscConfig+0x350>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2513      	movs	r5, #19
 80021c0:	197c      	adds	r4, r7, r5
 80021c2:	0018      	movs	r0, r3
 80021c4:	f7ff f8ec 	bl	80013a0 <HAL_InitTick>
 80021c8:	0003      	movs	r3, r0
 80021ca:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80021cc:	197b      	adds	r3, r7, r5
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d060      	beq.n	8002296 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80021d4:	197b      	adds	r3, r7, r5
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	e1f2      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d03f      	beq.n	8002262 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021e2:	4b0a      	ldr	r3, [pc, #40]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_RCC_OscConfig+0x338>)
 80021e8:	2180      	movs	r1, #128	; 0x80
 80021ea:	0049      	lsls	r1, r1, #1
 80021ec:	430a      	orrs	r2, r1
 80021ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f0:	f7ff f91c 	bl	800142c <HAL_GetTick>
 80021f4:	0003      	movs	r3, r0
 80021f6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80021f8:	e018      	b.n	800222c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021fa:	f7ff f917 	bl	800142c <HAL_GetTick>
 80021fe:	0002      	movs	r2, r0
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d911      	bls.n	800222c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e1d9      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
 800220c:	40021000 	.word	0x40021000
 8002210:	fffeffff 	.word	0xfffeffff
 8002214:	fffbffff 	.word	0xfffbffff
 8002218:	ffffe0ff 	.word	0xffffe0ff
 800221c:	08004b6c 	.word	0x08004b6c
 8002220:	20000000 	.word	0x20000000
 8002224:	20000004 	.word	0x20000004
 8002228:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800222c:	4bc9      	ldr	r3, [pc, #804]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	2380      	movs	r3, #128	; 0x80
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4013      	ands	r3, r2
 8002236:	d0e0      	beq.n	80021fa <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002238:	4bc6      	ldr	r3, [pc, #792]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4ac6      	ldr	r2, [pc, #792]	; (8002558 <HAL_RCC_OscConfig+0x684>)
 800223e:	4013      	ands	r3, r2
 8002240:	0019      	movs	r1, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1a      	ldr	r2, [r3, #32]
 8002246:	4bc3      	ldr	r3, [pc, #780]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002248:	430a      	orrs	r2, r1
 800224a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800224c:	4bc1      	ldr	r3, [pc, #772]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	0a19      	lsrs	r1, r3, #8
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	061a      	lsls	r2, r3, #24
 800225a:	4bbe      	ldr	r3, [pc, #760]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800225c:	430a      	orrs	r2, r1
 800225e:	605a      	str	r2, [r3, #4]
 8002260:	e019      	b.n	8002296 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002262:	4bbc      	ldr	r3, [pc, #752]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	4bbb      	ldr	r3, [pc, #748]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002268:	49bc      	ldr	r1, [pc, #752]	; (800255c <HAL_RCC_OscConfig+0x688>)
 800226a:	400a      	ands	r2, r1
 800226c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226e:	f7ff f8dd 	bl	800142c <HAL_GetTick>
 8002272:	0003      	movs	r3, r0
 8002274:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002278:	f7ff f8d8 	bl	800142c <HAL_GetTick>
 800227c:	0002      	movs	r2, r0
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e19a      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800228a:	4bb2      	ldr	r3, [pc, #712]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	2380      	movs	r3, #128	; 0x80
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4013      	ands	r3, r2
 8002294:	d1f0      	bne.n	8002278 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2208      	movs	r2, #8
 800229c:	4013      	ands	r3, r2
 800229e:	d036      	beq.n	800230e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d019      	beq.n	80022dc <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022a8:	4baa      	ldr	r3, [pc, #680]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80022aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022ac:	4ba9      	ldr	r3, [pc, #676]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80022ae:	2101      	movs	r1, #1
 80022b0:	430a      	orrs	r2, r1
 80022b2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b4:	f7ff f8ba 	bl	800142c <HAL_GetTick>
 80022b8:	0003      	movs	r3, r0
 80022ba:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022be:	f7ff f8b5 	bl	800142c <HAL_GetTick>
 80022c2:	0002      	movs	r2, r0
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e177      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80022d0:	4ba0      	ldr	r3, [pc, #640]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80022d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022d4:	2202      	movs	r2, #2
 80022d6:	4013      	ands	r3, r2
 80022d8:	d0f1      	beq.n	80022be <HAL_RCC_OscConfig+0x3ea>
 80022da:	e018      	b.n	800230e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022dc:	4b9d      	ldr	r3, [pc, #628]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80022de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022e0:	4b9c      	ldr	r3, [pc, #624]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80022e2:	2101      	movs	r1, #1
 80022e4:	438a      	bics	r2, r1
 80022e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e8:	f7ff f8a0 	bl	800142c <HAL_GetTick>
 80022ec:	0003      	movs	r3, r0
 80022ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022f2:	f7ff f89b 	bl	800142c <HAL_GetTick>
 80022f6:	0002      	movs	r2, r0
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e15d      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002304:	4b93      	ldr	r3, [pc, #588]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002306:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002308:	2202      	movs	r2, #2
 800230a:	4013      	ands	r3, r2
 800230c:	d1f1      	bne.n	80022f2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2204      	movs	r2, #4
 8002314:	4013      	ands	r3, r2
 8002316:	d100      	bne.n	800231a <HAL_RCC_OscConfig+0x446>
 8002318:	e0ae      	b.n	8002478 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800231a:	2023      	movs	r0, #35	; 0x23
 800231c:	183b      	adds	r3, r7, r0
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002322:	4b8c      	ldr	r3, [pc, #560]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002324:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	055b      	lsls	r3, r3, #21
 800232a:	4013      	ands	r3, r2
 800232c:	d109      	bne.n	8002342 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800232e:	4b89      	ldr	r3, [pc, #548]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002330:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002332:	4b88      	ldr	r3, [pc, #544]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002334:	2180      	movs	r1, #128	; 0x80
 8002336:	0549      	lsls	r1, r1, #21
 8002338:	430a      	orrs	r2, r1
 800233a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800233c:	183b      	adds	r3, r7, r0
 800233e:	2201      	movs	r2, #1
 8002340:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002342:	4b87      	ldr	r3, [pc, #540]	; (8002560 <HAL_RCC_OscConfig+0x68c>)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	2380      	movs	r3, #128	; 0x80
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4013      	ands	r3, r2
 800234c:	d11a      	bne.n	8002384 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800234e:	4b84      	ldr	r3, [pc, #528]	; (8002560 <HAL_RCC_OscConfig+0x68c>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	4b83      	ldr	r3, [pc, #524]	; (8002560 <HAL_RCC_OscConfig+0x68c>)
 8002354:	2180      	movs	r1, #128	; 0x80
 8002356:	0049      	lsls	r1, r1, #1
 8002358:	430a      	orrs	r2, r1
 800235a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800235c:	f7ff f866 	bl	800142c <HAL_GetTick>
 8002360:	0003      	movs	r3, r0
 8002362:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002364:	e008      	b.n	8002378 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002366:	f7ff f861 	bl	800142c <HAL_GetTick>
 800236a:	0002      	movs	r2, r0
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b64      	cmp	r3, #100	; 0x64
 8002372:	d901      	bls.n	8002378 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e123      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002378:	4b79      	ldr	r3, [pc, #484]	; (8002560 <HAL_RCC_OscConfig+0x68c>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	2380      	movs	r3, #128	; 0x80
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4013      	ands	r3, r2
 8002382:	d0f0      	beq.n	8002366 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	2380      	movs	r3, #128	; 0x80
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	429a      	cmp	r2, r3
 800238e:	d107      	bne.n	80023a0 <HAL_RCC_OscConfig+0x4cc>
 8002390:	4b70      	ldr	r3, [pc, #448]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002392:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002394:	4b6f      	ldr	r3, [pc, #444]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002396:	2180      	movs	r1, #128	; 0x80
 8002398:	0049      	lsls	r1, r1, #1
 800239a:	430a      	orrs	r2, r1
 800239c:	651a      	str	r2, [r3, #80]	; 0x50
 800239e:	e031      	b.n	8002404 <HAL_RCC_OscConfig+0x530>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d10c      	bne.n	80023c2 <HAL_RCC_OscConfig+0x4ee>
 80023a8:	4b6a      	ldr	r3, [pc, #424]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023ac:	4b69      	ldr	r3, [pc, #420]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023ae:	496b      	ldr	r1, [pc, #428]	; (800255c <HAL_RCC_OscConfig+0x688>)
 80023b0:	400a      	ands	r2, r1
 80023b2:	651a      	str	r2, [r3, #80]	; 0x50
 80023b4:	4b67      	ldr	r3, [pc, #412]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023b8:	4b66      	ldr	r3, [pc, #408]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023ba:	496a      	ldr	r1, [pc, #424]	; (8002564 <HAL_RCC_OscConfig+0x690>)
 80023bc:	400a      	ands	r2, r1
 80023be:	651a      	str	r2, [r3, #80]	; 0x50
 80023c0:	e020      	b.n	8002404 <HAL_RCC_OscConfig+0x530>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	23a0      	movs	r3, #160	; 0xa0
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d10e      	bne.n	80023ec <HAL_RCC_OscConfig+0x518>
 80023ce:	4b61      	ldr	r3, [pc, #388]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023d2:	4b60      	ldr	r3, [pc, #384]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023d4:	2180      	movs	r1, #128	; 0x80
 80023d6:	00c9      	lsls	r1, r1, #3
 80023d8:	430a      	orrs	r2, r1
 80023da:	651a      	str	r2, [r3, #80]	; 0x50
 80023dc:	4b5d      	ldr	r3, [pc, #372]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023e0:	4b5c      	ldr	r3, [pc, #368]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023e2:	2180      	movs	r1, #128	; 0x80
 80023e4:	0049      	lsls	r1, r1, #1
 80023e6:	430a      	orrs	r2, r1
 80023e8:	651a      	str	r2, [r3, #80]	; 0x50
 80023ea:	e00b      	b.n	8002404 <HAL_RCC_OscConfig+0x530>
 80023ec:	4b59      	ldr	r3, [pc, #356]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023f0:	4b58      	ldr	r3, [pc, #352]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023f2:	495a      	ldr	r1, [pc, #360]	; (800255c <HAL_RCC_OscConfig+0x688>)
 80023f4:	400a      	ands	r2, r1
 80023f6:	651a      	str	r2, [r3, #80]	; 0x50
 80023f8:	4b56      	ldr	r3, [pc, #344]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023fc:	4b55      	ldr	r3, [pc, #340]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80023fe:	4959      	ldr	r1, [pc, #356]	; (8002564 <HAL_RCC_OscConfig+0x690>)
 8002400:	400a      	ands	r2, r1
 8002402:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d015      	beq.n	8002438 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240c:	f7ff f80e 	bl	800142c <HAL_GetTick>
 8002410:	0003      	movs	r3, r0
 8002412:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002414:	e009      	b.n	800242a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002416:	f7ff f809 	bl	800142c <HAL_GetTick>
 800241a:	0002      	movs	r2, r0
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	4a51      	ldr	r2, [pc, #324]	; (8002568 <HAL_RCC_OscConfig+0x694>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e0ca      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800242a:	4b4a      	ldr	r3, [pc, #296]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800242c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800242e:	2380      	movs	r3, #128	; 0x80
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4013      	ands	r3, r2
 8002434:	d0ef      	beq.n	8002416 <HAL_RCC_OscConfig+0x542>
 8002436:	e014      	b.n	8002462 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002438:	f7fe fff8 	bl	800142c <HAL_GetTick>
 800243c:	0003      	movs	r3, r0
 800243e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002440:	e009      	b.n	8002456 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002442:	f7fe fff3 	bl	800142c <HAL_GetTick>
 8002446:	0002      	movs	r2, r0
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	4a46      	ldr	r2, [pc, #280]	; (8002568 <HAL_RCC_OscConfig+0x694>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e0b4      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002456:	4b3f      	ldr	r3, [pc, #252]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002458:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800245a:	2380      	movs	r3, #128	; 0x80
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4013      	ands	r3, r2
 8002460:	d1ef      	bne.n	8002442 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002462:	2323      	movs	r3, #35	; 0x23
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d105      	bne.n	8002478 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800246c:	4b39      	ldr	r3, [pc, #228]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 800246e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002470:	4b38      	ldr	r3, [pc, #224]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002472:	493e      	ldr	r1, [pc, #248]	; (800256c <HAL_RCC_OscConfig+0x698>)
 8002474:	400a      	ands	r2, r1
 8002476:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	2b00      	cmp	r3, #0
 800247e:	d100      	bne.n	8002482 <HAL_RCC_OscConfig+0x5ae>
 8002480:	e09d      	b.n	80025be <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	2b0c      	cmp	r3, #12
 8002486:	d100      	bne.n	800248a <HAL_RCC_OscConfig+0x5b6>
 8002488:	e076      	b.n	8002578 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248e:	2b02      	cmp	r3, #2
 8002490:	d145      	bne.n	800251e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002492:	4b30      	ldr	r3, [pc, #192]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	4b2f      	ldr	r3, [pc, #188]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002498:	4935      	ldr	r1, [pc, #212]	; (8002570 <HAL_RCC_OscConfig+0x69c>)
 800249a:	400a      	ands	r2, r1
 800249c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249e:	f7fe ffc5 	bl	800142c <HAL_GetTick>
 80024a2:	0003      	movs	r3, r0
 80024a4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a8:	f7fe ffc0 	bl	800142c <HAL_GetTick>
 80024ac:	0002      	movs	r2, r0
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e082      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024ba:	4b26      	ldr	r3, [pc, #152]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	049b      	lsls	r3, r3, #18
 80024c2:	4013      	ands	r3, r2
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	4a2a      	ldr	r2, [pc, #168]	; (8002574 <HAL_RCC_OscConfig+0x6a0>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	0019      	movs	r1, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d8:	431a      	orrs	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	431a      	orrs	r2, r3
 80024e0:	4b1c      	ldr	r3, [pc, #112]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80024e2:	430a      	orrs	r2, r1
 80024e4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024e6:	4b1b      	ldr	r3, [pc, #108]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 80024ec:	2180      	movs	r1, #128	; 0x80
 80024ee:	0449      	lsls	r1, r1, #17
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f4:	f7fe ff9a 	bl	800142c <HAL_GetTick>
 80024f8:	0003      	movs	r3, r0
 80024fa:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024fe:	f7fe ff95 	bl	800142c <HAL_GetTick>
 8002502:	0002      	movs	r2, r0
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e057      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002510:	4b10      	ldr	r3, [pc, #64]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	049b      	lsls	r3, r3, #18
 8002518:	4013      	ands	r3, r2
 800251a:	d0f0      	beq.n	80024fe <HAL_RCC_OscConfig+0x62a>
 800251c:	e04f      	b.n	80025be <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800251e:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002524:	4912      	ldr	r1, [pc, #72]	; (8002570 <HAL_RCC_OscConfig+0x69c>)
 8002526:	400a      	ands	r2, r1
 8002528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252a:	f7fe ff7f 	bl	800142c <HAL_GetTick>
 800252e:	0003      	movs	r3, r0
 8002530:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002534:	f7fe ff7a 	bl	800142c <HAL_GetTick>
 8002538:	0002      	movs	r2, r0
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e03c      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002546:	4b03      	ldr	r3, [pc, #12]	; (8002554 <HAL_RCC_OscConfig+0x680>)
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	2380      	movs	r3, #128	; 0x80
 800254c:	049b      	lsls	r3, r3, #18
 800254e:	4013      	ands	r3, r2
 8002550:	d1f0      	bne.n	8002534 <HAL_RCC_OscConfig+0x660>
 8002552:	e034      	b.n	80025be <HAL_RCC_OscConfig+0x6ea>
 8002554:	40021000 	.word	0x40021000
 8002558:	ffff1fff 	.word	0xffff1fff
 800255c:	fffffeff 	.word	0xfffffeff
 8002560:	40007000 	.word	0x40007000
 8002564:	fffffbff 	.word	0xfffffbff
 8002568:	00001388 	.word	0x00001388
 800256c:	efffffff 	.word	0xefffffff
 8002570:	feffffff 	.word	0xfeffffff
 8002574:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e01d      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002584:	4b10      	ldr	r3, [pc, #64]	; (80025c8 <HAL_RCC_OscConfig+0x6f4>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	025b      	lsls	r3, r3, #9
 8002590:	401a      	ands	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002596:	429a      	cmp	r2, r3
 8002598:	d10f      	bne.n	80025ba <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	23f0      	movs	r3, #240	; 0xf0
 800259e:	039b      	lsls	r3, r3, #14
 80025a0:	401a      	ands	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d107      	bne.n	80025ba <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	23c0      	movs	r3, #192	; 0xc0
 80025ae:	041b      	lsls	r3, r3, #16
 80025b0:	401a      	ands	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d001      	beq.n	80025be <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e000      	b.n	80025c0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b00a      	add	sp, #40	; 0x28
 80025c6:	bdb0      	pop	{r4, r5, r7, pc}
 80025c8:	40021000 	.word	0x40021000

080025cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025cc:	b5b0      	push	{r4, r5, r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e128      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025e0:	4b96      	ldr	r3, [pc, #600]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2201      	movs	r2, #1
 80025e6:	4013      	ands	r3, r2
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d91e      	bls.n	800262c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ee:	4b93      	ldr	r3, [pc, #588]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2201      	movs	r2, #1
 80025f4:	4393      	bics	r3, r2
 80025f6:	0019      	movs	r1, r3
 80025f8:	4b90      	ldr	r3, [pc, #576]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	430a      	orrs	r2, r1
 80025fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002600:	f7fe ff14 	bl	800142c <HAL_GetTick>
 8002604:	0003      	movs	r3, r0
 8002606:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002608:	e009      	b.n	800261e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800260a:	f7fe ff0f 	bl	800142c <HAL_GetTick>
 800260e:	0002      	movs	r2, r0
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	4a8a      	ldr	r2, [pc, #552]	; (8002840 <HAL_RCC_ClockConfig+0x274>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e109      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800261e:	4b87      	ldr	r3, [pc, #540]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2201      	movs	r2, #1
 8002624:	4013      	ands	r3, r2
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	429a      	cmp	r2, r3
 800262a:	d1ee      	bne.n	800260a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2202      	movs	r2, #2
 8002632:	4013      	ands	r3, r2
 8002634:	d009      	beq.n	800264a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002636:	4b83      	ldr	r3, [pc, #524]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	22f0      	movs	r2, #240	; 0xf0
 800263c:	4393      	bics	r3, r2
 800263e:	0019      	movs	r1, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	4b7f      	ldr	r3, [pc, #508]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002646:	430a      	orrs	r2, r1
 8002648:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2201      	movs	r2, #1
 8002650:	4013      	ands	r3, r2
 8002652:	d100      	bne.n	8002656 <HAL_RCC_ClockConfig+0x8a>
 8002654:	e089      	b.n	800276a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b02      	cmp	r3, #2
 800265c:	d107      	bne.n	800266e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800265e:	4b79      	ldr	r3, [pc, #484]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	2380      	movs	r3, #128	; 0x80
 8002664:	029b      	lsls	r3, r3, #10
 8002666:	4013      	ands	r3, r2
 8002668:	d120      	bne.n	80026ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e0e1      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b03      	cmp	r3, #3
 8002674:	d107      	bne.n	8002686 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002676:	4b73      	ldr	r3, [pc, #460]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	2380      	movs	r3, #128	; 0x80
 800267c:	049b      	lsls	r3, r3, #18
 800267e:	4013      	ands	r3, r2
 8002680:	d114      	bne.n	80026ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e0d5      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d106      	bne.n	800269c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800268e:	4b6d      	ldr	r3, [pc, #436]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2204      	movs	r2, #4
 8002694:	4013      	ands	r3, r2
 8002696:	d109      	bne.n	80026ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0ca      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800269c:	4b69      	ldr	r3, [pc, #420]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	2380      	movs	r3, #128	; 0x80
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4013      	ands	r3, r2
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0c2      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ac:	4b65      	ldr	r3, [pc, #404]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	2203      	movs	r2, #3
 80026b2:	4393      	bics	r3, r2
 80026b4:	0019      	movs	r1, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	4b62      	ldr	r3, [pc, #392]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80026bc:	430a      	orrs	r2, r1
 80026be:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026c0:	f7fe feb4 	bl	800142c <HAL_GetTick>
 80026c4:	0003      	movs	r3, r0
 80026c6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d111      	bne.n	80026f4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026d0:	e009      	b.n	80026e6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d2:	f7fe feab 	bl	800142c <HAL_GetTick>
 80026d6:	0002      	movs	r2, r0
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	4a58      	ldr	r2, [pc, #352]	; (8002840 <HAL_RCC_ClockConfig+0x274>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e0a5      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026e6:	4b57      	ldr	r3, [pc, #348]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	220c      	movs	r2, #12
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b08      	cmp	r3, #8
 80026f0:	d1ef      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x106>
 80026f2:	e03a      	b.n	800276a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d111      	bne.n	8002720 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026fc:	e009      	b.n	8002712 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fe:	f7fe fe95 	bl	800142c <HAL_GetTick>
 8002702:	0002      	movs	r2, r0
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	4a4d      	ldr	r2, [pc, #308]	; (8002840 <HAL_RCC_ClockConfig+0x274>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e08f      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002712:	4b4c      	ldr	r3, [pc, #304]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	220c      	movs	r2, #12
 8002718:	4013      	ands	r3, r2
 800271a:	2b0c      	cmp	r3, #12
 800271c:	d1ef      	bne.n	80026fe <HAL_RCC_ClockConfig+0x132>
 800271e:	e024      	b.n	800276a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d11b      	bne.n	8002760 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002728:	e009      	b.n	800273e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800272a:	f7fe fe7f 	bl	800142c <HAL_GetTick>
 800272e:	0002      	movs	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	4a42      	ldr	r2, [pc, #264]	; (8002840 <HAL_RCC_ClockConfig+0x274>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d901      	bls.n	800273e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e079      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800273e:	4b41      	ldr	r3, [pc, #260]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	220c      	movs	r2, #12
 8002744:	4013      	ands	r3, r2
 8002746:	2b04      	cmp	r3, #4
 8002748:	d1ef      	bne.n	800272a <HAL_RCC_ClockConfig+0x15e>
 800274a:	e00e      	b.n	800276a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274c:	f7fe fe6e 	bl	800142c <HAL_GetTick>
 8002750:	0002      	movs	r2, r0
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	4a3a      	ldr	r2, [pc, #232]	; (8002840 <HAL_RCC_ClockConfig+0x274>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e068      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002760:	4b38      	ldr	r3, [pc, #224]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	220c      	movs	r2, #12
 8002766:	4013      	ands	r3, r2
 8002768:	d1f0      	bne.n	800274c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800276a:	4b34      	ldr	r3, [pc, #208]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2201      	movs	r2, #1
 8002770:	4013      	ands	r3, r2
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d21e      	bcs.n	80027b6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002778:	4b30      	ldr	r3, [pc, #192]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2201      	movs	r2, #1
 800277e:	4393      	bics	r3, r2
 8002780:	0019      	movs	r1, r3
 8002782:	4b2e      	ldr	r3, [pc, #184]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800278a:	f7fe fe4f 	bl	800142c <HAL_GetTick>
 800278e:	0003      	movs	r3, r0
 8002790:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002792:	e009      	b.n	80027a8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002794:	f7fe fe4a 	bl	800142c <HAL_GetTick>
 8002798:	0002      	movs	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	4a28      	ldr	r2, [pc, #160]	; (8002840 <HAL_RCC_ClockConfig+0x274>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e044      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a8:	4b24      	ldr	r3, [pc, #144]	; (800283c <HAL_RCC_ClockConfig+0x270>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2201      	movs	r2, #1
 80027ae:	4013      	ands	r3, r2
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d1ee      	bne.n	8002794 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2204      	movs	r2, #4
 80027bc:	4013      	ands	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027c0:	4b20      	ldr	r3, [pc, #128]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	4a20      	ldr	r2, [pc, #128]	; (8002848 <HAL_RCC_ClockConfig+0x27c>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	0019      	movs	r1, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	4b1d      	ldr	r3, [pc, #116]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80027d0:	430a      	orrs	r2, r1
 80027d2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2208      	movs	r2, #8
 80027da:	4013      	ands	r3, r2
 80027dc:	d00a      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027de:	4b19      	ldr	r3, [pc, #100]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	4a1a      	ldr	r2, [pc, #104]	; (800284c <HAL_RCC_ClockConfig+0x280>)
 80027e4:	4013      	ands	r3, r2
 80027e6:	0019      	movs	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	00da      	lsls	r2, r3, #3
 80027ee:	4b15      	ldr	r3, [pc, #84]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80027f0:	430a      	orrs	r2, r1
 80027f2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027f4:	f000 f832 	bl	800285c <HAL_RCC_GetSysClockFreq>
 80027f8:	0001      	movs	r1, r0
 80027fa:	4b12      	ldr	r3, [pc, #72]	; (8002844 <HAL_RCC_ClockConfig+0x278>)
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	091b      	lsrs	r3, r3, #4
 8002800:	220f      	movs	r2, #15
 8002802:	4013      	ands	r3, r2
 8002804:	4a12      	ldr	r2, [pc, #72]	; (8002850 <HAL_RCC_ClockConfig+0x284>)
 8002806:	5cd3      	ldrb	r3, [r2, r3]
 8002808:	000a      	movs	r2, r1
 800280a:	40da      	lsrs	r2, r3
 800280c:	4b11      	ldr	r3, [pc, #68]	; (8002854 <HAL_RCC_ClockConfig+0x288>)
 800280e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002810:	4b11      	ldr	r3, [pc, #68]	; (8002858 <HAL_RCC_ClockConfig+0x28c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	250b      	movs	r5, #11
 8002816:	197c      	adds	r4, r7, r5
 8002818:	0018      	movs	r0, r3
 800281a:	f7fe fdc1 	bl	80013a0 <HAL_InitTick>
 800281e:	0003      	movs	r3, r0
 8002820:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002822:	197b      	adds	r3, r7, r5
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d002      	beq.n	8002830 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800282a:	197b      	adds	r3, r7, r5
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	e000      	b.n	8002832 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	0018      	movs	r0, r3
 8002834:	46bd      	mov	sp, r7
 8002836:	b004      	add	sp, #16
 8002838:	bdb0      	pop	{r4, r5, r7, pc}
 800283a:	46c0      	nop			; (mov r8, r8)
 800283c:	40022000 	.word	0x40022000
 8002840:	00001388 	.word	0x00001388
 8002844:	40021000 	.word	0x40021000
 8002848:	fffff8ff 	.word	0xfffff8ff
 800284c:	ffffc7ff 	.word	0xffffc7ff
 8002850:	08004b6c 	.word	0x08004b6c
 8002854:	20000000 	.word	0x20000000
 8002858:	20000004 	.word	0x20000004

0800285c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800285c:	b5b0      	push	{r4, r5, r7, lr}
 800285e:	b08e      	sub	sp, #56	; 0x38
 8002860:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002862:	4b4c      	ldr	r3, [pc, #304]	; (8002994 <HAL_RCC_GetSysClockFreq+0x138>)
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002868:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800286a:	230c      	movs	r3, #12
 800286c:	4013      	ands	r3, r2
 800286e:	2b0c      	cmp	r3, #12
 8002870:	d014      	beq.n	800289c <HAL_RCC_GetSysClockFreq+0x40>
 8002872:	d900      	bls.n	8002876 <HAL_RCC_GetSysClockFreq+0x1a>
 8002874:	e07b      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x112>
 8002876:	2b04      	cmp	r3, #4
 8002878:	d002      	beq.n	8002880 <HAL_RCC_GetSysClockFreq+0x24>
 800287a:	2b08      	cmp	r3, #8
 800287c:	d00b      	beq.n	8002896 <HAL_RCC_GetSysClockFreq+0x3a>
 800287e:	e076      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002880:	4b44      	ldr	r3, [pc, #272]	; (8002994 <HAL_RCC_GetSysClockFreq+0x138>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2210      	movs	r2, #16
 8002886:	4013      	ands	r3, r2
 8002888:	d002      	beq.n	8002890 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800288a:	4b43      	ldr	r3, [pc, #268]	; (8002998 <HAL_RCC_GetSysClockFreq+0x13c>)
 800288c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800288e:	e07c      	b.n	800298a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002890:	4b42      	ldr	r3, [pc, #264]	; (800299c <HAL_RCC_GetSysClockFreq+0x140>)
 8002892:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002894:	e079      	b.n	800298a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002896:	4b42      	ldr	r3, [pc, #264]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x144>)
 8002898:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800289a:	e076      	b.n	800298a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800289c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289e:	0c9a      	lsrs	r2, r3, #18
 80028a0:	230f      	movs	r3, #15
 80028a2:	401a      	ands	r2, r3
 80028a4:	4b3f      	ldr	r3, [pc, #252]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x148>)
 80028a6:	5c9b      	ldrb	r3, [r3, r2]
 80028a8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80028aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ac:	0d9a      	lsrs	r2, r3, #22
 80028ae:	2303      	movs	r3, #3
 80028b0:	4013      	ands	r3, r2
 80028b2:	3301      	adds	r3, #1
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028b6:	4b37      	ldr	r3, [pc, #220]	; (8002994 <HAL_RCC_GetSysClockFreq+0x138>)
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	2380      	movs	r3, #128	; 0x80
 80028bc:	025b      	lsls	r3, r3, #9
 80028be:	4013      	ands	r3, r2
 80028c0:	d01a      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	61bb      	str	r3, [r7, #24]
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
 80028ca:	4a35      	ldr	r2, [pc, #212]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x144>)
 80028cc:	2300      	movs	r3, #0
 80028ce:	69b8      	ldr	r0, [r7, #24]
 80028d0:	69f9      	ldr	r1, [r7, #28]
 80028d2:	f7fd fcc5 	bl	8000260 <__aeabi_lmul>
 80028d6:	0002      	movs	r2, r0
 80028d8:	000b      	movs	r3, r1
 80028da:	0010      	movs	r0, r2
 80028dc:	0019      	movs	r1, r3
 80028de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f7fd fc99 	bl	8000220 <__aeabi_uldivmod>
 80028ee:	0002      	movs	r2, r0
 80028f0:	000b      	movs	r3, r1
 80028f2:	0013      	movs	r3, r2
 80028f4:	637b      	str	r3, [r7, #52]	; 0x34
 80028f6:	e037      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80028f8:	4b26      	ldr	r3, [pc, #152]	; (8002994 <HAL_RCC_GetSysClockFreq+0x138>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2210      	movs	r2, #16
 80028fe:	4013      	ands	r3, r2
 8002900:	d01a      	beq.n	8002938 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002904:	60bb      	str	r3, [r7, #8]
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	4a23      	ldr	r2, [pc, #140]	; (8002998 <HAL_RCC_GetSysClockFreq+0x13c>)
 800290c:	2300      	movs	r3, #0
 800290e:	68b8      	ldr	r0, [r7, #8]
 8002910:	68f9      	ldr	r1, [r7, #12]
 8002912:	f7fd fca5 	bl	8000260 <__aeabi_lmul>
 8002916:	0002      	movs	r2, r0
 8002918:	000b      	movs	r3, r1
 800291a:	0010      	movs	r0, r2
 800291c:	0019      	movs	r1, r3
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	2300      	movs	r3, #0
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f7fd fc79 	bl	8000220 <__aeabi_uldivmod>
 800292e:	0002      	movs	r2, r0
 8002930:	000b      	movs	r3, r1
 8002932:	0013      	movs	r3, r2
 8002934:	637b      	str	r3, [r7, #52]	; 0x34
 8002936:	e017      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293a:	0018      	movs	r0, r3
 800293c:	2300      	movs	r3, #0
 800293e:	0019      	movs	r1, r3
 8002940:	4a16      	ldr	r2, [pc, #88]	; (800299c <HAL_RCC_GetSysClockFreq+0x140>)
 8002942:	2300      	movs	r3, #0
 8002944:	f7fd fc8c 	bl	8000260 <__aeabi_lmul>
 8002948:	0002      	movs	r2, r0
 800294a:	000b      	movs	r3, r1
 800294c:	0010      	movs	r0, r2
 800294e:	0019      	movs	r1, r3
 8002950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002952:	001c      	movs	r4, r3
 8002954:	2300      	movs	r3, #0
 8002956:	001d      	movs	r5, r3
 8002958:	0022      	movs	r2, r4
 800295a:	002b      	movs	r3, r5
 800295c:	f7fd fc60 	bl	8000220 <__aeabi_uldivmod>
 8002960:	0002      	movs	r2, r0
 8002962:	000b      	movs	r3, r1
 8002964:	0013      	movs	r3, r2
 8002966:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800296a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800296c:	e00d      	b.n	800298a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800296e:	4b09      	ldr	r3, [pc, #36]	; (8002994 <HAL_RCC_GetSysClockFreq+0x138>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	0b5b      	lsrs	r3, r3, #13
 8002974:	2207      	movs	r2, #7
 8002976:	4013      	ands	r3, r2
 8002978:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	3301      	adds	r3, #1
 800297e:	2280      	movs	r2, #128	; 0x80
 8002980:	0212      	lsls	r2, r2, #8
 8002982:	409a      	lsls	r2, r3
 8002984:	0013      	movs	r3, r2
 8002986:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002988:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800298a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800298c:	0018      	movs	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	b00e      	add	sp, #56	; 0x38
 8002992:	bdb0      	pop	{r4, r5, r7, pc}
 8002994:	40021000 	.word	0x40021000
 8002998:	003d0900 	.word	0x003d0900
 800299c:	00f42400 	.word	0x00f42400
 80029a0:	007a1200 	.word	0x007a1200
 80029a4:	08004b84 	.word	0x08004b84

080029a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029ac:	4b02      	ldr	r3, [pc, #8]	; (80029b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80029ae:	681b      	ldr	r3, [r3, #0]
}
 80029b0:	0018      	movs	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	20000000 	.word	0x20000000

080029bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029c0:	f7ff fff2 	bl	80029a8 <HAL_RCC_GetHCLKFreq>
 80029c4:	0001      	movs	r1, r0
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	0a1b      	lsrs	r3, r3, #8
 80029cc:	2207      	movs	r2, #7
 80029ce:	4013      	ands	r3, r2
 80029d0:	4a04      	ldr	r2, [pc, #16]	; (80029e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029d2:	5cd3      	ldrb	r3, [r2, r3]
 80029d4:	40d9      	lsrs	r1, r3
 80029d6:	000b      	movs	r3, r1
}
 80029d8:	0018      	movs	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08004b7c 	.word	0x08004b7c

080029e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029ec:	f7ff ffdc 	bl	80029a8 <HAL_RCC_GetHCLKFreq>
 80029f0:	0001      	movs	r1, r0
 80029f2:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	0adb      	lsrs	r3, r3, #11
 80029f8:	2207      	movs	r2, #7
 80029fa:	4013      	ands	r3, r2
 80029fc:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029fe:	5cd3      	ldrb	r3, [r2, r3]
 8002a00:	40d9      	lsrs	r1, r3
 8002a02:	000b      	movs	r3, r1
}
 8002a04:	0018      	movs	r0, r3
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	08004b7c 	.word	0x08004b7c

08002a14 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002a1c:	2017      	movs	r0, #23
 8002a1e:	183b      	adds	r3, r7, r0
 8002a20:	2200      	movs	r2, #0
 8002a22:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2220      	movs	r2, #32
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d100      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002a2e:	e0c7      	b.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a30:	4b84      	ldr	r3, [pc, #528]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a34:	2380      	movs	r3, #128	; 0x80
 8002a36:	055b      	lsls	r3, r3, #21
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d109      	bne.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a3c:	4b81      	ldr	r3, [pc, #516]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a40:	4b80      	ldr	r3, [pc, #512]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a42:	2180      	movs	r1, #128	; 0x80
 8002a44:	0549      	lsls	r1, r1, #21
 8002a46:	430a      	orrs	r2, r1
 8002a48:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002a4a:	183b      	adds	r3, r7, r0
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a50:	4b7d      	ldr	r3, [pc, #500]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d11a      	bne.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a5c:	4b7a      	ldr	r3, [pc, #488]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	4b79      	ldr	r3, [pc, #484]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a62:	2180      	movs	r1, #128	; 0x80
 8002a64:	0049      	lsls	r1, r1, #1
 8002a66:	430a      	orrs	r2, r1
 8002a68:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a6a:	f7fe fcdf 	bl	800142c <HAL_GetTick>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a72:	e008      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a74:	f7fe fcda 	bl	800142c <HAL_GetTick>
 8002a78:	0002      	movs	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b64      	cmp	r3, #100	; 0x64
 8002a80:	d901      	bls.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e0d9      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a86:	4b70      	ldr	r3, [pc, #448]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	2380      	movs	r3, #128	; 0x80
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d0f0      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a92:	4b6c      	ldr	r3, [pc, #432]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	23c0      	movs	r3, #192	; 0xc0
 8002a98:	039b      	lsls	r3, r3, #14
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	23c0      	movs	r3, #192	; 0xc0
 8002aa4:	039b      	lsls	r3, r3, #14
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d013      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	23c0      	movs	r3, #192	; 0xc0
 8002ab4:	029b      	lsls	r3, r3, #10
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	23c0      	movs	r3, #192	; 0xc0
 8002aba:	029b      	lsls	r3, r3, #10
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d10a      	bne.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002ac0:	4b60      	ldr	r3, [pc, #384]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	2380      	movs	r3, #128	; 0x80
 8002ac6:	029b      	lsls	r3, r3, #10
 8002ac8:	401a      	ands	r2, r3
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	029b      	lsls	r3, r3, #10
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d101      	bne.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e0b1      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002ad6:	4b5b      	ldr	r3, [pc, #364]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ad8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ada:	23c0      	movs	r3, #192	; 0xc0
 8002adc:	029b      	lsls	r3, r3, #10
 8002ade:	4013      	ands	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d03b      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	23c0      	movs	r3, #192	; 0xc0
 8002aee:	029b      	lsls	r3, r3, #10
 8002af0:	4013      	ands	r3, r2
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d033      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2220      	movs	r2, #32
 8002afe:	4013      	ands	r3, r2
 8002b00:	d02e      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002b02:	4b50      	ldr	r3, [pc, #320]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b06:	4a51      	ldr	r2, [pc, #324]	; (8002c4c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002b08:	4013      	ands	r3, r2
 8002b0a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b0c:	4b4d      	ldr	r3, [pc, #308]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b10:	4b4c      	ldr	r3, [pc, #304]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b12:	2180      	movs	r1, #128	; 0x80
 8002b14:	0309      	lsls	r1, r1, #12
 8002b16:	430a      	orrs	r2, r1
 8002b18:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b1a:	4b4a      	ldr	r3, [pc, #296]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b1e:	4b49      	ldr	r3, [pc, #292]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b20:	494b      	ldr	r1, [pc, #300]	; (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002b22:	400a      	ands	r2, r1
 8002b24:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002b26:	4b47      	ldr	r3, [pc, #284]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	2380      	movs	r3, #128	; 0x80
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	d014      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b36:	f7fe fc79 	bl	800142c <HAL_GetTick>
 8002b3a:	0003      	movs	r3, r0
 8002b3c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b3e:	e009      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b40:	f7fe fc74 	bl	800142c <HAL_GetTick>
 8002b44:	0002      	movs	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	4a42      	ldr	r2, [pc, #264]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e072      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b54:	4b3b      	ldr	r3, [pc, #236]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d0ef      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2220      	movs	r2, #32
 8002b66:	4013      	ands	r3, r2
 8002b68:	d01f      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	23c0      	movs	r3, #192	; 0xc0
 8002b70:	029b      	lsls	r3, r3, #10
 8002b72:	401a      	ands	r2, r3
 8002b74:	23c0      	movs	r3, #192	; 0xc0
 8002b76:	029b      	lsls	r3, r3, #10
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d10c      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002b7c:	4b31      	ldr	r3, [pc, #196]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a35      	ldr	r2, [pc, #212]	; (8002c58 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	0019      	movs	r1, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	23c0      	movs	r3, #192	; 0xc0
 8002b8c:	039b      	lsls	r3, r3, #14
 8002b8e:	401a      	ands	r2, r3
 8002b90:	4b2c      	ldr	r3, [pc, #176]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b92:	430a      	orrs	r2, r1
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	4b2b      	ldr	r3, [pc, #172]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b98:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	23c0      	movs	r3, #192	; 0xc0
 8002ba0:	029b      	lsls	r3, r3, #10
 8002ba2:	401a      	ands	r2, r3
 8002ba4:	4b27      	ldr	r3, [pc, #156]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002baa:	2317      	movs	r3, #23
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d105      	bne.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb4:	4b23      	ldr	r3, [pc, #140]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb8:	4b22      	ldr	r3, [pc, #136]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bba:	4928      	ldr	r1, [pc, #160]	; (8002c5c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d009      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bca:	4b1e      	ldr	r3, [pc, #120]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bce:	220c      	movs	r2, #12
 8002bd0:	4393      	bics	r3, r2
 8002bd2:	0019      	movs	r1, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	4b1a      	ldr	r3, [pc, #104]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2204      	movs	r2, #4
 8002be4:	4013      	ands	r3, r2
 8002be6:	d009      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002be8:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bec:	4a1c      	ldr	r2, [pc, #112]	; (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68da      	ldr	r2, [r3, #12]
 8002bf6:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2208      	movs	r2, #8
 8002c02:	4013      	ands	r3, r2
 8002c04:	d009      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c06:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0a:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	0019      	movs	r1, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691a      	ldr	r2, [r3, #16]
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c16:	430a      	orrs	r2, r1
 8002c18:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2280      	movs	r2, #128	; 0x80
 8002c20:	4013      	ands	r3, r2
 8002c22:	d009      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002c24:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c28:	4a0f      	ldr	r2, [pc, #60]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	4b04      	ldr	r3, [pc, #16]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c34:	430a      	orrs	r2, r1
 8002c36:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b006      	add	sp, #24
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40007000 	.word	0x40007000
 8002c4c:	fffcffff 	.word	0xfffcffff
 8002c50:	fff7ffff 	.word	0xfff7ffff
 8002c54:	00001388 	.word	0x00001388
 8002c58:	ffcfffff 	.word	0xffcfffff
 8002c5c:	efffffff 	.word	0xefffffff
 8002c60:	fffff3ff 	.word	0xfffff3ff
 8002c64:	ffffcfff 	.word	0xffffcfff
 8002c68:	fff3ffff 	.word	0xfff3ffff

08002c6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e07b      	b.n	8002d76 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d109      	bne.n	8002c9a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	2382      	movs	r3, #130	; 0x82
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d009      	beq.n	8002ca6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	61da      	str	r2, [r3, #28]
 8002c98:	e005      	b.n	8002ca6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2251      	movs	r2, #81	; 0x51
 8002cb0:	5c9b      	ldrb	r3, [r3, r2]
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d107      	bne.n	8002cc8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2250      	movs	r2, #80	; 0x50
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f7fe fa14 	bl	80010f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2251      	movs	r2, #81	; 0x51
 8002ccc:	2102      	movs	r1, #2
 8002cce:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2140      	movs	r1, #64	; 0x40
 8002cdc:	438a      	bics	r2, r1
 8002cde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	2382      	movs	r3, #130	; 0x82
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	401a      	ands	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6899      	ldr	r1, [r3, #8]
 8002cee:	2384      	movs	r3, #132	; 0x84
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	400b      	ands	r3, r1
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68d9      	ldr	r1, [r3, #12]
 8002cfa:	2380      	movs	r3, #128	; 0x80
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	400b      	ands	r3, r1
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	2102      	movs	r1, #2
 8002d08:	400b      	ands	r3, r1
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	2101      	movs	r1, #1
 8002d12:	400b      	ands	r3, r1
 8002d14:	431a      	orrs	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6999      	ldr	r1, [r3, #24]
 8002d1a:	2380      	movs	r3, #128	; 0x80
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	400b      	ands	r3, r1
 8002d20:	431a      	orrs	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	2138      	movs	r1, #56	; 0x38
 8002d28:	400b      	ands	r3, r1
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	2180      	movs	r1, #128	; 0x80
 8002d32:	400b      	ands	r3, r1
 8002d34:	431a      	orrs	r2, r3
 8002d36:	0011      	movs	r1, r2
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	019b      	lsls	r3, r3, #6
 8002d40:	401a      	ands	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	0c1b      	lsrs	r3, r3, #16
 8002d50:	2204      	movs	r2, #4
 8002d52:	4013      	ands	r3, r2
 8002d54:	0019      	movs	r1, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5a:	2210      	movs	r2, #16
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2251      	movs	r2, #81	; 0x51
 8002d70:	2101      	movs	r1, #1
 8002d72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	0018      	movs	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	b002      	add	sp, #8
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b088      	sub	sp, #32
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	60f8      	str	r0, [r7, #12]
 8002d86:	60b9      	str	r1, [r7, #8]
 8002d88:	603b      	str	r3, [r7, #0]
 8002d8a:	1dbb      	adds	r3, r7, #6
 8002d8c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d8e:	231f      	movs	r3, #31
 8002d90:	18fb      	adds	r3, r7, r3
 8002d92:	2200      	movs	r2, #0
 8002d94:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2250      	movs	r2, #80	; 0x50
 8002d9a:	5c9b      	ldrb	r3, [r3, r2]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_SPI_Transmit+0x26>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e145      	b.n	8003030 <HAL_SPI_Transmit+0x2b2>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2250      	movs	r2, #80	; 0x50
 8002da8:	2101      	movs	r1, #1
 8002daa:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002dac:	f7fe fb3e 	bl	800142c <HAL_GetTick>
 8002db0:	0003      	movs	r3, r0
 8002db2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002db4:	2316      	movs	r3, #22
 8002db6:	18fb      	adds	r3, r7, r3
 8002db8:	1dba      	adds	r2, r7, #6
 8002dba:	8812      	ldrh	r2, [r2, #0]
 8002dbc:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2251      	movs	r2, #81	; 0x51
 8002dc2:	5c9b      	ldrb	r3, [r3, r2]
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d004      	beq.n	8002dd4 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002dca:	231f      	movs	r3, #31
 8002dcc:	18fb      	adds	r3, r7, r3
 8002dce:	2202      	movs	r2, #2
 8002dd0:	701a      	strb	r2, [r3, #0]
    goto error;
 8002dd2:	e126      	b.n	8003022 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_SPI_Transmit+0x64>
 8002dda:	1dbb      	adds	r3, r7, #6
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d104      	bne.n	8002dec <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002de2:	231f      	movs	r3, #31
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	2201      	movs	r2, #1
 8002de8:	701a      	strb	r2, [r3, #0]
    goto error;
 8002dea:	e11a      	b.n	8003022 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2251      	movs	r2, #81	; 0x51
 8002df0:	2103      	movs	r1, #3
 8002df2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	1dba      	adds	r2, r7, #6
 8002e04:	8812      	ldrh	r2, [r2, #0]
 8002e06:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1dba      	adds	r2, r7, #6
 8002e0c:	8812      	ldrh	r2, [r2, #0]
 8002e0e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	021b      	lsls	r3, r3, #8
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d110      	bne.n	8002e5c <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2140      	movs	r1, #64	; 0x40
 8002e46:	438a      	bics	r2, r1
 8002e48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2180      	movs	r1, #128	; 0x80
 8002e56:	01c9      	lsls	r1, r1, #7
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2240      	movs	r2, #64	; 0x40
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b40      	cmp	r3, #64	; 0x40
 8002e68:	d007      	beq.n	8002e7a <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2140      	movs	r1, #64	; 0x40
 8002e76:	430a      	orrs	r2, r1
 8002e78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	68da      	ldr	r2, [r3, #12]
 8002e7e:	2380      	movs	r3, #128	; 0x80
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d152      	bne.n	8002f2c <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d004      	beq.n	8002e98 <HAL_SPI_Transmit+0x11a>
 8002e8e:	2316      	movs	r3, #22
 8002e90:	18fb      	adds	r3, r7, r3
 8002e92:	881b      	ldrh	r3, [r3, #0]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d143      	bne.n	8002f20 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9c:	881a      	ldrh	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea8:	1c9a      	adds	r2, r3, #2
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ebc:	e030      	b.n	8002f20 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d112      	bne.n	8002ef2 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed0:	881a      	ldrh	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002edc:	1c9a      	adds	r2, r3, #2
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ef0:	e016      	b.n	8002f20 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ef2:	f7fe fa9b 	bl	800142c <HAL_GetTick>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d802      	bhi.n	8002f08 <HAL_SPI_Transmit+0x18a>
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	3301      	adds	r3, #1
 8002f06:	d102      	bne.n	8002f0e <HAL_SPI_Transmit+0x190>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d108      	bne.n	8002f20 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8002f0e:	231f      	movs	r3, #31
 8002f10:	18fb      	adds	r3, r7, r3
 8002f12:	2203      	movs	r2, #3
 8002f14:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2251      	movs	r2, #81	; 0x51
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	5499      	strb	r1, [r3, r2]
          goto error;
 8002f1e:	e080      	b.n	8003022 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1c9      	bne.n	8002ebe <HAL_SPI_Transmit+0x140>
 8002f2a:	e053      	b.n	8002fd4 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d004      	beq.n	8002f3e <HAL_SPI_Transmit+0x1c0>
 8002f34:	2316      	movs	r3, #22
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d145      	bne.n	8002fca <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	330c      	adds	r3, #12
 8002f48:	7812      	ldrb	r2, [r2, #0]
 8002f4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f64:	e031      	b.n	8002fca <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d113      	bne.n	8002f9c <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	330c      	adds	r3, #12
 8002f7e:	7812      	ldrb	r2, [r2, #0]
 8002f80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f9a:	e016      	b.n	8002fca <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f9c:	f7fe fa46 	bl	800142c <HAL_GetTick>
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d802      	bhi.n	8002fb2 <HAL_SPI_Transmit+0x234>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	d102      	bne.n	8002fb8 <HAL_SPI_Transmit+0x23a>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d108      	bne.n	8002fca <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8002fb8:	231f      	movs	r3, #31
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2251      	movs	r2, #81	; 0x51
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	5499      	strb	r1, [r3, r2]
          goto error;
 8002fc8:	e02b      	b.n	8003022 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1c8      	bne.n	8002f66 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	6839      	ldr	r1, [r7, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 fc1e 	bl	800381c <SPI_EndRxTxTransaction>
 8002fe0:	1e03      	subs	r3, r0, #0
 8002fe2:	d002      	beq.n	8002fea <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10a      	bne.n	8003008 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	613b      	str	r3, [r7, #16]
 8003006:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300c:	2b00      	cmp	r3, #0
 800300e:	d004      	beq.n	800301a <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8003010:	231f      	movs	r3, #31
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	2201      	movs	r2, #1
 8003016:	701a      	strb	r2, [r3, #0]
 8003018:	e003      	b.n	8003022 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2251      	movs	r2, #81	; 0x51
 800301e:	2101      	movs	r1, #1
 8003020:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2250      	movs	r2, #80	; 0x50
 8003026:	2100      	movs	r1, #0
 8003028:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800302a:	231f      	movs	r3, #31
 800302c:	18fb      	adds	r3, r7, r3
 800302e:	781b      	ldrb	r3, [r3, #0]
}
 8003030:	0018      	movs	r0, r3
 8003032:	46bd      	mov	sp, r7
 8003034:	b008      	add	sp, #32
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003038:	b590      	push	{r4, r7, lr}
 800303a:	b089      	sub	sp, #36	; 0x24
 800303c:	af02      	add	r7, sp, #8
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	1dbb      	adds	r3, r7, #6
 8003046:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003048:	2117      	movs	r1, #23
 800304a:	187b      	adds	r3, r7, r1
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2251      	movs	r2, #81	; 0x51
 8003054:	5c9b      	ldrb	r3, [r3, r2]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d003      	beq.n	8003064 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 800305c:	187b      	adds	r3, r7, r1
 800305e:	2202      	movs	r2, #2
 8003060:	701a      	strb	r2, [r3, #0]
    goto error;
 8003062:	e109      	b.n	8003278 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	2382      	movs	r3, #130	; 0x82
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	429a      	cmp	r2, r3
 800306e:	d113      	bne.n	8003098 <HAL_SPI_Receive+0x60>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d10f      	bne.n	8003098 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2251      	movs	r2, #81	; 0x51
 800307c:	2104      	movs	r1, #4
 800307e:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003080:	1dbb      	adds	r3, r7, #6
 8003082:	881c      	ldrh	r4, [r3, #0]
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	68b9      	ldr	r1, [r7, #8]
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	0023      	movs	r3, r4
 8003090:	f000 f900 	bl	8003294 <HAL_SPI_TransmitReceive>
 8003094:	0003      	movs	r3, r0
 8003096:	e0f6      	b.n	8003286 <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2250      	movs	r2, #80	; 0x50
 800309c:	5c9b      	ldrb	r3, [r3, r2]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_SPI_Receive+0x6e>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e0ef      	b.n	8003286 <HAL_SPI_Receive+0x24e>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2250      	movs	r2, #80	; 0x50
 80030aa:	2101      	movs	r1, #1
 80030ac:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030ae:	f7fe f9bd 	bl	800142c <HAL_GetTick>
 80030b2:	0003      	movs	r3, r0
 80030b4:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_SPI_Receive+0x8c>
 80030bc:	1dbb      	adds	r3, r7, #6
 80030be:	881b      	ldrh	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d104      	bne.n	80030ce <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80030c4:	2317      	movs	r3, #23
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	2201      	movs	r2, #1
 80030ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80030cc:	e0d4      	b.n	8003278 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2251      	movs	r2, #81	; 0x51
 80030d2:	2104      	movs	r1, #4
 80030d4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1dba      	adds	r2, r7, #6
 80030e6:	8812      	ldrh	r2, [r2, #0]
 80030e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	1dba      	adds	r2, r7, #6
 80030ee:	8812      	ldrh	r2, [r2, #0]
 80030f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	2380      	movs	r3, #128	; 0x80
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	429a      	cmp	r2, r3
 800311a:	d10f      	bne.n	800313c <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2140      	movs	r1, #64	; 0x40
 8003128:	438a      	bics	r2, r1
 800312a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4956      	ldr	r1, [pc, #344]	; (8003290 <HAL_SPI_Receive+0x258>)
 8003138:	400a      	ands	r2, r1
 800313a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2240      	movs	r2, #64	; 0x40
 8003144:	4013      	ands	r3, r2
 8003146:	2b40      	cmp	r3, #64	; 0x40
 8003148:	d007      	beq.n	800315a <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2140      	movs	r1, #64	; 0x40
 8003156:	430a      	orrs	r2, r1
 8003158:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d000      	beq.n	8003164 <HAL_SPI_Receive+0x12c>
 8003162:	e06c      	b.n	800323e <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003164:	e033      	b.n	80031ce <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2201      	movs	r2, #1
 800316e:	4013      	ands	r3, r2
 8003170:	2b01      	cmp	r3, #1
 8003172:	d115      	bne.n	80031a0 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	330c      	adds	r3, #12
 800317a:	001a      	movs	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003180:	7812      	ldrb	r2, [r2, #0]
 8003182:	b2d2      	uxtb	r2, r2
 8003184:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003194:	b29b      	uxth	r3, r3
 8003196:	3b01      	subs	r3, #1
 8003198:	b29a      	uxth	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800319e:	e016      	b.n	80031ce <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031a0:	f7fe f944 	bl	800142c <HAL_GetTick>
 80031a4:	0002      	movs	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d802      	bhi.n	80031b6 <HAL_SPI_Receive+0x17e>
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	3301      	adds	r3, #1
 80031b4:	d102      	bne.n	80031bc <HAL_SPI_Receive+0x184>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d108      	bne.n	80031ce <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 80031bc:	2317      	movs	r3, #23
 80031be:	18fb      	adds	r3, r7, r3
 80031c0:	2203      	movs	r2, #3
 80031c2:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2251      	movs	r2, #81	; 0x51
 80031c8:	2101      	movs	r1, #1
 80031ca:	5499      	strb	r1, [r3, r2]
          goto error;
 80031cc:	e054      	b.n	8003278 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1c6      	bne.n	8003166 <HAL_SPI_Receive+0x12e>
 80031d8:	e036      	b.n	8003248 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2201      	movs	r2, #1
 80031e2:	4013      	ands	r3, r2
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d113      	bne.n	8003210 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f2:	b292      	uxth	r2, r2
 80031f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fa:	1c9a      	adds	r2, r3, #2
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003204:	b29b      	uxth	r3, r3
 8003206:	3b01      	subs	r3, #1
 8003208:	b29a      	uxth	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800320e:	e016      	b.n	800323e <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003210:	f7fe f90c 	bl	800142c <HAL_GetTick>
 8003214:	0002      	movs	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	429a      	cmp	r2, r3
 800321e:	d802      	bhi.n	8003226 <HAL_SPI_Receive+0x1ee>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	3301      	adds	r3, #1
 8003224:	d102      	bne.n	800322c <HAL_SPI_Receive+0x1f4>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d108      	bne.n	800323e <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 800322c:	2317      	movs	r3, #23
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2203      	movs	r2, #3
 8003232:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2251      	movs	r2, #81	; 0x51
 8003238:	2101      	movs	r1, #1
 800323a:	5499      	strb	r1, [r3, r2]
          goto error;
 800323c:	e01c      	b.n	8003278 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003242:	b29b      	uxth	r3, r3
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1c8      	bne.n	80031da <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	6839      	ldr	r1, [r7, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	0018      	movs	r0, r3
 8003250:	f000 fa7a 	bl	8003748 <SPI_EndRxTransaction>
 8003254:	1e03      	subs	r3, r0, #0
 8003256:	d002      	beq.n	800325e <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2220      	movs	r2, #32
 800325c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003262:	2b00      	cmp	r3, #0
 8003264:	d004      	beq.n	8003270 <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 8003266:	2317      	movs	r3, #23
 8003268:	18fb      	adds	r3, r7, r3
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]
 800326e:	e003      	b.n	8003278 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2251      	movs	r2, #81	; 0x51
 8003274:	2101      	movs	r1, #1
 8003276:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2250      	movs	r2, #80	; 0x50
 800327c:	2100      	movs	r1, #0
 800327e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003280:	2317      	movs	r3, #23
 8003282:	18fb      	adds	r3, r7, r3
 8003284:	781b      	ldrb	r3, [r3, #0]
}
 8003286:	0018      	movs	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	b007      	add	sp, #28
 800328c:	bd90      	pop	{r4, r7, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	ffffbfff 	.word	0xffffbfff

08003294 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08c      	sub	sp, #48	; 0x30
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	001a      	movs	r2, r3
 80032a2:	1cbb      	adds	r3, r7, #2
 80032a4:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80032a6:	2301      	movs	r3, #1
 80032a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80032aa:	232b      	movs	r3, #43	; 0x2b
 80032ac:	18fb      	adds	r3, r7, r3
 80032ae:	2200      	movs	r2, #0
 80032b0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2250      	movs	r2, #80	; 0x50
 80032b6:	5c9b      	ldrb	r3, [r3, r2]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d101      	bne.n	80032c0 <HAL_SPI_TransmitReceive+0x2c>
 80032bc:	2302      	movs	r3, #2
 80032be:	e1b0      	b.n	8003622 <HAL_SPI_TransmitReceive+0x38e>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2250      	movs	r2, #80	; 0x50
 80032c4:	2101      	movs	r1, #1
 80032c6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032c8:	f7fe f8b0 	bl	800142c <HAL_GetTick>
 80032cc:	0003      	movs	r3, r0
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80032d0:	2023      	movs	r0, #35	; 0x23
 80032d2:	183b      	adds	r3, r7, r0
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	2151      	movs	r1, #81	; 0x51
 80032d8:	5c52      	ldrb	r2, [r2, r1]
 80032da:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80032e2:	231a      	movs	r3, #26
 80032e4:	18fb      	adds	r3, r7, r3
 80032e6:	1cba      	adds	r2, r7, #2
 80032e8:	8812      	ldrh	r2, [r2, #0]
 80032ea:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80032ec:	183b      	adds	r3, r7, r0
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d011      	beq.n	8003318 <HAL_SPI_TransmitReceive+0x84>
 80032f4:	69fa      	ldr	r2, [r7, #28]
 80032f6:	2382      	movs	r3, #130	; 0x82
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d107      	bne.n	800330e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d103      	bne.n	800330e <HAL_SPI_TransmitReceive+0x7a>
 8003306:	183b      	adds	r3, r7, r0
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b04      	cmp	r3, #4
 800330c:	d004      	beq.n	8003318 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800330e:	232b      	movs	r3, #43	; 0x2b
 8003310:	18fb      	adds	r3, r7, r3
 8003312:	2202      	movs	r2, #2
 8003314:	701a      	strb	r2, [r3, #0]
    goto error;
 8003316:	e17d      	b.n	8003614 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d006      	beq.n	800332c <HAL_SPI_TransmitReceive+0x98>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_SPI_TransmitReceive+0x98>
 8003324:	1cbb      	adds	r3, r7, #2
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d104      	bne.n	8003336 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800332c:	232b      	movs	r3, #43	; 0x2b
 800332e:	18fb      	adds	r3, r7, r3
 8003330:	2201      	movs	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
    goto error;
 8003334:	e16e      	b.n	8003614 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2251      	movs	r2, #81	; 0x51
 800333a:	5c9b      	ldrb	r3, [r3, r2]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b04      	cmp	r3, #4
 8003340:	d003      	beq.n	800334a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2251      	movs	r2, #81	; 0x51
 8003346:	2105      	movs	r1, #5
 8003348:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1cba      	adds	r2, r7, #2
 800335a:	8812      	ldrh	r2, [r2, #0]
 800335c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	1cba      	adds	r2, r7, #2
 8003362:	8812      	ldrh	r2, [r2, #0]
 8003364:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	1cba      	adds	r2, r7, #2
 8003370:	8812      	ldrh	r2, [r2, #0]
 8003372:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	1cba      	adds	r2, r7, #2
 8003378:	8812      	ldrh	r2, [r2, #0]
 800337a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2240      	movs	r2, #64	; 0x40
 8003390:	4013      	ands	r3, r2
 8003392:	2b40      	cmp	r3, #64	; 0x40
 8003394:	d007      	beq.n	80033a6 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2140      	movs	r1, #64	; 0x40
 80033a2:	430a      	orrs	r2, r1
 80033a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	2380      	movs	r3, #128	; 0x80
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d000      	beq.n	80033b4 <HAL_SPI_TransmitReceive+0x120>
 80033b2:	e07f      	b.n	80034b4 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d005      	beq.n	80033c8 <HAL_SPI_TransmitReceive+0x134>
 80033bc:	231a      	movs	r3, #26
 80033be:	18fb      	adds	r3, r7, r3
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d000      	beq.n	80033c8 <HAL_SPI_TransmitReceive+0x134>
 80033c6:	e06a      	b.n	800349e <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033cc:	881a      	ldrh	r2, [r3, #0]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d8:	1c9a      	adds	r2, r3, #2
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033ec:	e057      	b.n	800349e <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	2202      	movs	r2, #2
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d11b      	bne.n	8003434 <HAL_SPI_TransmitReceive+0x1a0>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003400:	b29b      	uxth	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d016      	beq.n	8003434 <HAL_SPI_TransmitReceive+0x1a0>
 8003406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003408:	2b01      	cmp	r3, #1
 800340a:	d113      	bne.n	8003434 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003410:	881a      	ldrh	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341c:	1c9a      	adds	r2, r3, #2
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003430:	2300      	movs	r3, #0
 8003432:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	2201      	movs	r2, #1
 800343c:	4013      	ands	r3, r2
 800343e:	2b01      	cmp	r3, #1
 8003440:	d119      	bne.n	8003476 <HAL_SPI_TransmitReceive+0x1e2>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d014      	beq.n	8003476 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003456:	b292      	uxth	r2, r2
 8003458:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345e:	1c9a      	adds	r2, r3, #2
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003468:	b29b      	uxth	r3, r3
 800346a:	3b01      	subs	r3, #1
 800346c:	b29a      	uxth	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003472:	2301      	movs	r3, #1
 8003474:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003476:	f7fd ffd9 	bl	800142c <HAL_GetTick>
 800347a:	0002      	movs	r2, r0
 800347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003482:	429a      	cmp	r2, r3
 8003484:	d80b      	bhi.n	800349e <HAL_SPI_TransmitReceive+0x20a>
 8003486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003488:	3301      	adds	r3, #1
 800348a:	d008      	beq.n	800349e <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 800348c:	232b      	movs	r3, #43	; 0x2b
 800348e:	18fb      	adds	r3, r7, r3
 8003490:	2203      	movs	r2, #3
 8003492:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2251      	movs	r2, #81	; 0x51
 8003498:	2101      	movs	r1, #1
 800349a:	5499      	strb	r1, [r3, r2]
        goto error;
 800349c:	e0ba      	b.n	8003614 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1a2      	bne.n	80033ee <HAL_SPI_TransmitReceive+0x15a>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d19d      	bne.n	80033ee <HAL_SPI_TransmitReceive+0x15a>
 80034b2:	e083      	b.n	80035bc <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d005      	beq.n	80034c8 <HAL_SPI_TransmitReceive+0x234>
 80034bc:	231a      	movs	r3, #26
 80034be:	18fb      	adds	r3, r7, r3
 80034c0:	881b      	ldrh	r3, [r3, #0]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d000      	beq.n	80034c8 <HAL_SPI_TransmitReceive+0x234>
 80034c6:	e06f      	b.n	80035a8 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	330c      	adds	r3, #12
 80034d2:	7812      	ldrb	r2, [r2, #0]
 80034d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034ee:	e05b      	b.n	80035a8 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2202      	movs	r2, #2
 80034f8:	4013      	ands	r3, r2
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d11c      	bne.n	8003538 <HAL_SPI_TransmitReceive+0x2a4>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003502:	b29b      	uxth	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	d017      	beq.n	8003538 <HAL_SPI_TransmitReceive+0x2a4>
 8003508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800350a:	2b01      	cmp	r3, #1
 800350c:	d114      	bne.n	8003538 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	330c      	adds	r3, #12
 8003518:	7812      	ldrb	r2, [r2, #0]
 800351a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003520:	1c5a      	adds	r2, r3, #1
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	2201      	movs	r2, #1
 8003540:	4013      	ands	r3, r2
 8003542:	2b01      	cmp	r3, #1
 8003544:	d119      	bne.n	800357a <HAL_SPI_TransmitReceive+0x2e6>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354a:	b29b      	uxth	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	d014      	beq.n	800357a <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800356c:	b29b      	uxth	r3, r3
 800356e:	3b01      	subs	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003576:	2301      	movs	r3, #1
 8003578:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800357a:	f7fd ff57 	bl	800142c <HAL_GetTick>
 800357e:	0002      	movs	r2, r0
 8003580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003586:	429a      	cmp	r2, r3
 8003588:	d802      	bhi.n	8003590 <HAL_SPI_TransmitReceive+0x2fc>
 800358a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800358c:	3301      	adds	r3, #1
 800358e:	d102      	bne.n	8003596 <HAL_SPI_TransmitReceive+0x302>
 8003590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003592:	2b00      	cmp	r3, #0
 8003594:	d108      	bne.n	80035a8 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8003596:	232b      	movs	r3, #43	; 0x2b
 8003598:	18fb      	adds	r3, r7, r3
 800359a:	2203      	movs	r2, #3
 800359c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2251      	movs	r2, #81	; 0x51
 80035a2:	2101      	movs	r1, #1
 80035a4:	5499      	strb	r1, [r3, r2]
        goto error;
 80035a6:	e035      	b.n	8003614 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d19e      	bne.n	80034f0 <HAL_SPI_TransmitReceive+0x25c>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d199      	bne.n	80034f0 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	0018      	movs	r0, r3
 80035c4:	f000 f92a 	bl	800381c <SPI_EndRxTxTransaction>
 80035c8:	1e03      	subs	r3, r0, #0
 80035ca:	d007      	beq.n	80035dc <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 80035cc:	232b      	movs	r3, #43	; 0x2b
 80035ce:	18fb      	adds	r3, r7, r3
 80035d0:	2201      	movs	r2, #1
 80035d2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80035da:	e01b      	b.n	8003614 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10a      	bne.n	80035fa <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d004      	beq.n	800360c <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8003602:	232b      	movs	r3, #43	; 0x2b
 8003604:	18fb      	adds	r3, r7, r3
 8003606:	2201      	movs	r2, #1
 8003608:	701a      	strb	r2, [r3, #0]
 800360a:	e003      	b.n	8003614 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2251      	movs	r2, #81	; 0x51
 8003610:	2101      	movs	r1, #1
 8003612:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2250      	movs	r2, #80	; 0x50
 8003618:	2100      	movs	r1, #0
 800361a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800361c:	232b      	movs	r3, #43	; 0x2b
 800361e:	18fb      	adds	r3, r7, r3
 8003620:	781b      	ldrb	r3, [r3, #0]
}
 8003622:	0018      	movs	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	b00c      	add	sp, #48	; 0x30
 8003628:	bd80      	pop	{r7, pc}
	...

0800362c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	603b      	str	r3, [r7, #0]
 8003638:	1dfb      	adds	r3, r7, #7
 800363a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800363c:	f7fd fef6 	bl	800142c <HAL_GetTick>
 8003640:	0002      	movs	r2, r0
 8003642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003644:	1a9b      	subs	r3, r3, r2
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	18d3      	adds	r3, r2, r3
 800364a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800364c:	f7fd feee 	bl	800142c <HAL_GetTick>
 8003650:	0003      	movs	r3, r0
 8003652:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003654:	4b3a      	ldr	r3, [pc, #232]	; (8003740 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	015b      	lsls	r3, r3, #5
 800365a:	0d1b      	lsrs	r3, r3, #20
 800365c:	69fa      	ldr	r2, [r7, #28]
 800365e:	4353      	muls	r3, r2
 8003660:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003662:	e058      	b.n	8003716 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	3301      	adds	r3, #1
 8003668:	d055      	beq.n	8003716 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800366a:	f7fd fedf 	bl	800142c <HAL_GetTick>
 800366e:	0002      	movs	r2, r0
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	69fa      	ldr	r2, [r7, #28]
 8003676:	429a      	cmp	r2, r3
 8003678:	d902      	bls.n	8003680 <SPI_WaitFlagStateUntilTimeout+0x54>
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d142      	bne.n	8003706 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	21e0      	movs	r1, #224	; 0xe0
 800368c:	438a      	bics	r2, r1
 800368e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	2382      	movs	r3, #130	; 0x82
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	429a      	cmp	r2, r3
 800369a:	d113      	bne.n	80036c4 <SPI_WaitFlagStateUntilTimeout+0x98>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	689a      	ldr	r2, [r3, #8]
 80036a0:	2380      	movs	r3, #128	; 0x80
 80036a2:	021b      	lsls	r3, r3, #8
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d005      	beq.n	80036b4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	2380      	movs	r3, #128	; 0x80
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d107      	bne.n	80036c4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2140      	movs	r1, #64	; 0x40
 80036c0:	438a      	bics	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036c8:	2380      	movs	r3, #128	; 0x80
 80036ca:	019b      	lsls	r3, r3, #6
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d110      	bne.n	80036f2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	491a      	ldr	r1, [pc, #104]	; (8003744 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80036dc:	400a      	ands	r2, r1
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2180      	movs	r1, #128	; 0x80
 80036ec:	0189      	lsls	r1, r1, #6
 80036ee:	430a      	orrs	r2, r1
 80036f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2251      	movs	r2, #81	; 0x51
 80036f6:	2101      	movs	r1, #1
 80036f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2250      	movs	r2, #80	; 0x50
 80036fe:	2100      	movs	r1, #0
 8003700:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e017      	b.n	8003736 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	3b01      	subs	r3, #1
 8003714:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	4013      	ands	r3, r2
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	425a      	negs	r2, r3
 8003726:	4153      	adcs	r3, r2
 8003728:	b2db      	uxtb	r3, r3
 800372a:	001a      	movs	r2, r3
 800372c:	1dfb      	adds	r3, r7, #7
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d197      	bne.n	8003664 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	0018      	movs	r0, r3
 8003738:	46bd      	mov	sp, r7
 800373a:	b008      	add	sp, #32
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	20000000 	.word	0x20000000
 8003744:	ffffdfff 	.word	0xffffdfff

08003748 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af02      	add	r7, sp, #8
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	2382      	movs	r3, #130	; 0x82
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	429a      	cmp	r2, r3
 800375e:	d113      	bne.n	8003788 <SPI_EndRxTransaction+0x40>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	2380      	movs	r3, #128	; 0x80
 8003766:	021b      	lsls	r3, r3, #8
 8003768:	429a      	cmp	r2, r3
 800376a:	d005      	beq.n	8003778 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	2380      	movs	r3, #128	; 0x80
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	429a      	cmp	r2, r3
 8003776:	d107      	bne.n	8003788 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2140      	movs	r1, #64	; 0x40
 8003784:	438a      	bics	r2, r1
 8003786:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	2382      	movs	r3, #130	; 0x82
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	429a      	cmp	r2, r3
 8003792:	d12b      	bne.n	80037ec <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	2380      	movs	r3, #128	; 0x80
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	429a      	cmp	r2, r3
 800379e:	d012      	beq.n	80037c6 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	0013      	movs	r3, r2
 80037aa:	2200      	movs	r2, #0
 80037ac:	2180      	movs	r1, #128	; 0x80
 80037ae:	f7ff ff3d 	bl	800362c <SPI_WaitFlagStateUntilTimeout>
 80037b2:	1e03      	subs	r3, r0, #0
 80037b4:	d02d      	beq.n	8003812 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ba:	2220      	movs	r2, #32
 80037bc:	431a      	orrs	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e026      	b.n	8003814 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	0013      	movs	r3, r2
 80037d0:	2200      	movs	r2, #0
 80037d2:	2101      	movs	r1, #1
 80037d4:	f7ff ff2a 	bl	800362c <SPI_WaitFlagStateUntilTimeout>
 80037d8:	1e03      	subs	r3, r0, #0
 80037da:	d01a      	beq.n	8003812 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e0:	2220      	movs	r2, #32
 80037e2:	431a      	orrs	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e013      	b.n	8003814 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	0013      	movs	r3, r2
 80037f6:	2200      	movs	r2, #0
 80037f8:	2101      	movs	r1, #1
 80037fa:	f7ff ff17 	bl	800362c <SPI_WaitFlagStateUntilTimeout>
 80037fe:	1e03      	subs	r3, r0, #0
 8003800:	d007      	beq.n	8003812 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003806:	2220      	movs	r2, #32
 8003808:	431a      	orrs	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e000      	b.n	8003814 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	0018      	movs	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	b004      	add	sp, #16
 800381a:	bd80      	pop	{r7, pc}

0800381c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003828:	4b1d      	ldr	r3, [pc, #116]	; (80038a0 <SPI_EndRxTxTransaction+0x84>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	491d      	ldr	r1, [pc, #116]	; (80038a4 <SPI_EndRxTxTransaction+0x88>)
 800382e:	0018      	movs	r0, r3
 8003830:	f7fc fc6a 	bl	8000108 <__udivsi3>
 8003834:	0003      	movs	r3, r0
 8003836:	001a      	movs	r2, r3
 8003838:	0013      	movs	r3, r2
 800383a:	015b      	lsls	r3, r3, #5
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	189b      	adds	r3, r3, r2
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	2382      	movs	r3, #130	; 0x82
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	429a      	cmp	r2, r3
 8003850:	d112      	bne.n	8003878 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	9300      	str	r3, [sp, #0]
 800385a:	0013      	movs	r3, r2
 800385c:	2200      	movs	r2, #0
 800385e:	2180      	movs	r1, #128	; 0x80
 8003860:	f7ff fee4 	bl	800362c <SPI_WaitFlagStateUntilTimeout>
 8003864:	1e03      	subs	r3, r0, #0
 8003866:	d016      	beq.n	8003896 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386c:	2220      	movs	r2, #32
 800386e:	431a      	orrs	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e00f      	b.n	8003898 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	3b01      	subs	r3, #1
 8003882:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2280      	movs	r2, #128	; 0x80
 800388c:	4013      	ands	r3, r2
 800388e:	2b80      	cmp	r3, #128	; 0x80
 8003890:	d0f2      	beq.n	8003878 <SPI_EndRxTxTransaction+0x5c>
 8003892:	e000      	b.n	8003896 <SPI_EndRxTxTransaction+0x7a>
        break;
 8003894:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	0018      	movs	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	b006      	add	sp, #24
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000000 	.word	0x20000000
 80038a4:	016e3600 	.word	0x016e3600

080038a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e032      	b.n	8003920 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2239      	movs	r2, #57	; 0x39
 80038be:	5c9b      	ldrb	r3, [r3, r2]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d107      	bne.n	80038d6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2238      	movs	r2, #56	; 0x38
 80038ca:	2100      	movs	r1, #0
 80038cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f7fd fc51 	bl	8001178 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2239      	movs	r2, #57	; 0x39
 80038da:	2102      	movs	r1, #2
 80038dc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3304      	adds	r3, #4
 80038e6:	0019      	movs	r1, r3
 80038e8:	0010      	movs	r0, r2
 80038ea:	f000 f9ff 	bl	8003cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	223e      	movs	r2, #62	; 0x3e
 80038f2:	2101      	movs	r1, #1
 80038f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	223a      	movs	r2, #58	; 0x3a
 80038fa:	2101      	movs	r1, #1
 80038fc:	5499      	strb	r1, [r3, r2]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	223b      	movs	r2, #59	; 0x3b
 8003902:	2101      	movs	r1, #1
 8003904:	5499      	strb	r1, [r3, r2]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	223c      	movs	r2, #60	; 0x3c
 800390a:	2101      	movs	r1, #1
 800390c:	5499      	strb	r1, [r3, r2]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	223d      	movs	r2, #61	; 0x3d
 8003912:	2101      	movs	r1, #1
 8003914:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2239      	movs	r2, #57	; 0x39
 800391a:	2101      	movs	r1, #1
 800391c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	0018      	movs	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	b002      	add	sp, #8
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e032      	b.n	80039a0 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2239      	movs	r2, #57	; 0x39
 800393e:	5c9b      	ldrb	r3, [r3, r2]
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d107      	bne.n	8003956 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2238      	movs	r2, #56	; 0x38
 800394a:	2100      	movs	r1, #0
 800394c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	0018      	movs	r0, r3
 8003952:	f000 f829 	bl	80039a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2239      	movs	r2, #57	; 0x39
 800395a:	2102      	movs	r1, #2
 800395c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	3304      	adds	r3, #4
 8003966:	0019      	movs	r1, r3
 8003968:	0010      	movs	r0, r2
 800396a:	f000 f9bf 	bl	8003cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	223e      	movs	r2, #62	; 0x3e
 8003972:	2101      	movs	r1, #1
 8003974:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	223a      	movs	r2, #58	; 0x3a
 800397a:	2101      	movs	r1, #1
 800397c:	5499      	strb	r1, [r3, r2]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	223b      	movs	r2, #59	; 0x3b
 8003982:	2101      	movs	r1, #1
 8003984:	5499      	strb	r1, [r3, r2]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	223c      	movs	r2, #60	; 0x3c
 800398a:	2101      	movs	r1, #1
 800398c:	5499      	strb	r1, [r3, r2]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	223d      	movs	r2, #61	; 0x3d
 8003992:	2101      	movs	r1, #1
 8003994:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2239      	movs	r2, #57	; 0x39
 800399a:	2101      	movs	r1, #1
 800399c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	0018      	movs	r0, r3
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b002      	add	sp, #8
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b002      	add	sp, #8
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039c4:	2317      	movs	r3, #23
 80039c6:	18fb      	adds	r3, r7, r3
 80039c8:	2200      	movs	r2, #0
 80039ca:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2238      	movs	r2, #56	; 0x38
 80039d0:	5c9b      	ldrb	r3, [r3, r2]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d101      	bne.n	80039da <HAL_TIM_PWM_ConfigChannel+0x22>
 80039d6:	2302      	movs	r3, #2
 80039d8:	e0ad      	b.n	8003b36 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2238      	movs	r2, #56	; 0x38
 80039de:	2101      	movs	r1, #1
 80039e0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b0c      	cmp	r3, #12
 80039e6:	d100      	bne.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x32>
 80039e8:	e076      	b.n	8003ad8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b0c      	cmp	r3, #12
 80039ee:	d900      	bls.n	80039f2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80039f0:	e095      	b.n	8003b1e <HAL_TIM_PWM_ConfigChannel+0x166>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	d04e      	beq.n	8003a96 <HAL_TIM_PWM_ConfigChannel+0xde>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d900      	bls.n	8003a00 <HAL_TIM_PWM_ConfigChannel+0x48>
 80039fe:	e08e      	b.n	8003b1e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	d021      	beq.n	8003a50 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003a0c:	e087      	b.n	8003b1e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	0011      	movs	r1, r2
 8003a16:	0018      	movs	r0, r3
 8003a18:	f000 f9b2 	bl	8003d80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699a      	ldr	r2, [r3, #24]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2108      	movs	r1, #8
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699a      	ldr	r2, [r3, #24]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2104      	movs	r1, #4
 8003a38:	438a      	bics	r2, r1
 8003a3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6999      	ldr	r1, [r3, #24]
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	68da      	ldr	r2, [r3, #12]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	619a      	str	r2, [r3, #24]
      break;
 8003a4e:	e06b      	b.n	8003b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	0011      	movs	r1, r2
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f000 f9cd 	bl	8003df8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	699a      	ldr	r2, [r3, #24]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2180      	movs	r1, #128	; 0x80
 8003a6a:	0109      	lsls	r1, r1, #4
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699a      	ldr	r2, [r3, #24]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4931      	ldr	r1, [pc, #196]	; (8003b40 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003a7c:	400a      	ands	r2, r1
 8003a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6999      	ldr	r1, [r3, #24]
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	021a      	lsls	r2, r3, #8
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	619a      	str	r2, [r3, #24]
      break;
 8003a94:	e048      	b.n	8003b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	0011      	movs	r1, r2
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f000 f9ec 	bl	8003e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2108      	movs	r1, #8
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	69da      	ldr	r2, [r3, #28]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2104      	movs	r1, #4
 8003ac0:	438a      	bics	r2, r1
 8003ac2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	69d9      	ldr	r1, [r3, #28]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	61da      	str	r2, [r3, #28]
      break;
 8003ad6:	e027      	b.n	8003b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	0011      	movs	r1, r2
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f000 fa0b 	bl	8003efc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69da      	ldr	r2, [r3, #28]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2180      	movs	r1, #128	; 0x80
 8003af2:	0109      	lsls	r1, r1, #4
 8003af4:	430a      	orrs	r2, r1
 8003af6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	69da      	ldr	r2, [r3, #28]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	490f      	ldr	r1, [pc, #60]	; (8003b40 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003b04:	400a      	ands	r2, r1
 8003b06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	69d9      	ldr	r1, [r3, #28]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	021a      	lsls	r2, r3, #8
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	61da      	str	r2, [r3, #28]
      break;
 8003b1c:	e004      	b.n	8003b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003b1e:	2317      	movs	r3, #23
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	2201      	movs	r2, #1
 8003b24:	701a      	strb	r2, [r3, #0]
      break;
 8003b26:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2238      	movs	r2, #56	; 0x38
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	5499      	strb	r1, [r3, r2]

  return status;
 8003b30:	2317      	movs	r3, #23
 8003b32:	18fb      	adds	r3, r7, r3
 8003b34:	781b      	ldrb	r3, [r3, #0]
}
 8003b36:	0018      	movs	r0, r3
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	b006      	add	sp, #24
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	fffffbff 	.word	0xfffffbff

08003b44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b4e:	230f      	movs	r3, #15
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	2200      	movs	r2, #0
 8003b54:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2238      	movs	r2, #56	; 0x38
 8003b5a:	5c9b      	ldrb	r3, [r3, r2]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d101      	bne.n	8003b64 <HAL_TIM_ConfigClockSource+0x20>
 8003b60:	2302      	movs	r3, #2
 8003b62:	e0bc      	b.n	8003cde <HAL_TIM_ConfigClockSource+0x19a>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2238      	movs	r2, #56	; 0x38
 8003b68:	2101      	movs	r1, #1
 8003b6a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2239      	movs	r2, #57	; 0x39
 8003b70:	2102      	movs	r1, #2
 8003b72:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2277      	movs	r2, #119	; 0x77
 8003b80:	4393      	bics	r3, r2
 8003b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	4a58      	ldr	r2, [pc, #352]	; (8003ce8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2280      	movs	r2, #128	; 0x80
 8003b9a:	0192      	lsls	r2, r2, #6
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d040      	beq.n	8003c22 <HAL_TIM_ConfigClockSource+0xde>
 8003ba0:	2280      	movs	r2, #128	; 0x80
 8003ba2:	0192      	lsls	r2, r2, #6
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d900      	bls.n	8003baa <HAL_TIM_ConfigClockSource+0x66>
 8003ba8:	e088      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003baa:	2280      	movs	r2, #128	; 0x80
 8003bac:	0152      	lsls	r2, r2, #5
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d100      	bne.n	8003bb4 <HAL_TIM_ConfigClockSource+0x70>
 8003bb2:	e088      	b.n	8003cc6 <HAL_TIM_ConfigClockSource+0x182>
 8003bb4:	2280      	movs	r2, #128	; 0x80
 8003bb6:	0152      	lsls	r2, r2, #5
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d900      	bls.n	8003bbe <HAL_TIM_ConfigClockSource+0x7a>
 8003bbc:	e07e      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003bbe:	2b70      	cmp	r3, #112	; 0x70
 8003bc0:	d018      	beq.n	8003bf4 <HAL_TIM_ConfigClockSource+0xb0>
 8003bc2:	d900      	bls.n	8003bc6 <HAL_TIM_ConfigClockSource+0x82>
 8003bc4:	e07a      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003bc6:	2b60      	cmp	r3, #96	; 0x60
 8003bc8:	d04f      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x126>
 8003bca:	d900      	bls.n	8003bce <HAL_TIM_ConfigClockSource+0x8a>
 8003bcc:	e076      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003bce:	2b50      	cmp	r3, #80	; 0x50
 8003bd0:	d03b      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0x106>
 8003bd2:	d900      	bls.n	8003bd6 <HAL_TIM_ConfigClockSource+0x92>
 8003bd4:	e072      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003bd6:	2b40      	cmp	r3, #64	; 0x40
 8003bd8:	d057      	beq.n	8003c8a <HAL_TIM_ConfigClockSource+0x146>
 8003bda:	d900      	bls.n	8003bde <HAL_TIM_ConfigClockSource+0x9a>
 8003bdc:	e06e      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003bde:	2b30      	cmp	r3, #48	; 0x30
 8003be0:	d063      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x166>
 8003be2:	d86b      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003be4:	2b20      	cmp	r3, #32
 8003be6:	d060      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x166>
 8003be8:	d868      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d05d      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x166>
 8003bee:	2b10      	cmp	r3, #16
 8003bf0:	d05b      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x166>
 8003bf2:	e063      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c04:	f000 fa3a 	bl	800407c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2277      	movs	r2, #119	; 0x77
 8003c14:	4313      	orrs	r3, r2
 8003c16:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	609a      	str	r2, [r3, #8]
      break;
 8003c20:	e052      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c32:	f000 fa23 	bl	800407c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2180      	movs	r1, #128	; 0x80
 8003c42:	01c9      	lsls	r1, r1, #7
 8003c44:	430a      	orrs	r2, r1
 8003c46:	609a      	str	r2, [r3, #8]
      break;
 8003c48:	e03e      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c56:	001a      	movs	r2, r3
 8003c58:	f000 f996 	bl	8003f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2150      	movs	r1, #80	; 0x50
 8003c62:	0018      	movs	r0, r3
 8003c64:	f000 f9f0 	bl	8004048 <TIM_ITRx_SetConfig>
      break;
 8003c68:	e02e      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c76:	001a      	movs	r2, r3
 8003c78:	f000 f9b4 	bl	8003fe4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2160      	movs	r1, #96	; 0x60
 8003c82:	0018      	movs	r0, r3
 8003c84:	f000 f9e0 	bl	8004048 <TIM_ITRx_SetConfig>
      break;
 8003c88:	e01e      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c96:	001a      	movs	r2, r3
 8003c98:	f000 f976 	bl	8003f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2140      	movs	r1, #64	; 0x40
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f000 f9d0 	bl	8004048 <TIM_ITRx_SetConfig>
      break;
 8003ca8:	e00e      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	0019      	movs	r1, r3
 8003cb4:	0010      	movs	r0, r2
 8003cb6:	f000 f9c7 	bl	8004048 <TIM_ITRx_SetConfig>
      break;
 8003cba:	e005      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003cbc:	230f      	movs	r3, #15
 8003cbe:	18fb      	adds	r3, r7, r3
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	701a      	strb	r2, [r3, #0]
      break;
 8003cc4:	e000      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003cc6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2239      	movs	r2, #57	; 0x39
 8003ccc:	2101      	movs	r1, #1
 8003cce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2238      	movs	r2, #56	; 0x38
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	5499      	strb	r1, [r3, r2]

  return status;
 8003cd8:	230f      	movs	r3, #15
 8003cda:	18fb      	adds	r3, r7, r3
 8003cdc:	781b      	ldrb	r3, [r3, #0]
}
 8003cde:	0018      	movs	r0, r3
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b004      	add	sp, #16
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	ffff00ff 	.word	0xffff00ff

08003cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	2380      	movs	r3, #128	; 0x80
 8003d00:	05db      	lsls	r3, r3, #23
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d003      	beq.n	8003d0e <TIM_Base_SetConfig+0x22>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a1b      	ldr	r2, [pc, #108]	; (8003d78 <TIM_Base_SetConfig+0x8c>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d108      	bne.n	8003d20 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2270      	movs	r2, #112	; 0x70
 8003d12:	4393      	bics	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	2380      	movs	r3, #128	; 0x80
 8003d24:	05db      	lsls	r3, r3, #23
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d003      	beq.n	8003d32 <TIM_Base_SetConfig+0x46>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a12      	ldr	r2, [pc, #72]	; (8003d78 <TIM_Base_SetConfig+0x8c>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d108      	bne.n	8003d44 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	4a11      	ldr	r2, [pc, #68]	; (8003d7c <TIM_Base_SetConfig+0x90>)
 8003d36:	4013      	ands	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2280      	movs	r2, #128	; 0x80
 8003d48:	4393      	bics	r3, r2
 8003d4a:	001a      	movs	r2, r3
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	689a      	ldr	r2, [r3, #8]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	615a      	str	r2, [r3, #20]
}
 8003d70:	46c0      	nop			; (mov r8, r8)
 8003d72:	46bd      	mov	sp, r7
 8003d74:	b004      	add	sp, #16
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	40010800 	.word	0x40010800
 8003d7c:	fffffcff 	.word	0xfffffcff

08003d80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4393      	bics	r3, r2
 8003d92:	001a      	movs	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2270      	movs	r2, #112	; 0x70
 8003dae:	4393      	bics	r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2203      	movs	r2, #3
 8003db6:	4393      	bics	r3, r2
 8003db8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	4393      	bics	r3, r2
 8003dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	621a      	str	r2, [r3, #32]
}
 8003df0:	46c0      	nop			; (mov r8, r8)
 8003df2:	46bd      	mov	sp, r7
 8003df4:	b006      	add	sp, #24
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	2210      	movs	r2, #16
 8003e08:	4393      	bics	r3, r2
 8003e0a:	001a      	movs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4a13      	ldr	r2, [pc, #76]	; (8003e74 <TIM_OC2_SetConfig+0x7c>)
 8003e26:	4013      	ands	r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	4a12      	ldr	r2, [pc, #72]	; (8003e78 <TIM_OC2_SetConfig+0x80>)
 8003e2e:	4013      	ands	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	021b      	lsls	r3, r3, #8
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2220      	movs	r2, #32
 8003e42:	4393      	bics	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	621a      	str	r2, [r3, #32]
}
 8003e6c:	46c0      	nop			; (mov r8, r8)
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	b006      	add	sp, #24
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	ffff8fff 	.word	0xffff8fff
 8003e78:	fffffcff 	.word	0xfffffcff

08003e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	4a1a      	ldr	r2, [pc, #104]	; (8003ef4 <TIM_OC3_SetConfig+0x78>)
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2270      	movs	r2, #112	; 0x70
 8003ea8:	4393      	bics	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2203      	movs	r2, #3
 8003eb0:	4393      	bics	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	4a0d      	ldr	r2, [pc, #52]	; (8003ef8 <TIM_OC3_SetConfig+0x7c>)
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	021b      	lsls	r3, r3, #8
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	621a      	str	r2, [r3, #32]
}
 8003eec:	46c0      	nop			; (mov r8, r8)
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	b006      	add	sp, #24
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	fffffeff 	.word	0xfffffeff
 8003ef8:	fffffdff 	.word	0xfffffdff

08003efc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	4a1b      	ldr	r2, [pc, #108]	; (8003f78 <TIM_OC4_SetConfig+0x7c>)
 8003f0c:	401a      	ands	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4a15      	ldr	r2, [pc, #84]	; (8003f7c <TIM_OC4_SetConfig+0x80>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4a14      	ldr	r2, [pc, #80]	; (8003f80 <TIM_OC4_SetConfig+0x84>)
 8003f30:	4013      	ands	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	021b      	lsls	r3, r3, #8
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	4a10      	ldr	r2, [pc, #64]	; (8003f84 <TIM_OC4_SetConfig+0x88>)
 8003f44:	4013      	ands	r3, r2
 8003f46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	031b      	lsls	r3, r3, #12
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	46c0      	nop			; (mov r8, r8)
 8003f70:	46bd      	mov	sp, r7
 8003f72:	b006      	add	sp, #24
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	ffffefff 	.word	0xffffefff
 8003f7c:	ffff8fff 	.word	0xffff8fff
 8003f80:	fffffcff 	.word	0xfffffcff
 8003f84:	ffffdfff 	.word	0xffffdfff

08003f88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6a1b      	ldr	r3, [r3, #32]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	4393      	bics	r3, r2
 8003fa2:	001a      	movs	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	22f0      	movs	r2, #240	; 0xf0
 8003fb2:	4393      	bics	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	220a      	movs	r2, #10
 8003fc4:	4393      	bics	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	621a      	str	r2, [r3, #32]
}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b006      	add	sp, #24
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	2210      	movs	r2, #16
 8003ff6:	4393      	bics	r3, r2
 8003ff8:	001a      	movs	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	4a0d      	ldr	r2, [pc, #52]	; (8004044 <TIM_TI2_ConfigInputStage+0x60>)
 800400e:	4013      	ands	r3, r2
 8004010:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	031b      	lsls	r3, r3, #12
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	4313      	orrs	r3, r2
 800401a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	22a0      	movs	r2, #160	; 0xa0
 8004020:	4393      	bics	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4313      	orrs	r3, r2
 800402c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	621a      	str	r2, [r3, #32]
}
 800403a:	46c0      	nop			; (mov r8, r8)
 800403c:	46bd      	mov	sp, r7
 800403e:	b006      	add	sp, #24
 8004040:	bd80      	pop	{r7, pc}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	ffff0fff 	.word	0xffff0fff

08004048 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2270      	movs	r2, #112	; 0x70
 800405c:	4393      	bics	r3, r2
 800405e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4313      	orrs	r3, r2
 8004066:	2207      	movs	r2, #7
 8004068:	4313      	orrs	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	609a      	str	r2, [r3, #8]
}
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	46bd      	mov	sp, r7
 8004076:	b004      	add	sp, #16
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	4a09      	ldr	r2, [pc, #36]	; (80040b8 <TIM_ETR_SetConfig+0x3c>)
 8004094:	4013      	ands	r3, r2
 8004096:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	021a      	lsls	r2, r3, #8
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	431a      	orrs	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	609a      	str	r2, [r3, #8]
}
 80040b0:	46c0      	nop			; (mov r8, r8)
 80040b2:	46bd      	mov	sp, r7
 80040b4:	b006      	add	sp, #24
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	ffff00ff 	.word	0xffff00ff

080040bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2238      	movs	r2, #56	; 0x38
 80040ca:	5c9b      	ldrb	r3, [r3, r2]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d101      	bne.n	80040d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040d0:	2302      	movs	r3, #2
 80040d2:	e03d      	b.n	8004150 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2238      	movs	r2, #56	; 0x38
 80040d8:	2101      	movs	r1, #1
 80040da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2239      	movs	r2, #57	; 0x39
 80040e0:	2102      	movs	r1, #2
 80040e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2270      	movs	r2, #112	; 0x70
 80040f8:	4393      	bics	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4313      	orrs	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	2380      	movs	r3, #128	; 0x80
 8004114:	05db      	lsls	r3, r3, #23
 8004116:	429a      	cmp	r2, r3
 8004118:	d004      	beq.n	8004124 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a0e      	ldr	r2, [pc, #56]	; (8004158 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d10c      	bne.n	800413e <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2280      	movs	r2, #128	; 0x80
 8004128:	4393      	bics	r3, r2
 800412a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	4313      	orrs	r3, r2
 8004134:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2239      	movs	r2, #57	; 0x39
 8004142:	2101      	movs	r1, #1
 8004144:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2238      	movs	r2, #56	; 0x38
 800414a:	2100      	movs	r1, #0
 800414c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	0018      	movs	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	b004      	add	sp, #16
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40010800 	.word	0x40010800

0800415c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e044      	b.n	80041f8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004172:	2b00      	cmp	r3, #0
 8004174:	d107      	bne.n	8004186 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2278      	movs	r2, #120	; 0x78
 800417a:	2100      	movs	r1, #0
 800417c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	0018      	movs	r0, r3
 8004182:	f7fd f84b 	bl	800121c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2224      	movs	r2, #36	; 0x24
 800418a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2101      	movs	r1, #1
 8004198:	438a      	bics	r2, r1
 800419a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	0018      	movs	r0, r3
 80041a0:	f000 f830 	bl	8004204 <UART_SetConfig>
 80041a4:	0003      	movs	r3, r0
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d101      	bne.n	80041ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e024      	b.n	80041f8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	0018      	movs	r0, r3
 80041ba:	f000 fa6d 	bl	8004698 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	490d      	ldr	r1, [pc, #52]	; (8004200 <HAL_UART_Init+0xa4>)
 80041ca:	400a      	ands	r2, r1
 80041cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689a      	ldr	r2, [r3, #8]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	212a      	movs	r1, #42	; 0x2a
 80041da:	438a      	bics	r2, r1
 80041dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2101      	movs	r1, #1
 80041ea:	430a      	orrs	r2, r1
 80041ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	0018      	movs	r0, r3
 80041f2:	f000 fb05 	bl	8004800 <UART_CheckIdleState>
 80041f6:	0003      	movs	r3, r0
}
 80041f8:	0018      	movs	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	b002      	add	sp, #8
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	ffffb7ff 	.word	0xffffb7ff

08004204 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004204:	b5b0      	push	{r4, r5, r7, lr}
 8004206:	b08e      	sub	sp, #56	; 0x38
 8004208:	af00      	add	r7, sp, #0
 800420a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800420c:	231a      	movs	r3, #26
 800420e:	2218      	movs	r2, #24
 8004210:	189b      	adds	r3, r3, r2
 8004212:	19db      	adds	r3, r3, r7
 8004214:	2200      	movs	r2, #0
 8004216:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	431a      	orrs	r2, r3
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	431a      	orrs	r2, r3
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	4313      	orrs	r3, r2
 800422e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4ab4      	ldr	r2, [pc, #720]	; (8004508 <UART_SetConfig+0x304>)
 8004238:	4013      	ands	r3, r2
 800423a:	0019      	movs	r1, r3
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	4aaf      	ldr	r2, [pc, #700]	; (800450c <UART_SetConfig+0x308>)
 800424e:	4013      	ands	r3, r2
 8004250:	0019      	movs	r1, r3
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	68da      	ldr	r2, [r3, #12]
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	430a      	orrs	r2, r1
 800425c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4aa9      	ldr	r2, [pc, #676]	; (8004510 <UART_SetConfig+0x30c>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d004      	beq.n	8004278 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004274:	4313      	orrs	r3, r2
 8004276:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	4aa5      	ldr	r2, [pc, #660]	; (8004514 <UART_SetConfig+0x310>)
 8004280:	4013      	ands	r3, r2
 8004282:	0019      	movs	r1, r3
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800428a:	430a      	orrs	r2, r1
 800428c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4aa1      	ldr	r2, [pc, #644]	; (8004518 <UART_SetConfig+0x314>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d131      	bne.n	80042fc <UART_SetConfig+0xf8>
 8004298:	4ba0      	ldr	r3, [pc, #640]	; (800451c <UART_SetConfig+0x318>)
 800429a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800429c:	220c      	movs	r2, #12
 800429e:	4013      	ands	r3, r2
 80042a0:	2b0c      	cmp	r3, #12
 80042a2:	d01d      	beq.n	80042e0 <UART_SetConfig+0xdc>
 80042a4:	d823      	bhi.n	80042ee <UART_SetConfig+0xea>
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d00c      	beq.n	80042c4 <UART_SetConfig+0xc0>
 80042aa:	d820      	bhi.n	80042ee <UART_SetConfig+0xea>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d002      	beq.n	80042b6 <UART_SetConfig+0xb2>
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d00e      	beq.n	80042d2 <UART_SetConfig+0xce>
 80042b4:	e01b      	b.n	80042ee <UART_SetConfig+0xea>
 80042b6:	231b      	movs	r3, #27
 80042b8:	2218      	movs	r2, #24
 80042ba:	189b      	adds	r3, r3, r2
 80042bc:	19db      	adds	r3, r3, r7
 80042be:	2200      	movs	r2, #0
 80042c0:	701a      	strb	r2, [r3, #0]
 80042c2:	e065      	b.n	8004390 <UART_SetConfig+0x18c>
 80042c4:	231b      	movs	r3, #27
 80042c6:	2218      	movs	r2, #24
 80042c8:	189b      	adds	r3, r3, r2
 80042ca:	19db      	adds	r3, r3, r7
 80042cc:	2202      	movs	r2, #2
 80042ce:	701a      	strb	r2, [r3, #0]
 80042d0:	e05e      	b.n	8004390 <UART_SetConfig+0x18c>
 80042d2:	231b      	movs	r3, #27
 80042d4:	2218      	movs	r2, #24
 80042d6:	189b      	adds	r3, r3, r2
 80042d8:	19db      	adds	r3, r3, r7
 80042da:	2204      	movs	r2, #4
 80042dc:	701a      	strb	r2, [r3, #0]
 80042de:	e057      	b.n	8004390 <UART_SetConfig+0x18c>
 80042e0:	231b      	movs	r3, #27
 80042e2:	2218      	movs	r2, #24
 80042e4:	189b      	adds	r3, r3, r2
 80042e6:	19db      	adds	r3, r3, r7
 80042e8:	2208      	movs	r2, #8
 80042ea:	701a      	strb	r2, [r3, #0]
 80042ec:	e050      	b.n	8004390 <UART_SetConfig+0x18c>
 80042ee:	231b      	movs	r3, #27
 80042f0:	2218      	movs	r2, #24
 80042f2:	189b      	adds	r3, r3, r2
 80042f4:	19db      	adds	r3, r3, r7
 80042f6:	2210      	movs	r2, #16
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	e049      	b.n	8004390 <UART_SetConfig+0x18c>
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a83      	ldr	r2, [pc, #524]	; (8004510 <UART_SetConfig+0x30c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d13e      	bne.n	8004384 <UART_SetConfig+0x180>
 8004306:	4b85      	ldr	r3, [pc, #532]	; (800451c <UART_SetConfig+0x318>)
 8004308:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800430a:	23c0      	movs	r3, #192	; 0xc0
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	4013      	ands	r3, r2
 8004310:	22c0      	movs	r2, #192	; 0xc0
 8004312:	0112      	lsls	r2, r2, #4
 8004314:	4293      	cmp	r3, r2
 8004316:	d027      	beq.n	8004368 <UART_SetConfig+0x164>
 8004318:	22c0      	movs	r2, #192	; 0xc0
 800431a:	0112      	lsls	r2, r2, #4
 800431c:	4293      	cmp	r3, r2
 800431e:	d82a      	bhi.n	8004376 <UART_SetConfig+0x172>
 8004320:	2280      	movs	r2, #128	; 0x80
 8004322:	0112      	lsls	r2, r2, #4
 8004324:	4293      	cmp	r3, r2
 8004326:	d011      	beq.n	800434c <UART_SetConfig+0x148>
 8004328:	2280      	movs	r2, #128	; 0x80
 800432a:	0112      	lsls	r2, r2, #4
 800432c:	4293      	cmp	r3, r2
 800432e:	d822      	bhi.n	8004376 <UART_SetConfig+0x172>
 8004330:	2b00      	cmp	r3, #0
 8004332:	d004      	beq.n	800433e <UART_SetConfig+0x13a>
 8004334:	2280      	movs	r2, #128	; 0x80
 8004336:	00d2      	lsls	r2, r2, #3
 8004338:	4293      	cmp	r3, r2
 800433a:	d00e      	beq.n	800435a <UART_SetConfig+0x156>
 800433c:	e01b      	b.n	8004376 <UART_SetConfig+0x172>
 800433e:	231b      	movs	r3, #27
 8004340:	2218      	movs	r2, #24
 8004342:	189b      	adds	r3, r3, r2
 8004344:	19db      	adds	r3, r3, r7
 8004346:	2200      	movs	r2, #0
 8004348:	701a      	strb	r2, [r3, #0]
 800434a:	e021      	b.n	8004390 <UART_SetConfig+0x18c>
 800434c:	231b      	movs	r3, #27
 800434e:	2218      	movs	r2, #24
 8004350:	189b      	adds	r3, r3, r2
 8004352:	19db      	adds	r3, r3, r7
 8004354:	2202      	movs	r2, #2
 8004356:	701a      	strb	r2, [r3, #0]
 8004358:	e01a      	b.n	8004390 <UART_SetConfig+0x18c>
 800435a:	231b      	movs	r3, #27
 800435c:	2218      	movs	r2, #24
 800435e:	189b      	adds	r3, r3, r2
 8004360:	19db      	adds	r3, r3, r7
 8004362:	2204      	movs	r2, #4
 8004364:	701a      	strb	r2, [r3, #0]
 8004366:	e013      	b.n	8004390 <UART_SetConfig+0x18c>
 8004368:	231b      	movs	r3, #27
 800436a:	2218      	movs	r2, #24
 800436c:	189b      	adds	r3, r3, r2
 800436e:	19db      	adds	r3, r3, r7
 8004370:	2208      	movs	r2, #8
 8004372:	701a      	strb	r2, [r3, #0]
 8004374:	e00c      	b.n	8004390 <UART_SetConfig+0x18c>
 8004376:	231b      	movs	r3, #27
 8004378:	2218      	movs	r2, #24
 800437a:	189b      	adds	r3, r3, r2
 800437c:	19db      	adds	r3, r3, r7
 800437e:	2210      	movs	r2, #16
 8004380:	701a      	strb	r2, [r3, #0]
 8004382:	e005      	b.n	8004390 <UART_SetConfig+0x18c>
 8004384:	231b      	movs	r3, #27
 8004386:	2218      	movs	r2, #24
 8004388:	189b      	adds	r3, r3, r2
 800438a:	19db      	adds	r3, r3, r7
 800438c:	2210      	movs	r2, #16
 800438e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a5e      	ldr	r2, [pc, #376]	; (8004510 <UART_SetConfig+0x30c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d000      	beq.n	800439c <UART_SetConfig+0x198>
 800439a:	e084      	b.n	80044a6 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800439c:	231b      	movs	r3, #27
 800439e:	2218      	movs	r2, #24
 80043a0:	189b      	adds	r3, r3, r2
 80043a2:	19db      	adds	r3, r3, r7
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d01d      	beq.n	80043e6 <UART_SetConfig+0x1e2>
 80043aa:	dc20      	bgt.n	80043ee <UART_SetConfig+0x1ea>
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d015      	beq.n	80043dc <UART_SetConfig+0x1d8>
 80043b0:	dc1d      	bgt.n	80043ee <UART_SetConfig+0x1ea>
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <UART_SetConfig+0x1b8>
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d005      	beq.n	80043c6 <UART_SetConfig+0x1c2>
 80043ba:	e018      	b.n	80043ee <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043bc:	f7fe fafe 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 80043c0:	0003      	movs	r3, r0
 80043c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043c4:	e01c      	b.n	8004400 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043c6:	4b55      	ldr	r3, [pc, #340]	; (800451c <UART_SetConfig+0x318>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2210      	movs	r2, #16
 80043cc:	4013      	ands	r3, r2
 80043ce:	d002      	beq.n	80043d6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80043d0:	4b53      	ldr	r3, [pc, #332]	; (8004520 <UART_SetConfig+0x31c>)
 80043d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80043d4:	e014      	b.n	8004400 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80043d6:	4b53      	ldr	r3, [pc, #332]	; (8004524 <UART_SetConfig+0x320>)
 80043d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043da:	e011      	b.n	8004400 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043dc:	f7fe fa3e 	bl	800285c <HAL_RCC_GetSysClockFreq>
 80043e0:	0003      	movs	r3, r0
 80043e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043e4:	e00c      	b.n	8004400 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043e6:	2380      	movs	r3, #128	; 0x80
 80043e8:	021b      	lsls	r3, r3, #8
 80043ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043ec:	e008      	b.n	8004400 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80043f2:	231a      	movs	r3, #26
 80043f4:	2218      	movs	r2, #24
 80043f6:	189b      	adds	r3, r3, r2
 80043f8:	19db      	adds	r3, r3, r7
 80043fa:	2201      	movs	r2, #1
 80043fc:	701a      	strb	r2, [r3, #0]
        break;
 80043fe:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004402:	2b00      	cmp	r3, #0
 8004404:	d100      	bne.n	8004408 <UART_SetConfig+0x204>
 8004406:	e12f      	b.n	8004668 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	0013      	movs	r3, r2
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	189b      	adds	r3, r3, r2
 8004412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004414:	429a      	cmp	r2, r3
 8004416:	d305      	bcc.n	8004424 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800441e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004420:	429a      	cmp	r2, r3
 8004422:	d906      	bls.n	8004432 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8004424:	231a      	movs	r3, #26
 8004426:	2218      	movs	r2, #24
 8004428:	189b      	adds	r3, r3, r2
 800442a:	19db      	adds	r3, r3, r7
 800442c:	2201      	movs	r2, #1
 800442e:	701a      	strb	r2, [r3, #0]
 8004430:	e11a      	b.n	8004668 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004434:	613b      	str	r3, [r7, #16]
 8004436:	2300      	movs	r3, #0
 8004438:	617b      	str	r3, [r7, #20]
 800443a:	6939      	ldr	r1, [r7, #16]
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	000b      	movs	r3, r1
 8004440:	0e1b      	lsrs	r3, r3, #24
 8004442:	0010      	movs	r0, r2
 8004444:	0205      	lsls	r5, r0, #8
 8004446:	431d      	orrs	r5, r3
 8004448:	000b      	movs	r3, r1
 800444a:	021c      	lsls	r4, r3, #8
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	085b      	lsrs	r3, r3, #1
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	2300      	movs	r3, #0
 8004456:	60fb      	str	r3, [r7, #12]
 8004458:	68b8      	ldr	r0, [r7, #8]
 800445a:	68f9      	ldr	r1, [r7, #12]
 800445c:	1900      	adds	r0, r0, r4
 800445e:	4169      	adcs	r1, r5
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	603b      	str	r3, [r7, #0]
 8004466:	2300      	movs	r3, #0
 8004468:	607b      	str	r3, [r7, #4]
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f7fb fed7 	bl	8000220 <__aeabi_uldivmod>
 8004472:	0002      	movs	r2, r0
 8004474:	000b      	movs	r3, r1
 8004476:	0013      	movs	r3, r2
 8004478:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800447a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800447c:	23c0      	movs	r3, #192	; 0xc0
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	429a      	cmp	r2, r3
 8004482:	d309      	bcc.n	8004498 <UART_SetConfig+0x294>
 8004484:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004486:	2380      	movs	r3, #128	; 0x80
 8004488:	035b      	lsls	r3, r3, #13
 800448a:	429a      	cmp	r2, r3
 800448c:	d204      	bcs.n	8004498 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	e0e7      	b.n	8004668 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8004498:	231a      	movs	r3, #26
 800449a:	2218      	movs	r2, #24
 800449c:	189b      	adds	r3, r3, r2
 800449e:	19db      	adds	r3, r3, r7
 80044a0:	2201      	movs	r2, #1
 80044a2:	701a      	strb	r2, [r3, #0]
 80044a4:	e0e0      	b.n	8004668 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	69da      	ldr	r2, [r3, #28]
 80044aa:	2380      	movs	r3, #128	; 0x80
 80044ac:	021b      	lsls	r3, r3, #8
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d000      	beq.n	80044b4 <UART_SetConfig+0x2b0>
 80044b2:	e082      	b.n	80045ba <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 80044b4:	231b      	movs	r3, #27
 80044b6:	2218      	movs	r2, #24
 80044b8:	189b      	adds	r3, r3, r2
 80044ba:	19db      	adds	r3, r3, r7
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b08      	cmp	r3, #8
 80044c0:	d834      	bhi.n	800452c <UART_SetConfig+0x328>
 80044c2:	009a      	lsls	r2, r3, #2
 80044c4:	4b18      	ldr	r3, [pc, #96]	; (8004528 <UART_SetConfig+0x324>)
 80044c6:	18d3      	adds	r3, r2, r3
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044cc:	f7fe fa76 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 80044d0:	0003      	movs	r3, r0
 80044d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044d4:	e033      	b.n	800453e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044d6:	f7fe fa87 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 80044da:	0003      	movs	r3, r0
 80044dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044de:	e02e      	b.n	800453e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044e0:	4b0e      	ldr	r3, [pc, #56]	; (800451c <UART_SetConfig+0x318>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2210      	movs	r2, #16
 80044e6:	4013      	ands	r3, r2
 80044e8:	d002      	beq.n	80044f0 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80044ea:	4b0d      	ldr	r3, [pc, #52]	; (8004520 <UART_SetConfig+0x31c>)
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80044ee:	e026      	b.n	800453e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 80044f0:	4b0c      	ldr	r3, [pc, #48]	; (8004524 <UART_SetConfig+0x320>)
 80044f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044f4:	e023      	b.n	800453e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044f6:	f7fe f9b1 	bl	800285c <HAL_RCC_GetSysClockFreq>
 80044fa:	0003      	movs	r3, r0
 80044fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044fe:	e01e      	b.n	800453e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004500:	2380      	movs	r3, #128	; 0x80
 8004502:	021b      	lsls	r3, r3, #8
 8004504:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004506:	e01a      	b.n	800453e <UART_SetConfig+0x33a>
 8004508:	efff69f3 	.word	0xefff69f3
 800450c:	ffffcfff 	.word	0xffffcfff
 8004510:	40004800 	.word	0x40004800
 8004514:	fffff4ff 	.word	0xfffff4ff
 8004518:	40004400 	.word	0x40004400
 800451c:	40021000 	.word	0x40021000
 8004520:	003d0900 	.word	0x003d0900
 8004524:	00f42400 	.word	0x00f42400
 8004528:	08004b90 	.word	0x08004b90
      default:
        pclk = 0U;
 800452c:	2300      	movs	r3, #0
 800452e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004530:	231a      	movs	r3, #26
 8004532:	2218      	movs	r2, #24
 8004534:	189b      	adds	r3, r3, r2
 8004536:	19db      	adds	r3, r3, r7
 8004538:	2201      	movs	r2, #1
 800453a:	701a      	strb	r2, [r3, #0]
        break;
 800453c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800453e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004540:	2b00      	cmp	r3, #0
 8004542:	d100      	bne.n	8004546 <UART_SetConfig+0x342>
 8004544:	e090      	b.n	8004668 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004548:	005a      	lsls	r2, r3, #1
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	18d2      	adds	r2, r2, r3
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	0019      	movs	r1, r3
 8004558:	0010      	movs	r0, r2
 800455a:	f7fb fdd5 	bl	8000108 <__udivsi3>
 800455e:	0003      	movs	r3, r0
 8004560:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004564:	2b0f      	cmp	r3, #15
 8004566:	d921      	bls.n	80045ac <UART_SetConfig+0x3a8>
 8004568:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800456a:	2380      	movs	r3, #128	; 0x80
 800456c:	025b      	lsls	r3, r3, #9
 800456e:	429a      	cmp	r2, r3
 8004570:	d21c      	bcs.n	80045ac <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004574:	b29a      	uxth	r2, r3
 8004576:	200e      	movs	r0, #14
 8004578:	2418      	movs	r4, #24
 800457a:	1903      	adds	r3, r0, r4
 800457c:	19db      	adds	r3, r3, r7
 800457e:	210f      	movs	r1, #15
 8004580:	438a      	bics	r2, r1
 8004582:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004586:	085b      	lsrs	r3, r3, #1
 8004588:	b29b      	uxth	r3, r3
 800458a:	2207      	movs	r2, #7
 800458c:	4013      	ands	r3, r2
 800458e:	b299      	uxth	r1, r3
 8004590:	1903      	adds	r3, r0, r4
 8004592:	19db      	adds	r3, r3, r7
 8004594:	1902      	adds	r2, r0, r4
 8004596:	19d2      	adds	r2, r2, r7
 8004598:	8812      	ldrh	r2, [r2, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	1902      	adds	r2, r0, r4
 80045a4:	19d2      	adds	r2, r2, r7
 80045a6:	8812      	ldrh	r2, [r2, #0]
 80045a8:	60da      	str	r2, [r3, #12]
 80045aa:	e05d      	b.n	8004668 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80045ac:	231a      	movs	r3, #26
 80045ae:	2218      	movs	r2, #24
 80045b0:	189b      	adds	r3, r3, r2
 80045b2:	19db      	adds	r3, r3, r7
 80045b4:	2201      	movs	r2, #1
 80045b6:	701a      	strb	r2, [r3, #0]
 80045b8:	e056      	b.n	8004668 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045ba:	231b      	movs	r3, #27
 80045bc:	2218      	movs	r2, #24
 80045be:	189b      	adds	r3, r3, r2
 80045c0:	19db      	adds	r3, r3, r7
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d822      	bhi.n	800460e <UART_SetConfig+0x40a>
 80045c8:	009a      	lsls	r2, r3, #2
 80045ca:	4b2f      	ldr	r3, [pc, #188]	; (8004688 <UART_SetConfig+0x484>)
 80045cc:	18d3      	adds	r3, r2, r3
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045d2:	f7fe f9f3 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 80045d6:	0003      	movs	r3, r0
 80045d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80045da:	e021      	b.n	8004620 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045dc:	f7fe fa04 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 80045e0:	0003      	movs	r3, r0
 80045e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80045e4:	e01c      	b.n	8004620 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045e6:	4b29      	ldr	r3, [pc, #164]	; (800468c <UART_SetConfig+0x488>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2210      	movs	r2, #16
 80045ec:	4013      	ands	r3, r2
 80045ee:	d002      	beq.n	80045f6 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80045f0:	4b27      	ldr	r3, [pc, #156]	; (8004690 <UART_SetConfig+0x48c>)
 80045f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80045f4:	e014      	b.n	8004620 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 80045f6:	4b27      	ldr	r3, [pc, #156]	; (8004694 <UART_SetConfig+0x490>)
 80045f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80045fa:	e011      	b.n	8004620 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045fc:	f7fe f92e 	bl	800285c <HAL_RCC_GetSysClockFreq>
 8004600:	0003      	movs	r3, r0
 8004602:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004604:	e00c      	b.n	8004620 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004606:	2380      	movs	r3, #128	; 0x80
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800460c:	e008      	b.n	8004620 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004612:	231a      	movs	r3, #26
 8004614:	2218      	movs	r2, #24
 8004616:	189b      	adds	r3, r3, r2
 8004618:	19db      	adds	r3, r3, r7
 800461a:	2201      	movs	r2, #1
 800461c:	701a      	strb	r2, [r3, #0]
        break;
 800461e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004622:	2b00      	cmp	r3, #0
 8004624:	d020      	beq.n	8004668 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	085a      	lsrs	r2, r3, #1
 800462c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800462e:	18d2      	adds	r2, r2, r3
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	0019      	movs	r1, r3
 8004636:	0010      	movs	r0, r2
 8004638:	f7fb fd66 	bl	8000108 <__udivsi3>
 800463c:	0003      	movs	r3, r0
 800463e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004642:	2b0f      	cmp	r3, #15
 8004644:	d90a      	bls.n	800465c <UART_SetConfig+0x458>
 8004646:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	025b      	lsls	r3, r3, #9
 800464c:	429a      	cmp	r2, r3
 800464e:	d205      	bcs.n	800465c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004652:	b29a      	uxth	r2, r3
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60da      	str	r2, [r3, #12]
 800465a:	e005      	b.n	8004668 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800465c:	231a      	movs	r3, #26
 800465e:	2218      	movs	r2, #24
 8004660:	189b      	adds	r3, r3, r2
 8004662:	19db      	adds	r3, r3, r7
 8004664:	2201      	movs	r2, #1
 8004666:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	2200      	movs	r2, #0
 800466c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	2200      	movs	r2, #0
 8004672:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004674:	231a      	movs	r3, #26
 8004676:	2218      	movs	r2, #24
 8004678:	189b      	adds	r3, r3, r2
 800467a:	19db      	adds	r3, r3, r7
 800467c:	781b      	ldrb	r3, [r3, #0]
}
 800467e:	0018      	movs	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	b00e      	add	sp, #56	; 0x38
 8004684:	bdb0      	pop	{r4, r5, r7, pc}
 8004686:	46c0      	nop			; (mov r8, r8)
 8004688:	08004bb4 	.word	0x08004bb4
 800468c:	40021000 	.word	0x40021000
 8004690:	003d0900 	.word	0x003d0900
 8004694:	00f42400 	.word	0x00f42400

08004698 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	2201      	movs	r2, #1
 80046a6:	4013      	ands	r3, r2
 80046a8:	d00b      	beq.n	80046c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	4a4a      	ldr	r2, [pc, #296]	; (80047dc <UART_AdvFeatureConfig+0x144>)
 80046b2:	4013      	ands	r3, r2
 80046b4:	0019      	movs	r1, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	2202      	movs	r2, #2
 80046c8:	4013      	ands	r3, r2
 80046ca:	d00b      	beq.n	80046e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	4a43      	ldr	r2, [pc, #268]	; (80047e0 <UART_AdvFeatureConfig+0x148>)
 80046d4:	4013      	ands	r3, r2
 80046d6:	0019      	movs	r1, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	2204      	movs	r2, #4
 80046ea:	4013      	ands	r3, r2
 80046ec:	d00b      	beq.n	8004706 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	4a3b      	ldr	r2, [pc, #236]	; (80047e4 <UART_AdvFeatureConfig+0x14c>)
 80046f6:	4013      	ands	r3, r2
 80046f8:	0019      	movs	r1, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470a:	2208      	movs	r2, #8
 800470c:	4013      	ands	r3, r2
 800470e:	d00b      	beq.n	8004728 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	4a34      	ldr	r2, [pc, #208]	; (80047e8 <UART_AdvFeatureConfig+0x150>)
 8004718:	4013      	ands	r3, r2
 800471a:	0019      	movs	r1, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	430a      	orrs	r2, r1
 8004726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472c:	2210      	movs	r2, #16
 800472e:	4013      	ands	r3, r2
 8004730:	d00b      	beq.n	800474a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	4a2c      	ldr	r2, [pc, #176]	; (80047ec <UART_AdvFeatureConfig+0x154>)
 800473a:	4013      	ands	r3, r2
 800473c:	0019      	movs	r1, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474e:	2220      	movs	r2, #32
 8004750:	4013      	ands	r3, r2
 8004752:	d00b      	beq.n	800476c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	4a25      	ldr	r2, [pc, #148]	; (80047f0 <UART_AdvFeatureConfig+0x158>)
 800475c:	4013      	ands	r3, r2
 800475e:	0019      	movs	r1, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004770:	2240      	movs	r2, #64	; 0x40
 8004772:	4013      	ands	r3, r2
 8004774:	d01d      	beq.n	80047b2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	4a1d      	ldr	r2, [pc, #116]	; (80047f4 <UART_AdvFeatureConfig+0x15c>)
 800477e:	4013      	ands	r3, r2
 8004780:	0019      	movs	r1, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	430a      	orrs	r2, r1
 800478c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004792:	2380      	movs	r3, #128	; 0x80
 8004794:	035b      	lsls	r3, r3, #13
 8004796:	429a      	cmp	r2, r3
 8004798:	d10b      	bne.n	80047b2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	4a15      	ldr	r2, [pc, #84]	; (80047f8 <UART_AdvFeatureConfig+0x160>)
 80047a2:	4013      	ands	r3, r2
 80047a4:	0019      	movs	r1, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	430a      	orrs	r2, r1
 80047b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b6:	2280      	movs	r2, #128	; 0x80
 80047b8:	4013      	ands	r3, r2
 80047ba:	d00b      	beq.n	80047d4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	4a0e      	ldr	r2, [pc, #56]	; (80047fc <UART_AdvFeatureConfig+0x164>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	0019      	movs	r1, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	605a      	str	r2, [r3, #4]
  }
}
 80047d4:	46c0      	nop			; (mov r8, r8)
 80047d6:	46bd      	mov	sp, r7
 80047d8:	b002      	add	sp, #8
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	fffdffff 	.word	0xfffdffff
 80047e0:	fffeffff 	.word	0xfffeffff
 80047e4:	fffbffff 	.word	0xfffbffff
 80047e8:	ffff7fff 	.word	0xffff7fff
 80047ec:	ffffefff 	.word	0xffffefff
 80047f0:	ffffdfff 	.word	0xffffdfff
 80047f4:	ffefffff 	.word	0xffefffff
 80047f8:	ff9fffff 	.word	0xff9fffff
 80047fc:	fff7ffff 	.word	0xfff7ffff

08004800 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b092      	sub	sp, #72	; 0x48
 8004804:	af02      	add	r7, sp, #8
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2284      	movs	r2, #132	; 0x84
 800480c:	2100      	movs	r1, #0
 800480e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004810:	f7fc fe0c 	bl	800142c <HAL_GetTick>
 8004814:	0003      	movs	r3, r0
 8004816:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2208      	movs	r2, #8
 8004820:	4013      	ands	r3, r2
 8004822:	2b08      	cmp	r3, #8
 8004824:	d12c      	bne.n	8004880 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004828:	2280      	movs	r2, #128	; 0x80
 800482a:	0391      	lsls	r1, r2, #14
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	4a46      	ldr	r2, [pc, #280]	; (8004948 <UART_CheckIdleState+0x148>)
 8004830:	9200      	str	r2, [sp, #0]
 8004832:	2200      	movs	r2, #0
 8004834:	f000 f88c 	bl	8004950 <UART_WaitOnFlagUntilTimeout>
 8004838:	1e03      	subs	r3, r0, #0
 800483a:	d021      	beq.n	8004880 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800483c:	f3ef 8310 	mrs	r3, PRIMASK
 8004840:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004844:	63bb      	str	r3, [r7, #56]	; 0x38
 8004846:	2301      	movs	r3, #1
 8004848:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484c:	f383 8810 	msr	PRIMASK, r3
}
 8004850:	46c0      	nop			; (mov r8, r8)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2180      	movs	r1, #128	; 0x80
 800485e:	438a      	bics	r2, r1
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004864:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004868:	f383 8810 	msr	PRIMASK, r3
}
 800486c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2278      	movs	r2, #120	; 0x78
 8004878:	2100      	movs	r1, #0
 800487a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e05f      	b.n	8004940 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2204      	movs	r2, #4
 8004888:	4013      	ands	r3, r2
 800488a:	2b04      	cmp	r3, #4
 800488c:	d146      	bne.n	800491c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800488e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004890:	2280      	movs	r2, #128	; 0x80
 8004892:	03d1      	lsls	r1, r2, #15
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	4a2c      	ldr	r2, [pc, #176]	; (8004948 <UART_CheckIdleState+0x148>)
 8004898:	9200      	str	r2, [sp, #0]
 800489a:	2200      	movs	r2, #0
 800489c:	f000 f858 	bl	8004950 <UART_WaitOnFlagUntilTimeout>
 80048a0:	1e03      	subs	r3, r0, #0
 80048a2:	d03b      	beq.n	800491c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a4:	f3ef 8310 	mrs	r3, PRIMASK
 80048a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80048aa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048ac:	637b      	str	r3, [r7, #52]	; 0x34
 80048ae:	2301      	movs	r3, #1
 80048b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	f383 8810 	msr	PRIMASK, r3
}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4921      	ldr	r1, [pc, #132]	; (800494c <UART_CheckIdleState+0x14c>)
 80048c6:	400a      	ands	r2, r1
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f383 8810 	msr	PRIMASK, r3
}
 80048d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048d6:	f3ef 8310 	mrs	r3, PRIMASK
 80048da:	61bb      	str	r3, [r7, #24]
  return(result);
 80048dc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048de:	633b      	str	r3, [r7, #48]	; 0x30
 80048e0:	2301      	movs	r3, #1
 80048e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f383 8810 	msr	PRIMASK, r3
}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689a      	ldr	r2, [r3, #8]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2101      	movs	r1, #1
 80048f8:	438a      	bics	r2, r1
 80048fa:	609a      	str	r2, [r3, #8]
 80048fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	f383 8810 	msr	PRIMASK, r3
}
 8004906:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2280      	movs	r2, #128	; 0x80
 800490c:	2120      	movs	r1, #32
 800490e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2278      	movs	r2, #120	; 0x78
 8004914:	2100      	movs	r1, #0
 8004916:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e011      	b.n	8004940 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2220      	movs	r2, #32
 8004920:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2280      	movs	r2, #128	; 0x80
 8004926:	2120      	movs	r1, #32
 8004928:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2278      	movs	r2, #120	; 0x78
 800493a:	2100      	movs	r1, #0
 800493c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	0018      	movs	r0, r3
 8004942:	46bd      	mov	sp, r7
 8004944:	b010      	add	sp, #64	; 0x40
 8004946:	bd80      	pop	{r7, pc}
 8004948:	01ffffff 	.word	0x01ffffff
 800494c:	fffffedf 	.word	0xfffffedf

08004950 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	603b      	str	r3, [r7, #0]
 800495c:	1dfb      	adds	r3, r7, #7
 800495e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004960:	e04b      	b.n	80049fa <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	3301      	adds	r3, #1
 8004966:	d048      	beq.n	80049fa <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004968:	f7fc fd60 	bl	800142c <HAL_GetTick>
 800496c:	0002      	movs	r2, r0
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	429a      	cmp	r2, r3
 8004976:	d302      	bcc.n	800497e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e04b      	b.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2204      	movs	r2, #4
 800498a:	4013      	ands	r3, r2
 800498c:	d035      	beq.n	80049fa <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	2208      	movs	r2, #8
 8004996:	4013      	ands	r3, r2
 8004998:	2b08      	cmp	r3, #8
 800499a:	d111      	bne.n	80049c0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2208      	movs	r2, #8
 80049a2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	0018      	movs	r0, r3
 80049a8:	f000 f83c 	bl	8004a24 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2284      	movs	r2, #132	; 0x84
 80049b0:	2108      	movs	r1, #8
 80049b2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2278      	movs	r2, #120	; 0x78
 80049b8:	2100      	movs	r1, #0
 80049ba:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e02c      	b.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	69da      	ldr	r2, [r3, #28]
 80049c6:	2380      	movs	r3, #128	; 0x80
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	401a      	ands	r2, r3
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d112      	bne.n	80049fa <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2280      	movs	r2, #128	; 0x80
 80049da:	0112      	lsls	r2, r2, #4
 80049dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	0018      	movs	r0, r3
 80049e2:	f000 f81f 	bl	8004a24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2284      	movs	r2, #132	; 0x84
 80049ea:	2120      	movs	r1, #32
 80049ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2278      	movs	r2, #120	; 0x78
 80049f2:	2100      	movs	r1, #0
 80049f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e00f      	b.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	69db      	ldr	r3, [r3, #28]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	4013      	ands	r3, r2
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	425a      	negs	r2, r3
 8004a0a:	4153      	adcs	r3, r2
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	001a      	movs	r2, r3
 8004a10:	1dfb      	adds	r3, r7, #7
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d0a4      	beq.n	8004962 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	0018      	movs	r0, r3
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	b004      	add	sp, #16
 8004a20:	bd80      	pop	{r7, pc}
	...

08004a24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b08e      	sub	sp, #56	; 0x38
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a30:	617b      	str	r3, [r7, #20]
  return(result);
 8004a32:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a34:	637b      	str	r3, [r7, #52]	; 0x34
 8004a36:	2301      	movs	r3, #1
 8004a38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	f383 8810 	msr	PRIMASK, r3
}
 8004a40:	46c0      	nop			; (mov r8, r8)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4926      	ldr	r1, [pc, #152]	; (8004ae8 <UART_EndRxTransfer+0xc4>)
 8004a4e:	400a      	ands	r2, r1
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	f383 8810 	msr	PRIMASK, r3
}
 8004a5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a5e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a62:	623b      	str	r3, [r7, #32]
  return(result);
 8004a64:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a66:	633b      	str	r3, [r7, #48]	; 0x30
 8004a68:	2301      	movs	r3, #1
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6e:	f383 8810 	msr	PRIMASK, r3
}
 8004a72:	46c0      	nop			; (mov r8, r8)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2101      	movs	r1, #1
 8004a80:	438a      	bics	r2, r1
 8004a82:	609a      	str	r2, [r3, #8]
 8004a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a86:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8a:	f383 8810 	msr	PRIMASK, r3
}
 8004a8e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d118      	bne.n	8004aca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a98:	f3ef 8310 	mrs	r3, PRIMASK
 8004a9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a9e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f383 8810 	msr	PRIMASK, r3
}
 8004aac:	46c0      	nop			; (mov r8, r8)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2110      	movs	r1, #16
 8004aba:	438a      	bics	r2, r1
 8004abc:	601a      	str	r2, [r3, #0]
 8004abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f383 8810 	msr	PRIMASK, r3
}
 8004ac8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2280      	movs	r2, #128	; 0x80
 8004ace:	2120      	movs	r1, #32
 8004ad0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004ade:	46c0      	nop			; (mov r8, r8)
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	b00e      	add	sp, #56	; 0x38
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	46c0      	nop			; (mov r8, r8)
 8004ae8:	fffffedf 	.word	0xfffffedf

08004aec <memset>:
 8004aec:	0003      	movs	r3, r0
 8004aee:	1882      	adds	r2, r0, r2
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d100      	bne.n	8004af6 <memset+0xa>
 8004af4:	4770      	bx	lr
 8004af6:	7019      	strb	r1, [r3, #0]
 8004af8:	3301      	adds	r3, #1
 8004afa:	e7f9      	b.n	8004af0 <memset+0x4>

08004afc <__libc_init_array>:
 8004afc:	b570      	push	{r4, r5, r6, lr}
 8004afe:	2600      	movs	r6, #0
 8004b00:	4c0c      	ldr	r4, [pc, #48]	; (8004b34 <__libc_init_array+0x38>)
 8004b02:	4d0d      	ldr	r5, [pc, #52]	; (8004b38 <__libc_init_array+0x3c>)
 8004b04:	1b64      	subs	r4, r4, r5
 8004b06:	10a4      	asrs	r4, r4, #2
 8004b08:	42a6      	cmp	r6, r4
 8004b0a:	d109      	bne.n	8004b20 <__libc_init_array+0x24>
 8004b0c:	2600      	movs	r6, #0
 8004b0e:	f000 f819 	bl	8004b44 <_init>
 8004b12:	4c0a      	ldr	r4, [pc, #40]	; (8004b3c <__libc_init_array+0x40>)
 8004b14:	4d0a      	ldr	r5, [pc, #40]	; (8004b40 <__libc_init_array+0x44>)
 8004b16:	1b64      	subs	r4, r4, r5
 8004b18:	10a4      	asrs	r4, r4, #2
 8004b1a:	42a6      	cmp	r6, r4
 8004b1c:	d105      	bne.n	8004b2a <__libc_init_array+0x2e>
 8004b1e:	bd70      	pop	{r4, r5, r6, pc}
 8004b20:	00b3      	lsls	r3, r6, #2
 8004b22:	58eb      	ldr	r3, [r5, r3]
 8004b24:	4798      	blx	r3
 8004b26:	3601      	adds	r6, #1
 8004b28:	e7ee      	b.n	8004b08 <__libc_init_array+0xc>
 8004b2a:	00b3      	lsls	r3, r6, #2
 8004b2c:	58eb      	ldr	r3, [r5, r3]
 8004b2e:	4798      	blx	r3
 8004b30:	3601      	adds	r6, #1
 8004b32:	e7f2      	b.n	8004b1a <__libc_init_array+0x1e>
 8004b34:	08004be0 	.word	0x08004be0
 8004b38:	08004be0 	.word	0x08004be0
 8004b3c:	08004be4 	.word	0x08004be4
 8004b40:	08004be0 	.word	0x08004be0

08004b44 <_init>:
 8004b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b4a:	bc08      	pop	{r3}
 8004b4c:	469e      	mov	lr, r3
 8004b4e:	4770      	bx	lr

08004b50 <_fini>:
 8004b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b56:	bc08      	pop	{r3}
 8004b58:	469e      	mov	lr, r3
 8004b5a:	4770      	bx	lr
