// Seed: 416483178
module module_0 #(
    parameter id_3 = 32'd94,
    parameter id_4 = 32'd24
) (
    output tri id_0,
    input  tri id_1
);
  wor   _id_3 = 1, _id_4 = -1;
  logic id_5 = id_5;
  initial $clog2(70);
  ;
  supply0 [-1 : id_3  +  id_4] id_6 = -1;
  wire id_7 = id_6;
  logic id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_5 = 32'd27
) (
    output wand id_0,
    output uwire id_1,
    input tri0 _id_2,
    output supply0 id_3,
    input tri id_4,
    input wire _id_5,
    output tri id_6
);
  wire [1 : -1] id_8;
  parameter id_9 = -1;
  bufif1 primCall (id_1, id_4, id_9);
  module_0 modCall_1 (
      id_0,
      id_4
  );
  integer [1 'b0 : {  ~  -1  ,  -1  }] id_10, id_11;
  logic [1 : -1] id_12;
  wire [id_2 : id_5] id_13;
endmodule
