# read_comments_as_HDL
 using "AND" gate logic to test "read_comments_as_HDL" synthesis directive 


<h3 align="left">SYNTHESIZED RTL</h3>
<img width="756" alt="image" src="https://github.com/Abhirecket/read_comments_as_HDL/assets/46784291/14b81377-ae38-40c2-b9fa-ca04df7a89ea">

![image](https://github.com/Abhirecket/read_comments_as_HDL/assets/46784291/2aa6de3a-0bd2-4985-8ea2-7f9709b84191)

<h3 align="left">UTILIZATION SUMMARY</h3>
<img width="715" alt="image" src="https://github.com/Abhirecket/read_comments_as_HDL/assets/46784291/feaa1f56-cac3-4ce7-82c4-188cf7f42d88">

<img width="645" alt="image" src="https://github.com/Abhirecket/read_comments_as_HDL/assets/46784291/4207081f-0077-4f25-92c7-6a21262d8f0c">

