// Seed: 4088191350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri0 id_3 = -1;
  buf primCall (id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    id_11,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output supply0 id_8,
    input uwire id_9
);
endmodule
module module_3 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    output tri1 id_3,
    input  wire id_4,
    output wire id_5,
    output tri  id_6,
    input  tri1 id_7
);
  initial $display(1'b0 | id_7, -1, 1);
  module_2 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_0,
      id_0,
      id_6,
      id_7,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
