Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:28:43 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (50.30,19.55)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0404      1.0500    0.0879      0.0879 r    (50.05,19.55)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0095
  U300/I (INVD1BWP16P90CPD)                                                                               0.0405      1.0700    0.0008      0.0887 r    (50.17,17.42)
  U300/ZN (INVD1BWP16P90CPD)                                                                              0.0418      1.0500    0.0412      0.1299 f    (50.25,17.42)
  n392 (net)                                                                           8      0.0086
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0417      1.0700    0.0006      0.1304 f    (48.58,16.35)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0216      1.0500    0.0250      0.1554 r    (48.70,16.35)
  n219 (net)                                                                           3      0.0024
  U271/B1 (IND2D1BWP16P90CPD)                                                                             0.0216      1.0700    0.0002      0.1556 r    (47.80,15.93)
  U271/ZN (IND2D1BWP16P90CPD)                                                                             0.0622      1.0500    0.0482      0.2038 f    (47.83,15.93)
  n217 (net)                                                                           7      0.0071
  U272/B1 (IND2D1BWP16P90CPD)                                                                             0.0619      1.0700    0.0004      0.2042 f    (52.61,15.76)
  U272/ZN (IND2D1BWP16P90CPD)                                                                             0.0228      1.0500    0.0250      0.2292 r    (52.63,15.76)
  n141 (net)                                                                           2      0.0021
  U281/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0228      1.0700    0.0000      0.2293 r    (52.19,16.63)
  U281/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0224      1.0500    0.0239      0.2532 f    (52.35,16.61)
  n143 (net)                                                                           1      0.0015
  U275/B (IAO21D1BWP16P90CPD)                                                                             0.0224      1.0700    0.0002      0.2534 f    (54.97,13.33)
  U275/ZN (IAO21D1BWP16P90CPD)                                                                            0.0262      1.0500    0.0245      0.2779 r    (54.98,13.39)
  n146 (net)                                                                           4      0.0027
  U274/B (OA21D1BWP16P90CPD)                                                                              0.0262      1.0700    0.0001      0.2780 r    (54.91,13.39)
  U274/Z (OA21D1BWP16P90CPD)                                                                              0.0131      1.0500    0.0310      0.3090 r    (55.04,13.39)
  n459 (net)                                                                           1      0.0021
  U278/B (AOI21D2BWP16P90CPDULVT)                                                                         0.0131      1.0700    0.0002      0.3092 r    (59.95,14.58)
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                                                        0.0116      1.0500    0.0075      0.3167 f    (59.77,14.62)
  n458 (net)                                                                           1      0.0019
  U295/A2 (ND2D2BWP16P90CPDULVT)                                                                          0.0116      1.0700    0.0002      0.3168 f    (58.38,13.46)
  U295/ZN (ND2D2BWP16P90CPDULVT)                                                                          0.0055      1.0500    0.0047      0.3216 r    (58.38,13.39)
  n256 (net)                                                                           1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0055      1.0700    0.0001      0.3217 r    (57.10,12.16)     s, n
  data arrival time                                                                                                                         0.3217

  clock clock (fall edge)                                                                                                       0.5940      0.5940
  clock network delay (ideal)                                                                                                   0.0000      0.5940
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5940 f    (59.14,12.13)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5640
  duty cycle clock jitter                                                                                                      -0.0090      0.5550
  library setup time                                                                                                  1.0000   -0.0050      0.5500
  data required time                                                                                                                        0.5500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5500
  data arrival time                                                                                                                        -0.3217
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2284



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0105      1.0500    0.0061      0.5061 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0068
  U533/I (BUFFD3BWP16P90CPD)                                                                              0.0105      1.0700    0.0008      0.5070 f    (59.12,16.02)
  U533/Z (BUFFD3BWP16P90CPD)                                                                              0.1321      1.0500    0.0966      0.6036 f    (59.34,16.02)
  dbg_datf_si[0] (net)                                                                 1      0.1004
  dbg_datf_si[0] (out)                                                                                    0.1321      1.0700    0.0104      0.6140 f    (61.75,16.05)
  data arrival time                                                                                                                         0.6140

  clock clock (rise edge)                                                                                                       1.1880      1.1880
  clock network delay (ideal)                                                                                                   0.0000      1.1880
  clock uncertainty                                                                                                            -0.0300      1.1580
  cycle clock jitter                                                                                                           -0.0070      1.1510
  output external delay                                                                                                        -0.5000      0.6510
  data required time                                                                                                                        0.6510
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6510
  data arrival time                                                                                                                        -0.6140
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0370



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_enable_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0150      1.0500    0.0070      0.5070 r    (61.75,11.49)
  trstn (net)                                                                          5      0.0111
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0165      1.0700    0.0018      0.5089 r    (49.33,7.31)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.1061      1.0500    0.0737      0.5826 r    (49.48,7.31)
  n382 (net)                                                                          19      0.0297
  i_img2_jtag_tap_tdo_enable_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                            0.1064      1.0700    0.0034      0.5860 r    (58.10,13.65)     s, n
  data arrival time                                                                                                                         0.5860

  clock clock (fall edge)                                                                                                       0.5940      0.5940
  clock network delay (ideal)                                                                                                   0.0000      0.5940
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      0.9300    0.0000      0.5940 f    (59.21,13.68)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5640
  duty cycle clock jitter                                                                                                      -0.0090      0.5550
  library setup time                                                                                                  1.0000    0.0009      0.5559
  data required time                                                                                                                        0.5559
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5559
  data arrival time                                                                                                                        -0.5860
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0301



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5940      0.5940
  clock network delay (ideal)                                                                                                   0.0000      0.5940

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5940 f    (59.14,12.13)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                     0.0064      1.0500    0.0390      0.6330 r    (58.71,12.13)     s, n
  n406 (net)                                                                           1      0.0036
  U534/I (CKBD14BWP16P90CPDULVT)                                                                          0.0064      1.0700    0.0002      0.6333 r    (60.01,11.95)
  U534/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0217      0.6550 r    (60.92,11.95)
  tdo (net)                                                                            1      0.1001
  tdo (out)                                                                                               0.0224      1.0700    0.0057      0.6606 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6606

  clock clock (rise edge)                                                                                                       1.1880      1.1880
  clock network delay (ideal)                                                                                                   0.0000      1.1880
  clock uncertainty                                                                                                            -0.0300      1.1580
  duty cycle clock jitter                                                                                                      -0.0090      1.1490
  output external delay                                                                                                        -0.5000      0.6490
  data required time                                                                                                                        0.6490
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6490
  data arrival time                                                                                                                        -0.6606
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0116


1
