
RTC_Alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fac  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003068  08003068  00013068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030ec  080030ec  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  080030ec  080030ec  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030ec  080030ec  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030ec  080030ec  000130ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030f0  080030f0  000130f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080030f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  2000008c  08003180  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08003180  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000abaa  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00007f15  00000000  00000000  0002ac5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c5a  00000000  00000000  00032b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c8  00000000  00000000  000347d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00097b2b  00000000  00000000  00034f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000006d0  00000000  00000000  000ccac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000188a4  00000000  00000000  000cd198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5a3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d64  00000000  00000000  000e5a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000008c 	.word	0x2000008c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003050 	.word	0x08003050

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000090 	.word	0x20000090
 8000100:	08003050 	.word	0x08003050

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000230:	480d      	ldr	r0, [pc, #52]	; (8000268 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000232:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000234:	f000 fb44 	bl	80008c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000238:	480c      	ldr	r0, [pc, #48]	; (800026c <LoopForever+0x6>)
  ldr r1, =_edata
 800023a:	490d      	ldr	r1, [pc, #52]	; (8000270 <LoopForever+0xa>)
  ldr r2, =_sidata
 800023c:	4a0d      	ldr	r2, [pc, #52]	; (8000274 <LoopForever+0xe>)
  movs r3, #0
 800023e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000240:	e002      	b.n	8000248 <LoopCopyDataInit>

08000242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000246:	3304      	adds	r3, #4

08000248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800024a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800024c:	d3f9      	bcc.n	8000242 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800024e:	4a0a      	ldr	r2, [pc, #40]	; (8000278 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000250:	4c0a      	ldr	r4, [pc, #40]	; (800027c <LoopForever+0x16>)
  movs r3, #0
 8000252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000254:	e001      	b.n	800025a <LoopFillZerobss>

08000256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000258:	3204      	adds	r2, #4

0800025a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800025a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800025c:	d3fb      	bcc.n	8000256 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800025e:	f002 fa61 	bl	8002724 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000262:	f000 f85f 	bl	8000324 <main>

08000266 <LoopForever>:

LoopForever:
  b LoopForever
 8000266:	e7fe      	b.n	8000266 <LoopForever>
  ldr   r0, =_estack
 8000268:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800026c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000270:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8000274:	080030f4 	.word	0x080030f4
  ldr r2, =_sbss
 8000278:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800027c:	200000f0 	.word	0x200000f0

08000280 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000280:	e7fe      	b.n	8000280 <ADC1_COMP_IRQHandler>
	...

08000284 <BSP_GPIO_Init>:
  *         This parameter can be one of the following values:
  * @arg pin
  * @retval None
  */
void BSP_GPIO_Init(GPIO_PIN_TypeDef Pin)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b088      	sub	sp, #32
 8000288:	af00      	add	r7, sp, #0
 800028a:	0002      	movs	r2, r0
 800028c:	1dfb      	adds	r3, r7, #7
 800028e:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef  gpioinitstruct;

  /* Enable the GPIO_LED Clock */
  GPIOx_GPIO_CLK_ENABLE(Pin);
 8000290:	1dfb      	adds	r3, r7, #7
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d10b      	bne.n	80002b0 <BSP_GPIO_Init+0x2c>
 8000298:	4b14      	ldr	r3, [pc, #80]	; (80002ec <BSP_GPIO_Init+0x68>)
 800029a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800029c:	4b13      	ldr	r3, [pc, #76]	; (80002ec <BSP_GPIO_Init+0x68>)
 800029e:	2108      	movs	r1, #8
 80002a0:	430a      	orrs	r2, r1
 80002a2:	635a      	str	r2, [r3, #52]	; 0x34
 80002a4:	4b11      	ldr	r3, [pc, #68]	; (80002ec <BSP_GPIO_Init+0x68>)
 80002a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80002a8:	2208      	movs	r2, #8
 80002aa:	4013      	ands	r3, r2
 80002ac:	60bb      	str	r3, [r7, #8]
 80002ae:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Pin];
 80002b0:	2380      	movs	r3, #128	; 0x80
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	001a      	movs	r2, r3
 80002b6:	210c      	movs	r1, #12
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	601a      	str	r2, [r3, #0]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2201      	movs	r2, #1
 80002c0:	605a      	str	r2, [r3, #4]
  gpioinitstruct.Pull = GPIO_PULLUP;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2201      	movs	r2, #1
 80002c6:	609a      	str	r2, [r3, #8]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2200      	movs	r2, #0
 80002cc:	60da      	str	r2, [r3, #12]

  HAL_GPIO_Init(GPIO_PORT[Pin], &gpioinitstruct);
 80002ce:	1dfb      	adds	r3, r7, #7
 80002d0:	781a      	ldrb	r2, [r3, #0]
 80002d2:	4b07      	ldr	r3, [pc, #28]	; (80002f0 <BSP_GPIO_Init+0x6c>)
 80002d4:	0092      	lsls	r2, r2, #2
 80002d6:	58d3      	ldr	r3, [r2, r3]
 80002d8:	187a      	adds	r2, r7, r1
 80002da:	0011      	movs	r1, r2
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fc99 	bl	8000c14 <HAL_GPIO_Init>
}
 80002e2:	46c0      	nop			; (mov r8, r8)
 80002e4:	46bd      	mov	sp, r7
 80002e6:	b008      	add	sp, #32
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	46c0      	nop			; (mov r8, r8)
 80002ec:	40021000 	.word	0x40021000
 80002f0:	20000000 	.word	0x20000000

080002f4 <BSP_GPIO_On>:
  *   This parameter can be one of following parameters:
  *     @arg PIN
  * @retval None
  */
void BSP_GPIO_On(GPIO_PIN_TypeDef Pin)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	0002      	movs	r2, r0
 80002fc:	1dfb      	adds	r3, r7, #7
 80002fe:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIO_PORT[Pin], GPIO_PIN[Pin], GPIO_PIN_SET);
 8000300:	1dfb      	adds	r3, r7, #7
 8000302:	781a      	ldrb	r2, [r3, #0]
 8000304:	4b06      	ldr	r3, [pc, #24]	; (8000320 <BSP_GPIO_On+0x2c>)
 8000306:	0092      	lsls	r2, r2, #2
 8000308:	58d3      	ldr	r3, [r2, r3]
 800030a:	2280      	movs	r2, #128	; 0x80
 800030c:	0091      	lsls	r1, r2, #2
 800030e:	2201      	movs	r2, #1
 8000310:	0018      	movs	r0, r3
 8000312:	f000 fde3 	bl	8000edc <HAL_GPIO_WritePin>
}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	46bd      	mov	sp, r7
 800031a:	b002      	add	sp, #8
 800031c:	bd80      	pop	{r7, pc}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	20000000 	.word	0x20000000

08000324 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000328:	f000 fad6 	bl	80008d8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* Configure LED4 */
  BSP_LED_Init(LED4);
 800032c:	2000      	movs	r0, #0
 800032e:	f000 fa65 	bl	80007fc <BSP_LED_Init>

  /* Configure PIO */
  BSP_GPIO_Init(PIO);
 8000332:	2000      	movs	r0, #0
 8000334:	f7ff ffa6 	bl	8000284 <BSP_GPIO_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000338:	f000 f80e 	bl	8000358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_RTC_Init();
 800033c:	f000 f866 	bl	800040c <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  RTCStatus = 1;
 8000340:	4b03      	ldr	r3, [pc, #12]	; (8000350 <main+0x2c>)
 8000342:	2201      	movs	r2, #1
 8000344:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Display the updated Time */
    RTC_TimeShow(aShowTime);
 8000346:	4b03      	ldr	r3, [pc, #12]	; (8000354 <main+0x30>)
 8000348:	0018      	movs	r0, r3
 800034a:	f000 f913 	bl	8000574 <RTC_TimeShow>
 800034e:	e7fa      	b.n	8000346 <main+0x22>
 8000350:	200000d4 	.word	0x200000d4
 8000354:	20000004 	.word	0x20000004

08000358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000358:	b590      	push	{r4, r7, lr}
 800035a:	b093      	sub	sp, #76	; 0x4c
 800035c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035e:	2410      	movs	r4, #16
 8000360:	193b      	adds	r3, r7, r4
 8000362:	0018      	movs	r0, r3
 8000364:	2338      	movs	r3, #56	; 0x38
 8000366:	001a      	movs	r2, r3
 8000368:	2100      	movs	r1, #0
 800036a:	f002 f9ff 	bl	800276c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800036e:	003b      	movs	r3, r7
 8000370:	0018      	movs	r0, r3
 8000372:	2310      	movs	r3, #16
 8000374:	001a      	movs	r2, r3
 8000376:	2100      	movs	r1, #0
 8000378:	f002 f9f8 	bl	800276c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800037c:	193b      	adds	r3, r7, r4
 800037e:	2202      	movs	r2, #2
 8000380:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000382:	193b      	adds	r3, r7, r4
 8000384:	2280      	movs	r2, #128	; 0x80
 8000386:	0052      	lsls	r2, r2, #1
 8000388:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800038a:	0021      	movs	r1, r4
 800038c:	187b      	adds	r3, r7, r1
 800038e:	2200      	movs	r2, #0
 8000390:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000392:	187b      	adds	r3, r7, r1
 8000394:	2240      	movs	r2, #64	; 0x40
 8000396:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000398:	187b      	adds	r3, r7, r1
 800039a:	2202      	movs	r2, #2
 800039c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2202      	movs	r2, #2
 80003a2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	2230      	movs	r2, #48	; 0x30
 80003a8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 70;
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2246      	movs	r2, #70	; 0x46
 80003ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV10;
 80003b0:	187b      	adds	r3, r7, r1
 80003b2:	2290      	movs	r2, #144	; 0x90
 80003b4:	0352      	lsls	r2, r2, #13
 80003b6:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV5;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2280      	movs	r2, #128	; 0x80
 80003bc:	0512      	lsls	r2, r2, #20
 80003be:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV5;
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2280      	movs	r2, #128	; 0x80
 80003c4:	0612      	lsls	r2, r2, #24
 80003c6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003c8:	187b      	adds	r3, r7, r1
 80003ca:	0018      	movs	r0, r3
 80003cc:	f000 fdcc 	bl	8000f68 <HAL_RCC_OscConfig>
 80003d0:	1e03      	subs	r3, r0, #0
 80003d2:	d001      	beq.n	80003d8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80003d4:	f000 f8f8 	bl	80005c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003d8:	003b      	movs	r3, r7
 80003da:	2207      	movs	r2, #7
 80003dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003de:	003b      	movs	r3, r7
 80003e0:	2202      	movs	r2, #2
 80003e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e4:	003b      	movs	r3, r7
 80003e6:	2200      	movs	r2, #0
 80003e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ea:	003b      	movs	r3, r7
 80003ec:	2200      	movs	r2, #0
 80003ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003f0:	003b      	movs	r3, r7
 80003f2:	2102      	movs	r1, #2
 80003f4:	0018      	movs	r0, r3
 80003f6:	f001 f8d1 	bl	800159c <HAL_RCC_ClockConfig>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80003fe:	f000 f8e3 	bl	80005c8 <Error_Handler>
  }
}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	b013      	add	sp, #76	; 0x4c
 8000408:	bd90      	pop	{r4, r7, pc}
	...

0800040c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b090      	sub	sp, #64	; 0x40
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000412:	232c      	movs	r3, #44	; 0x2c
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	0018      	movs	r0, r3
 8000418:	2314      	movs	r3, #20
 800041a:	001a      	movs	r2, r3
 800041c:	2100      	movs	r1, #0
 800041e:	f002 f9a5 	bl	800276c <memset>
  RTC_DateTypeDef sDate = {0};
 8000422:	2328      	movs	r3, #40	; 0x28
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	2200      	movs	r2, #0
 8000428:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800042a:	003b      	movs	r3, r7
 800042c:	0018      	movs	r0, r3
 800042e:	2328      	movs	r3, #40	; 0x28
 8000430:	001a      	movs	r2, r3
 8000432:	2100      	movs	r1, #0
 8000434:	f002 f99a 	bl	800276c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000438:	4b45      	ldr	r3, [pc, #276]	; (8000550 <MX_RTC_Init+0x144>)
 800043a:	4a46      	ldr	r2, [pc, #280]	; (8000554 <MX_RTC_Init+0x148>)
 800043c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800043e:	4b44      	ldr	r3, [pc, #272]	; (8000550 <MX_RTC_Init+0x144>)
 8000440:	2200      	movs	r2, #0
 8000442:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = RTC_ASYNCH_PREDIV;
 8000444:	4b42      	ldr	r3, [pc, #264]	; (8000550 <MX_RTC_Init+0x144>)
 8000446:	227f      	movs	r2, #127	; 0x7f
 8000448:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = RTC_SYNCH_PREDIV;
 800044a:	4b41      	ldr	r3, [pc, #260]	; (8000550 <MX_RTC_Init+0x144>)
 800044c:	22ff      	movs	r2, #255	; 0xff
 800044e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000450:	4b3f      	ldr	r3, [pc, #252]	; (8000550 <MX_RTC_Init+0x144>)
 8000452:	2200      	movs	r2, #0
 8000454:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000456:	4b3e      	ldr	r3, [pc, #248]	; (8000550 <MX_RTC_Init+0x144>)
 8000458:	2200      	movs	r2, #0
 800045a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800045c:	4b3c      	ldr	r3, [pc, #240]	; (8000550 <MX_RTC_Init+0x144>)
 800045e:	2200      	movs	r2, #0
 8000460:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000462:	4b3b      	ldr	r3, [pc, #236]	; (8000550 <MX_RTC_Init+0x144>)
 8000464:	2280      	movs	r2, #128	; 0x80
 8000466:	05d2      	lsls	r2, r2, #23
 8000468:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800046a:	4b39      	ldr	r3, [pc, #228]	; (8000550 <MX_RTC_Init+0x144>)
 800046c:	2200      	movs	r2, #0
 800046e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000470:	4b37      	ldr	r3, [pc, #220]	; (8000550 <MX_RTC_Init+0x144>)
 8000472:	0018      	movs	r0, r3
 8000474:	f001 fc5c 	bl	8001d30 <HAL_RTC_Init>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 800047c:	f000 f8a4 	bl	80005c8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x2;
 8000480:	212c      	movs	r1, #44	; 0x2c
 8000482:	187b      	adds	r3, r7, r1
 8000484:	2202      	movs	r2, #2
 8000486:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x20;
 8000488:	187b      	adds	r3, r7, r1
 800048a:	2220      	movs	r2, #32
 800048c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800048e:	187b      	adds	r3, r7, r1
 8000490:	2200      	movs	r2, #0
 8000492:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000494:	187b      	adds	r3, r7, r1
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800049a:	187b      	adds	r3, r7, r1
 800049c:	2200      	movs	r2, #0
 800049e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2200      	movs	r2, #0
 80004a4:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80004a6:	1879      	adds	r1, r7, r1
 80004a8:	4b29      	ldr	r3, [pc, #164]	; (8000550 <MX_RTC_Init+0x144>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	0018      	movs	r0, r3
 80004ae:	f001 fcd5 	bl	8001e5c <HAL_RTC_SetTime>
 80004b2:	1e03      	subs	r3, r0, #0
 80004b4:	d001      	beq.n	80004ba <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80004b6:	f000 f887 	bl	80005c8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80004ba:	2128      	movs	r1, #40	; 0x28
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2201      	movs	r2, #1
 80004c0:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	2202      	movs	r2, #2
 80004c6:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x18;
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2218      	movs	r2, #24
 80004cc:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x14;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	2214      	movs	r2, #20
 80004d2:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	4b1e      	ldr	r3, [pc, #120]	; (8000550 <MX_RTC_Init+0x144>)
 80004d8:	2201      	movs	r2, #1
 80004da:	0018      	movs	r0, r3
 80004dc:	f001 fdc2 	bl	8002064 <HAL_RTC_SetDate>
 80004e0:	1e03      	subs	r3, r0, #0
 80004e2:	d001      	beq.n	80004e8 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80004e4:	f000 f870 	bl	80005c8 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x2;
 80004e8:	003b      	movs	r3, r7
 80004ea:	2202      	movs	r2, #2
 80004ec:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x20;
 80004ee:	003b      	movs	r3, r7
 80004f0:	2220      	movs	r2, #32
 80004f2:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x30;
 80004f4:	003b      	movs	r3, r7
 80004f6:	2230      	movs	r2, #48	; 0x30
 80004f8:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80004fa:	003b      	movs	r3, r7
 80004fc:	2200      	movs	r2, #0
 80004fe:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000500:	003b      	movs	r3, r7
 8000502:	2200      	movs	r2, #0
 8000504:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000506:	003b      	movs	r3, r7
 8000508:	2200      	movs	r2, #0
 800050a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800050c:	003b      	movs	r3, r7
 800050e:	2200      	movs	r2, #0
 8000510:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000512:	003b      	movs	r3, r7
 8000514:	22f0      	movs	r2, #240	; 0xf0
 8000516:	0512      	lsls	r2, r2, #20
 8000518:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 800051a:	003b      	movs	r3, r7
 800051c:	2280      	movs	r2, #128	; 0x80
 800051e:	05d2      	lsls	r2, r2, #23
 8000520:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = RTC_WEEKDAY_MONDAY;
 8000522:	003b      	movs	r3, r7
 8000524:	2220      	movs	r2, #32
 8000526:	2101      	movs	r1, #1
 8000528:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800052a:	003b      	movs	r3, r7
 800052c:	2280      	movs	r2, #128	; 0x80
 800052e:	0052      	lsls	r2, r2, #1
 8000530:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000532:	0039      	movs	r1, r7
 8000534:	4b06      	ldr	r3, [pc, #24]	; (8000550 <MX_RTC_Init+0x144>)
 8000536:	2201      	movs	r2, #1
 8000538:	0018      	movs	r0, r3
 800053a:	f001 fe73 	bl	8002224 <HAL_RTC_SetAlarm_IT>
 800053e:	1e03      	subs	r3, r0, #0
 8000540:	d001      	beq.n	8000546 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8000542:	f000 f841 	bl	80005c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	b010      	add	sp, #64	; 0x40
 800054c:	bd80      	pop	{r7, pc}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	200000a8 	.word	0x200000a8
 8000554:	40002800 	.word	0x40002800

08000558 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm callback
  * @param  hrtc : RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]

  /* Turn LED4 on: Alarm generation */
  BSP_LED_On(LED4);
 8000560:	2000      	movs	r0, #0
 8000562:	f000 f981 	bl	8000868 <BSP_LED_On>

  /* Turn PIO on: Alarm generation */
  BSP_GPIO_On(PIO);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff fec4 	bl	80002f4 <BSP_GPIO_On>

}
 800056c:	46c0      	nop			; (mov r8, r8)
 800056e:	46bd      	mov	sp, r7
 8000570:	b002      	add	sp, #8
 8000572:	bd80      	pop	{r7, pc}

08000574 <RTC_TimeShow>:
  * @brief  Display the current time.
  * @param  showtime : pointer to buffer
  * @retval None
  */
static void RTC_TimeShow(uint8_t *showtime)
{
 8000574:	b590      	push	{r4, r7, lr}
 8000576:	b08b      	sub	sp, #44	; 0x2c
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]
  RTC_DateTypeDef sdatestructureget;
  RTC_TimeTypeDef stimestructureget;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 800057c:	2408      	movs	r4, #8
 800057e:	1939      	adds	r1, r7, r4
 8000580:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <RTC_TimeShow+0x4c>)
 8000582:	2200      	movs	r2, #0
 8000584:	0018      	movs	r0, r3
 8000586:	f001 fd11 	bl	8001fac <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 800058a:	231c      	movs	r3, #28
 800058c:	18f9      	adds	r1, r7, r3
 800058e:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <RTC_TimeShow+0x4c>)
 8000590:	2200      	movs	r2, #0
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fdf8 	bl	8002188 <HAL_RTC_GetDate>
  /* Display time Format : hh:mm:ss */
  sprintf((char *)showtime, "%02d:%02d:%02d", stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 8000598:	0021      	movs	r1, r4
 800059a:	187b      	adds	r3, r7, r1
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	001a      	movs	r2, r3
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	785b      	ldrb	r3, [r3, #1]
 80005a4:	001c      	movs	r4, r3
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	789b      	ldrb	r3, [r3, #2]
 80005aa:	4906      	ldr	r1, [pc, #24]	; (80005c4 <RTC_TimeShow+0x50>)
 80005ac:	6878      	ldr	r0, [r7, #4]
 80005ae:	9300      	str	r3, [sp, #0]
 80005b0:	0023      	movs	r3, r4
 80005b2:	f002 f8e3 	bl	800277c <siprintf>
}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b009      	add	sp, #36	; 0x24
 80005bc:	bd90      	pop	{r4, r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	200000a8 	.word	0x200000a8
 80005c4:	08003068 	.word	0x08003068

080005c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  RTCStatus = 0xE;
 80005cc:	4b05      	ldr	r3, [pc, #20]	; (80005e4 <Error_Handler+0x1c>)
 80005ce:	220e      	movs	r2, #14
 80005d0:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* Toggle LED4 with a period of one second */
    BSP_LED_Toggle(LED4);
 80005d2:	2000      	movs	r0, #0
 80005d4:	f000 f95e 	bl	8000894 <BSP_LED_Toggle>
    HAL_Delay(1000);
 80005d8:	23fa      	movs	r3, #250	; 0xfa
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	0018      	movs	r0, r3
 80005de:	f000 fa01 	bl	80009e4 <HAL_Delay>
    BSP_LED_Toggle(LED4);
 80005e2:	e7f6      	b.n	80005d2 <Error_Handler+0xa>
 80005e4:	200000d4 	.word	0x200000d4

080005e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ee:	4b11      	ldr	r3, [pc, #68]	; (8000634 <HAL_MspInit+0x4c>)
 80005f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005f2:	4b10      	ldr	r3, [pc, #64]	; (8000634 <HAL_MspInit+0x4c>)
 80005f4:	2101      	movs	r1, #1
 80005f6:	430a      	orrs	r2, r1
 80005f8:	641a      	str	r2, [r3, #64]	; 0x40
 80005fa:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <HAL_MspInit+0x4c>)
 80005fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005fe:	2201      	movs	r2, #1
 8000600:	4013      	ands	r3, r2
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000606:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <HAL_MspInit+0x4c>)
 8000608:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800060a:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <HAL_MspInit+0x4c>)
 800060c:	2180      	movs	r1, #128	; 0x80
 800060e:	0549      	lsls	r1, r1, #21
 8000610:	430a      	orrs	r2, r1
 8000612:	63da      	str	r2, [r3, #60]	; 0x3c
 8000614:	4b07      	ldr	r3, [pc, #28]	; (8000634 <HAL_MspInit+0x4c>)
 8000616:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000618:	2380      	movs	r3, #128	; 0x80
 800061a:	055b      	lsls	r3, r3, #21
 800061c:	4013      	ands	r3, r2
 800061e:	603b      	str	r3, [r7, #0]
 8000620:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000622:	23c0      	movs	r3, #192	; 0xc0
 8000624:	00db      	lsls	r3, r3, #3
 8000626:	0018      	movs	r0, r3
 8000628:	f000 fa00 	bl	8000a2c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062c:	46c0      	nop			; (mov r8, r8)
 800062e:	46bd      	mov	sp, r7
 8000630:	b002      	add	sp, #8
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40021000 	.word	0x40021000

08000638 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b0a1      	sub	sp, #132	; 0x84
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a41      	ldr	r2, [pc, #260]	; (800074c <HAL_RTC_MspInit+0x114>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d000      	beq.n	800064c <HAL_RTC_MspInit+0x14>
 800064a:	e07b      	b.n	8000744 <HAL_RTC_MspInit+0x10c>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
    RCC_OscInitTypeDef        RCC_OscInitStruct = {0};
 800064c:	2340      	movs	r3, #64	; 0x40
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	0018      	movs	r0, r3
 8000652:	2338      	movs	r3, #56	; 0x38
 8000654:	001a      	movs	r2, r3
 8000656:	2100      	movs	r1, #0
 8000658:	f002 f888 	bl	800276c <memset>
    RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 800065c:	240c      	movs	r4, #12
 800065e:	193b      	adds	r3, r7, r4
 8000660:	0018      	movs	r0, r3
 8000662:	2334      	movs	r3, #52	; 0x34
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f002 f880 	bl	800276c <memset>

    /* Enables the PWR Clock and Enables access to the backup domain */
    /* To enable access on RTC registers */
    __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	4b38      	ldr	r3, [pc, #224]	; (8000750 <HAL_RTC_MspInit+0x118>)
 800066e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000670:	4b37      	ldr	r3, [pc, #220]	; (8000750 <HAL_RTC_MspInit+0x118>)
 8000672:	2180      	movs	r1, #128	; 0x80
 8000674:	0549      	lsls	r1, r1, #21
 8000676:	430a      	orrs	r2, r1
 8000678:	63da      	str	r2, [r3, #60]	; 0x3c
 800067a:	4b35      	ldr	r3, [pc, #212]	; (8000750 <HAL_RTC_MspInit+0x118>)
 800067c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800067e:	2380      	movs	r3, #128	; 0x80
 8000680:	055b      	lsls	r3, r3, #21
 8000682:	4013      	ands	r3, r2
 8000684:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000686:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    HAL_PWR_EnableBkUpAccess();
 8000688:	f000 fc60 	bl	8000f4c <HAL_PWR_EnableBkUpAccess>

    /* Get RTC clock configuration */
    HAL_RCCEx_GetPeriphCLKConfig(&PeriphClkInitStruct);
 800068c:	193b      	adds	r3, r7, r4
 800068e:	0018      	movs	r0, r3
 8000690:	f001 fac6 	bl	8001c20 <HAL_RCCEx_GetPeriphCLKConfig>

    /*In case of RTC clock already enable, make sure it's the good one */
    if (PeriphClkInitStruct.RTCClockSelection == RtcClockSource)
 8000694:	193b      	adds	r3, r7, r4
 8000696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000698:	4b2e      	ldr	r3, [pc, #184]	; (8000754 <HAL_RTC_MspInit+0x11c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	429a      	cmp	r2, r3
 800069e:	d034      	beq.n	800070a <HAL_RTC_MspInit+0xd2>
    {
      /* Do nothing */
    }
    else
    {
      PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2280      	movs	r2, #128	; 0x80
 80006a4:	0292      	lsls	r2, r2, #10
 80006a6:	601a      	str	r2, [r3, #0]

      /* If selected source was previously the opposite source clock, first select none*/
      if (PeriphClkInitStruct.RTCClockSelection != RCC_RTCCLKSOURCE_NONE)
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00a      	beq.n	80006c6 <HAL_RTC_MspInit+0x8e>
      {
        PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_NONE;
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2200      	movs	r2, #0
 80006b4:	631a      	str	r2, [r3, #48]	; 0x30
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	0018      	movs	r0, r3
 80006ba:	f001 f8f9 	bl	80018b0 <HAL_RCCEx_PeriphCLKConfig>
 80006be:	1e03      	subs	r3, r0, #0
 80006c0:	d001      	beq.n	80006c6 <HAL_RTC_MspInit+0x8e>
        {
          Error_Handler();
 80006c2:	f7ff ff81 	bl	80005c8 <Error_Handler>
        }
      }

      /* Configure LSE/LSI as RTC clock source */
#ifdef RTC_CLOCK_SOURCE_LSE
      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
 80006c6:	2140      	movs	r1, #64	; 0x40
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	220c      	movs	r2, #12
 80006cc:	601a      	str	r2, [r3, #0]
      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2200      	movs	r2, #0
 80006d2:	61da      	str	r2, [r3, #28]
      RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2201      	movs	r2, #1
 80006d8:	609a      	str	r2, [r3, #8]
      RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
      RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
#else
#error Please select the RTC Clock source inside the main.h file
#endif /*RTC_CLOCK_SOURCE_LSE*/

      if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	0018      	movs	r0, r3
 80006e4:	f000 fc40 	bl	8000f68 <HAL_RCC_OscConfig>
 80006e8:	1e03      	subs	r3, r0, #0
 80006ea:	d001      	beq.n	80006f0 <HAL_RTC_MspInit+0xb8>
      {
        Error_Handler();
 80006ec:	f7ff ff6c 	bl	80005c8 <Error_Handler>
      }

      PeriphClkInitStruct.RTCClockSelection = RtcClockSource;
 80006f0:	4b18      	ldr	r3, [pc, #96]	; (8000754 <HAL_RTC_MspInit+0x11c>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	210c      	movs	r1, #12
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	0018      	movs	r0, r3
 80006fe:	f001 f8d7 	bl	80018b0 <HAL_RCCEx_PeriphCLKConfig>
 8000702:	1e03      	subs	r3, r0, #0
 8000704:	d001      	beq.n	800070a <HAL_RTC_MspInit+0xd2>
      {
        Error_Handler();
 8000706:	f7ff ff5f 	bl	80005c8 <Error_Handler>
      }
    }

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <HAL_RTC_MspInit+0x118>)
 800070c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800070e:	4b10      	ldr	r3, [pc, #64]	; (8000750 <HAL_RTC_MspInit+0x118>)
 8000710:	2180      	movs	r1, #128	; 0x80
 8000712:	0209      	lsls	r1, r1, #8
 8000714:	430a      	orrs	r2, r1
 8000716:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000718:	4b0d      	ldr	r3, [pc, #52]	; (8000750 <HAL_RTC_MspInit+0x118>)
 800071a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <HAL_RTC_MspInit+0x118>)
 800071e:	2180      	movs	r1, #128	; 0x80
 8000720:	00c9      	lsls	r1, r1, #3
 8000722:	430a      	orrs	r2, r1
 8000724:	63da      	str	r2, [r3, #60]	; 0x3c
 8000726:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <HAL_RTC_MspInit+0x118>)
 8000728:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800072a:	2380      	movs	r3, #128	; 0x80
 800072c:	00db      	lsls	r3, r3, #3
 800072e:	4013      	ands	r3, r2
 8000730:	67bb      	str	r3, [r7, #120]	; 0x78
 8000732:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000734:	2200      	movs	r2, #0
 8000736:	2100      	movs	r1, #0
 8000738:	2002      	movs	r0, #2
 800073a:	f000 fa39 	bl	8000bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800073e:	2002      	movs	r0, #2
 8000740:	f000 fa4b 	bl	8000bda <HAL_NVIC_EnableIRQ>


  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000744:	46c0      	nop			; (mov r8, r8)
 8000746:	46bd      	mov	sp, r7
 8000748:	b021      	add	sp, #132	; 0x84
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	40002800 	.word	0x40002800
 8000750:	40021000 	.word	0x40021000
 8000754:	20000014 	.word	0x20000014

08000758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000766:	e7fe      	b.n	8000766 <HardFault_Handler+0x4>

08000768 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076c:	f000 f91e 	bl	80009ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000770:	46c0      	nop			; (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800077c:	4b03      	ldr	r3, [pc, #12]	; (800078c <RTC_TAMP_IRQHandler+0x14>)
 800077e:	0018      	movs	r0, r3
 8000780:	f001 fe90 	bl	80024a4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	200000a8 	.word	0x200000a8

08000790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000798:	4a14      	ldr	r2, [pc, #80]	; (80007ec <_sbrk+0x5c>)
 800079a:	4b15      	ldr	r3, [pc, #84]	; (80007f0 <_sbrk+0x60>)
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007a4:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <_sbrk+0x64>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d102      	bne.n	80007b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <_sbrk+0x64>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	; (80007f8 <_sbrk+0x68>)
 80007b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <_sbrk+0x64>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	18d3      	adds	r3, r2, r3
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d207      	bcs.n	80007d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007c0:	f001 ffaa 	bl	8002718 <__errno>
 80007c4:	0003      	movs	r3, r0
 80007c6:	220c      	movs	r2, #12
 80007c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ca:	2301      	movs	r3, #1
 80007cc:	425b      	negs	r3, r3
 80007ce:	e009      	b.n	80007e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007d0:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <_sbrk+0x64>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <_sbrk+0x64>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	18d2      	adds	r2, r2, r3
 80007de:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <_sbrk+0x64>)
 80007e0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80007e2:	68fb      	ldr	r3, [r7, #12]
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b006      	add	sp, #24
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20009000 	.word	0x20009000
 80007f0:	00000400 	.word	0x00000400
 80007f4:	200000d8 	.word	0x200000d8
 80007f8:	200000f0 	.word	0x200000f0

080007fc <BSP_LED_Init>:
  *         This parameter can be one of the following values:
  * @arg LED4
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0
 8000802:	0002      	movs	r2, r0
 8000804:	1dfb      	adds	r3, r7, #7
 8000806:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef  gpioinitstruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d10b      	bne.n	8000828 <BSP_LED_Init+0x2c>
 8000810:	4b13      	ldr	r3, [pc, #76]	; (8000860 <BSP_LED_Init+0x64>)
 8000812:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <BSP_LED_Init+0x64>)
 8000816:	2101      	movs	r1, #1
 8000818:	430a      	orrs	r2, r1
 800081a:	635a      	str	r2, [r3, #52]	; 0x34
 800081c:	4b10      	ldr	r3, [pc, #64]	; (8000860 <BSP_LED_Init+0x64>)
 800081e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000820:	2201      	movs	r2, #1
 8000822:	4013      	ands	r3, r2
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = LED_PIN[Led];
 8000828:	2320      	movs	r3, #32
 800082a:	001a      	movs	r2, r3
 800082c:	210c      	movs	r1, #12
 800082e:	187b      	adds	r3, r7, r1
 8000830:	601a      	str	r2, [r3, #0]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2201      	movs	r2, #1
 8000836:	605a      	str	r2, [r3, #4]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8000838:	187b      	adds	r3, r7, r1
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083e:	187b      	adds	r3, r7, r1
 8000840:	2203      	movs	r2, #3
 8000842:	60da      	str	r2, [r3, #12]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpioinitstruct);
 8000844:	1dfb      	adds	r3, r7, #7
 8000846:	781a      	ldrb	r2, [r3, #0]
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <BSP_LED_Init+0x68>)
 800084a:	0092      	lsls	r2, r2, #2
 800084c:	58d3      	ldr	r3, [r2, r3]
 800084e:	187a      	adds	r2, r7, r1
 8000850:	0011      	movs	r1, r2
 8000852:	0018      	movs	r0, r3
 8000854:	f000 f9de 	bl	8000c14 <HAL_GPIO_Init>
}
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	b008      	add	sp, #32
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40021000 	.word	0x40021000
 8000864:	20000018 	.word	0x20000018

08000868 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED4
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	0002      	movs	r2, r0
 8000870:	1dfb      	adds	r3, r7, #7
 8000872:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8000874:	1dfb      	adds	r3, r7, #7
 8000876:	781a      	ldrb	r2, [r3, #0]
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <BSP_LED_On+0x28>)
 800087a:	0092      	lsls	r2, r2, #2
 800087c:	58d3      	ldr	r3, [r2, r3]
 800087e:	2120      	movs	r1, #32
 8000880:	2201      	movs	r2, #1
 8000882:	0018      	movs	r0, r3
 8000884:	f000 fb2a 	bl	8000edc <HAL_GPIO_WritePin>
}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	b002      	add	sp, #8
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000018 	.word	0x20000018

08000894 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED4
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	0002      	movs	r2, r0
 800089c:	1dfb      	adds	r3, r7, #7
 800089e:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80008a0:	1dfb      	adds	r3, r7, #7
 80008a2:	781a      	ldrb	r2, [r3, #0]
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <BSP_LED_Toggle+0x28>)
 80008a6:	0092      	lsls	r2, r2, #2
 80008a8:	58d3      	ldr	r3, [r2, r3]
 80008aa:	2220      	movs	r2, #32
 80008ac:	0011      	movs	r1, r2
 80008ae:	0018      	movs	r0, r3
 80008b0:	f000 fb31 	bl	8000f16 <HAL_GPIO_TogglePin>
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b002      	add	sp, #8
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000018 	.word	0x20000018

080008c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008c4:	4b03      	ldr	r3, [pc, #12]	; (80008d4 <SystemInit+0x14>)
 80008c6:	2280      	movs	r2, #128	; 0x80
 80008c8:	0512      	lsls	r2, r2, #20
 80008ca:	609a      	str	r2, [r3, #8]
#endif
}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	e000ed00 	.word	0xe000ed00

080008d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008de:	1dfb      	adds	r3, r7, #7
 80008e0:	2200      	movs	r2, #0
 80008e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008e4:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <HAL_Init+0x3c>)
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <HAL_Init+0x3c>)
 80008ea:	2180      	movs	r1, #128	; 0x80
 80008ec:	0049      	lsls	r1, r1, #1
 80008ee:	430a      	orrs	r2, r1
 80008f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008f2:	2000      	movs	r0, #0
 80008f4:	f000 f810 	bl	8000918 <HAL_InitTick>
 80008f8:	1e03      	subs	r3, r0, #0
 80008fa:	d003      	beq.n	8000904 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80008fc:	1dfb      	adds	r3, r7, #7
 80008fe:	2201      	movs	r2, #1
 8000900:	701a      	strb	r2, [r3, #0]
 8000902:	e001      	b.n	8000908 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000904:	f7ff fe70 	bl	80005e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000908:	1dfb      	adds	r3, r7, #7
 800090a:	781b      	ldrb	r3, [r3, #0]
}
 800090c:	0018      	movs	r0, r3
 800090e:	46bd      	mov	sp, r7
 8000910:	b002      	add	sp, #8
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40022000 	.word	0x40022000

08000918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000918:	b590      	push	{r4, r7, lr}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000920:	230f      	movs	r3, #15
 8000922:	18fb      	adds	r3, r7, r3
 8000924:	2200      	movs	r2, #0
 8000926:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000928:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <HAL_InitTick+0x88>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d02b      	beq.n	8000988 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000930:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <HAL_InitTick+0x8c>)
 8000932:	681c      	ldr	r4, [r3, #0]
 8000934:	4b1a      	ldr	r3, [pc, #104]	; (80009a0 <HAL_InitTick+0x88>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	0019      	movs	r1, r3
 800093a:	23fa      	movs	r3, #250	; 0xfa
 800093c:	0098      	lsls	r0, r3, #2
 800093e:	f7ff fbeb 	bl	8000118 <__udivsi3>
 8000942:	0003      	movs	r3, r0
 8000944:	0019      	movs	r1, r3
 8000946:	0020      	movs	r0, r4
 8000948:	f7ff fbe6 	bl	8000118 <__udivsi3>
 800094c:	0003      	movs	r3, r0
 800094e:	0018      	movs	r0, r3
 8000950:	f000 f953 	bl	8000bfa <HAL_SYSTICK_Config>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d112      	bne.n	800097e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2b03      	cmp	r3, #3
 800095c:	d80a      	bhi.n	8000974 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	2301      	movs	r3, #1
 8000962:	425b      	negs	r3, r3
 8000964:	2200      	movs	r2, #0
 8000966:	0018      	movs	r0, r3
 8000968:	f000 f922 	bl	8000bb0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800096c:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <HAL_InitTick+0x90>)
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	e00d      	b.n	8000990 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000974:	230f      	movs	r3, #15
 8000976:	18fb      	adds	r3, r7, r3
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]
 800097c:	e008      	b.n	8000990 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800097e:	230f      	movs	r3, #15
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	2201      	movs	r2, #1
 8000984:	701a      	strb	r2, [r3, #0]
 8000986:	e003      	b.n	8000990 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000988:	230f      	movs	r3, #15
 800098a:	18fb      	adds	r3, r7, r3
 800098c:	2201      	movs	r2, #1
 800098e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000990:	230f      	movs	r3, #15
 8000992:	18fb      	adds	r3, r7, r3
 8000994:	781b      	ldrb	r3, [r3, #0]
}
 8000996:	0018      	movs	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	b005      	add	sp, #20
 800099c:	bd90      	pop	{r4, r7, pc}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	20000024 	.word	0x20000024
 80009a4:	2000001c 	.word	0x2000001c
 80009a8:	20000020 	.word	0x20000020

080009ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009b0:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <HAL_IncTick+0x1c>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	001a      	movs	r2, r3
 80009b6:	4b05      	ldr	r3, [pc, #20]	; (80009cc <HAL_IncTick+0x20>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	18d2      	adds	r2, r2, r3
 80009bc:	4b03      	ldr	r3, [pc, #12]	; (80009cc <HAL_IncTick+0x20>)
 80009be:	601a      	str	r2, [r3, #0]
}
 80009c0:	46c0      	nop			; (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	20000024 	.word	0x20000024
 80009cc:	200000dc 	.word	0x200000dc

080009d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  return uwTick;
 80009d4:	4b02      	ldr	r3, [pc, #8]	; (80009e0 <HAL_GetTick+0x10>)
 80009d6:	681b      	ldr	r3, [r3, #0]
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	200000dc 	.word	0x200000dc

080009e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009ec:	f7ff fff0 	bl	80009d0 <HAL_GetTick>
 80009f0:	0003      	movs	r3, r0
 80009f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	3301      	adds	r3, #1
 80009fc:	d005      	beq.n	8000a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009fe:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <HAL_Delay+0x44>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	001a      	movs	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	189b      	adds	r3, r3, r2
 8000a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	f7ff ffe0 	bl	80009d0 <HAL_GetTick>
 8000a10:	0002      	movs	r2, r0
 8000a12:	68bb      	ldr	r3, [r7, #8]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	68fa      	ldr	r2, [r7, #12]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d8f7      	bhi.n	8000a0c <HAL_Delay+0x28>
  {
  }
}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b004      	add	sp, #16
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	20000024 	.word	0x20000024

08000a2c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000a34:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a06      	ldr	r2, [pc, #24]	; (8000a54 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	0019      	movs	r1, r3
 8000a3e:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	430a      	orrs	r2, r1
 8000a44:	601a      	str	r2, [r3, #0]
}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	b002      	add	sp, #8
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	40010000 	.word	0x40010000
 8000a54:	fffff9ff 	.word	0xfffff9ff

08000a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	0002      	movs	r2, r0
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a64:	1dfb      	adds	r3, r7, #7
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b7f      	cmp	r3, #127	; 0x7f
 8000a6a:	d809      	bhi.n	8000a80 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a6c:	1dfb      	adds	r3, r7, #7
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	001a      	movs	r2, r3
 8000a72:	231f      	movs	r3, #31
 8000a74:	401a      	ands	r2, r3
 8000a76:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <__NVIC_EnableIRQ+0x30>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	4091      	lsls	r1, r2
 8000a7c:	000a      	movs	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	e000e100 	.word	0xe000e100

08000a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	0002      	movs	r2, r0
 8000a94:	6039      	str	r1, [r7, #0]
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b7f      	cmp	r3, #127	; 0x7f
 8000aa0:	d828      	bhi.n	8000af4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa2:	4a2f      	ldr	r2, [pc, #188]	; (8000b60 <__NVIC_SetPriority+0xd4>)
 8000aa4:	1dfb      	adds	r3, r7, #7
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	b25b      	sxtb	r3, r3
 8000aaa:	089b      	lsrs	r3, r3, #2
 8000aac:	33c0      	adds	r3, #192	; 0xc0
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	589b      	ldr	r3, [r3, r2]
 8000ab2:	1dfa      	adds	r2, r7, #7
 8000ab4:	7812      	ldrb	r2, [r2, #0]
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	2203      	movs	r2, #3
 8000aba:	400a      	ands	r2, r1
 8000abc:	00d2      	lsls	r2, r2, #3
 8000abe:	21ff      	movs	r1, #255	; 0xff
 8000ac0:	4091      	lsls	r1, r2
 8000ac2:	000a      	movs	r2, r1
 8000ac4:	43d2      	mvns	r2, r2
 8000ac6:	401a      	ands	r2, r3
 8000ac8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	019b      	lsls	r3, r3, #6
 8000ace:	22ff      	movs	r2, #255	; 0xff
 8000ad0:	401a      	ands	r2, r3
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	2303      	movs	r3, #3
 8000ada:	4003      	ands	r3, r0
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ae0:	481f      	ldr	r0, [pc, #124]	; (8000b60 <__NVIC_SetPriority+0xd4>)
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	b25b      	sxtb	r3, r3
 8000ae8:	089b      	lsrs	r3, r3, #2
 8000aea:	430a      	orrs	r2, r1
 8000aec:	33c0      	adds	r3, #192	; 0xc0
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000af2:	e031      	b.n	8000b58 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af4:	4a1b      	ldr	r2, [pc, #108]	; (8000b64 <__NVIC_SetPriority+0xd8>)
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	0019      	movs	r1, r3
 8000afc:	230f      	movs	r3, #15
 8000afe:	400b      	ands	r3, r1
 8000b00:	3b08      	subs	r3, #8
 8000b02:	089b      	lsrs	r3, r3, #2
 8000b04:	3306      	adds	r3, #6
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	18d3      	adds	r3, r2, r3
 8000b0a:	3304      	adds	r3, #4
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	1dfa      	adds	r2, r7, #7
 8000b10:	7812      	ldrb	r2, [r2, #0]
 8000b12:	0011      	movs	r1, r2
 8000b14:	2203      	movs	r2, #3
 8000b16:	400a      	ands	r2, r1
 8000b18:	00d2      	lsls	r2, r2, #3
 8000b1a:	21ff      	movs	r1, #255	; 0xff
 8000b1c:	4091      	lsls	r1, r2
 8000b1e:	000a      	movs	r2, r1
 8000b20:	43d2      	mvns	r2, r2
 8000b22:	401a      	ands	r2, r3
 8000b24:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	019b      	lsls	r3, r3, #6
 8000b2a:	22ff      	movs	r2, #255	; 0xff
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	0018      	movs	r0, r3
 8000b34:	2303      	movs	r3, #3
 8000b36:	4003      	ands	r3, r0
 8000b38:	00db      	lsls	r3, r3, #3
 8000b3a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <__NVIC_SetPriority+0xd8>)
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	001c      	movs	r4, r3
 8000b44:	230f      	movs	r3, #15
 8000b46:	4023      	ands	r3, r4
 8000b48:	3b08      	subs	r3, #8
 8000b4a:	089b      	lsrs	r3, r3, #2
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	3306      	adds	r3, #6
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	18c3      	adds	r3, r0, r3
 8000b54:	3304      	adds	r3, #4
 8000b56:	601a      	str	r2, [r3, #0]
}
 8000b58:	46c0      	nop			; (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b003      	add	sp, #12
 8000b5e:	bd90      	pop	{r4, r7, pc}
 8000b60:	e000e100 	.word	0xe000e100
 8000b64:	e000ed00 	.word	0xe000ed00

08000b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	1e5a      	subs	r2, r3, #1
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	045b      	lsls	r3, r3, #17
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d301      	bcc.n	8000b80 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	e010      	b.n	8000ba2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b80:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <SysTick_Config+0x44>)
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	3a01      	subs	r2, #1
 8000b86:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b88:	2301      	movs	r3, #1
 8000b8a:	425b      	negs	r3, r3
 8000b8c:	2103      	movs	r1, #3
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f7ff ff7c 	bl	8000a8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b94:	4b05      	ldr	r3, [pc, #20]	; (8000bac <SysTick_Config+0x44>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b9a:	4b04      	ldr	r3, [pc, #16]	; (8000bac <SysTick_Config+0x44>)
 8000b9c:	2207      	movs	r2, #7
 8000b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b002      	add	sp, #8
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	e000e010 	.word	0xe000e010

08000bb0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60b9      	str	r1, [r7, #8]
 8000bb8:	607a      	str	r2, [r7, #4]
 8000bba:	210f      	movs	r1, #15
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	1c02      	adds	r2, r0, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	b25b      	sxtb	r3, r3
 8000bca:	0011      	movs	r1, r2
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f7ff ff5d 	bl	8000a8c <__NVIC_SetPriority>
}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b004      	add	sp, #16
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b082      	sub	sp, #8
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	0002      	movs	r2, r0
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	b25b      	sxtb	r3, r3
 8000bec:	0018      	movs	r0, r3
 8000bee:	f7ff ff33 	bl	8000a58 <__NVIC_EnableIRQ>
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	0018      	movs	r0, r3
 8000c06:	f7ff ffaf 	bl	8000b68 <SysTick_Config>
 8000c0a:	0003      	movs	r3, r0
}
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b002      	add	sp, #8
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c22:	e147      	b.n	8000eb4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2101      	movs	r1, #1
 8000c2a:	697a      	ldr	r2, [r7, #20]
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	000a      	movs	r2, r1
 8000c30:	4013      	ands	r3, r2
 8000c32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d100      	bne.n	8000c3c <HAL_GPIO_Init+0x28>
 8000c3a:	e138      	b.n	8000eae <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	2203      	movs	r2, #3
 8000c42:	4013      	ands	r3, r2
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d005      	beq.n	8000c54 <HAL_GPIO_Init+0x40>
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	4013      	ands	r3, r2
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d130      	bne.n	8000cb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	689b      	ldr	r3, [r3, #8]
 8000c58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	2203      	movs	r2, #3
 8000c60:	409a      	lsls	r2, r3
 8000c62:	0013      	movs	r3, r2
 8000c64:	43da      	mvns	r2, r3
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	68da      	ldr	r2, [r3, #12]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	409a      	lsls	r2, r3
 8000c76:	0013      	movs	r3, r2
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	409a      	lsls	r2, r3
 8000c90:	0013      	movs	r3, r2
 8000c92:	43da      	mvns	r2, r3
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	091b      	lsrs	r3, r3, #4
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	409a      	lsls	r2, r3
 8000ca8:	0013      	movs	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	2203      	movs	r2, #3
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	2b03      	cmp	r3, #3
 8000cc0:	d017      	beq.n	8000cf2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	2203      	movs	r2, #3
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	689a      	ldr	r2, [r3, #8]
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2203      	movs	r2, #3
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d123      	bne.n	8000d46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	08da      	lsrs	r2, r3, #3
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	3208      	adds	r2, #8
 8000d06:	0092      	lsls	r2, r2, #2
 8000d08:	58d3      	ldr	r3, [r2, r3]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	2207      	movs	r2, #7
 8000d10:	4013      	ands	r3, r2
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	220f      	movs	r2, #15
 8000d16:	409a      	lsls	r2, r3
 8000d18:	0013      	movs	r3, r2
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	691a      	ldr	r2, [r3, #16]
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	2107      	movs	r1, #7
 8000d2a:	400b      	ands	r3, r1
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	409a      	lsls	r2, r3
 8000d30:	0013      	movs	r3, r2
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	08da      	lsrs	r2, r3, #3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3208      	adds	r2, #8
 8000d40:	0092      	lsls	r2, r2, #2
 8000d42:	6939      	ldr	r1, [r7, #16]
 8000d44:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	2203      	movs	r2, #3
 8000d52:	409a      	lsls	r2, r3
 8000d54:	0013      	movs	r3, r2
 8000d56:	43da      	mvns	r2, r3
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2203      	movs	r2, #3
 8000d64:	401a      	ands	r2, r3
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685a      	ldr	r2, [r3, #4]
 8000d7e:	23c0      	movs	r3, #192	; 0xc0
 8000d80:	029b      	lsls	r3, r3, #10
 8000d82:	4013      	ands	r3, r2
 8000d84:	d100      	bne.n	8000d88 <HAL_GPIO_Init+0x174>
 8000d86:	e092      	b.n	8000eae <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d88:	4a50      	ldr	r2, [pc, #320]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	089b      	lsrs	r3, r3, #2
 8000d8e:	3318      	adds	r3, #24
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	589b      	ldr	r3, [r3, r2]
 8000d94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	2203      	movs	r2, #3
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	220f      	movs	r2, #15
 8000da0:	409a      	lsls	r2, r3
 8000da2:	0013      	movs	r3, r2
 8000da4:	43da      	mvns	r2, r3
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	4013      	ands	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	23a0      	movs	r3, #160	; 0xa0
 8000db0:	05db      	lsls	r3, r3, #23
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d013      	beq.n	8000dde <HAL_GPIO_Init+0x1ca>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a45      	ldr	r2, [pc, #276]	; (8000ed0 <HAL_GPIO_Init+0x2bc>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d00d      	beq.n	8000dda <HAL_GPIO_Init+0x1c6>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4a44      	ldr	r2, [pc, #272]	; (8000ed4 <HAL_GPIO_Init+0x2c0>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d007      	beq.n	8000dd6 <HAL_GPIO_Init+0x1c2>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a43      	ldr	r2, [pc, #268]	; (8000ed8 <HAL_GPIO_Init+0x2c4>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d101      	bne.n	8000dd2 <HAL_GPIO_Init+0x1be>
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e006      	b.n	8000de0 <HAL_GPIO_Init+0x1cc>
 8000dd2:	2305      	movs	r3, #5
 8000dd4:	e004      	b.n	8000de0 <HAL_GPIO_Init+0x1cc>
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	e002      	b.n	8000de0 <HAL_GPIO_Init+0x1cc>
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e000      	b.n	8000de0 <HAL_GPIO_Init+0x1cc>
 8000dde:	2300      	movs	r3, #0
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	2103      	movs	r1, #3
 8000de4:	400a      	ands	r2, r1
 8000de6:	00d2      	lsls	r2, r2, #3
 8000de8:	4093      	lsls	r3, r2
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000df0:	4936      	ldr	r1, [pc, #216]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	089b      	lsrs	r3, r3, #2
 8000df6:	3318      	adds	r3, #24
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dfe:	4b33      	ldr	r3, [pc, #204]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	43da      	mvns	r2, r3
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	035b      	lsls	r3, r3, #13
 8000e16:	4013      	ands	r3, r2
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e22:	4b2a      	ldr	r3, [pc, #168]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000e28:	4b28      	ldr	r3, [pc, #160]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	43da      	mvns	r2, r3
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	039b      	lsls	r3, r3, #14
 8000e40:	4013      	ands	r3, r2
 8000e42:	d003      	beq.n	8000e4c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e4c:	4b1f      	ldr	r3, [pc, #124]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e52:	4a1e      	ldr	r2, [pc, #120]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e54:	2384      	movs	r3, #132	; 0x84
 8000e56:	58d3      	ldr	r3, [r2, r3]
 8000e58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	43da      	mvns	r2, r3
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	2380      	movs	r3, #128	; 0x80
 8000e6a:	029b      	lsls	r3, r3, #10
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d003      	beq.n	8000e78 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e78:	4914      	ldr	r1, [pc, #80]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e7a:	2284      	movs	r2, #132	; 0x84
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e80:	4a12      	ldr	r2, [pc, #72]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000e82:	2380      	movs	r3, #128	; 0x80
 8000e84:	58d3      	ldr	r3, [r2, r3]
 8000e86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	43da      	mvns	r2, r3
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685a      	ldr	r2, [r3, #4]
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	025b      	lsls	r3, r3, #9
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	d003      	beq.n	8000ea6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ea6:	4909      	ldr	r1, [pc, #36]	; (8000ecc <HAL_GPIO_Init+0x2b8>)
 8000ea8:	2280      	movs	r2, #128	; 0x80
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	40da      	lsrs	r2, r3
 8000ebc:	1e13      	subs	r3, r2, #0
 8000ebe:	d000      	beq.n	8000ec2 <HAL_GPIO_Init+0x2ae>
 8000ec0:	e6b0      	b.n	8000c24 <HAL_GPIO_Init+0x10>
  }
}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b006      	add	sp, #24
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40021800 	.word	0x40021800
 8000ed0:	50000400 	.word	0x50000400
 8000ed4:	50000800 	.word	0x50000800
 8000ed8:	50000c00 	.word	0x50000c00

08000edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	0008      	movs	r0, r1
 8000ee6:	0011      	movs	r1, r2
 8000ee8:	1cbb      	adds	r3, r7, #2
 8000eea:	1c02      	adds	r2, r0, #0
 8000eec:	801a      	strh	r2, [r3, #0]
 8000eee:	1c7b      	adds	r3, r7, #1
 8000ef0:	1c0a      	adds	r2, r1, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef4:	1c7b      	adds	r3, r7, #1
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d004      	beq.n	8000f06 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000efc:	1cbb      	adds	r3, r7, #2
 8000efe:	881a      	ldrh	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f04:	e003      	b.n	8000f0e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f06:	1cbb      	adds	r3, r7, #2
 8000f08:	881a      	ldrh	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b084      	sub	sp, #16
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	000a      	movs	r2, r1
 8000f20:	1cbb      	adds	r3, r7, #2
 8000f22:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	695b      	ldr	r3, [r3, #20]
 8000f28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f2a:	1cbb      	adds	r3, r7, #2
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	4013      	ands	r3, r2
 8000f32:	041a      	lsls	r2, r3, #16
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	1cb9      	adds	r1, r7, #2
 8000f3a:	8809      	ldrh	r1, [r1, #0]
 8000f3c:	400b      	ands	r3, r1
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	619a      	str	r2, [r3, #24]
}
 8000f44:	46c0      	nop			; (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b004      	add	sp, #16
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f50:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000f56:	2180      	movs	r1, #128	; 0x80
 8000f58:	0049      	lsls	r1, r1, #1
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	601a      	str	r2, [r3, #0]
}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40007000 	.word	0x40007000

08000f68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e2fe      	b.n	8001578 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	4013      	ands	r3, r2
 8000f82:	d100      	bne.n	8000f86 <HAL_RCC_OscConfig+0x1e>
 8000f84:	e07c      	b.n	8001080 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f86:	4bc3      	ldr	r3, [pc, #780]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	2238      	movs	r2, #56	; 0x38
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f90:	4bc0      	ldr	r3, [pc, #768]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	2203      	movs	r2, #3
 8000f96:	4013      	ands	r3, r2
 8000f98:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	2b10      	cmp	r3, #16
 8000f9e:	d102      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x3e>
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d002      	beq.n	8000fac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d10b      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fac:	4bb9      	ldr	r3, [pc, #740]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	029b      	lsls	r3, r3, #10
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d062      	beq.n	800107e <HAL_RCC_OscConfig+0x116>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d15e      	bne.n	800107e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e2d9      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	025b      	lsls	r3, r3, #9
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d107      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x78>
 8000fd0:	4bb0      	ldr	r3, [pc, #704]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4baf      	ldr	r3, [pc, #700]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	2180      	movs	r1, #128	; 0x80
 8000fd8:	0249      	lsls	r1, r1, #9
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	e020      	b.n	8001022 <HAL_RCC_OscConfig+0xba>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	23a0      	movs	r3, #160	; 0xa0
 8000fe6:	02db      	lsls	r3, r3, #11
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d10e      	bne.n	800100a <HAL_RCC_OscConfig+0xa2>
 8000fec:	4ba9      	ldr	r3, [pc, #676]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4ba8      	ldr	r3, [pc, #672]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000ff2:	2180      	movs	r1, #128	; 0x80
 8000ff4:	02c9      	lsls	r1, r1, #11
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	4ba6      	ldr	r3, [pc, #664]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	4ba5      	ldr	r3, [pc, #660]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001000:	2180      	movs	r1, #128	; 0x80
 8001002:	0249      	lsls	r1, r1, #9
 8001004:	430a      	orrs	r2, r1
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	e00b      	b.n	8001022 <HAL_RCC_OscConfig+0xba>
 800100a:	4ba2      	ldr	r3, [pc, #648]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	4ba1      	ldr	r3, [pc, #644]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001010:	49a1      	ldr	r1, [pc, #644]	; (8001298 <HAL_RCC_OscConfig+0x330>)
 8001012:	400a      	ands	r2, r1
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	4b9f      	ldr	r3, [pc, #636]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	4b9e      	ldr	r3, [pc, #632]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800101c:	499f      	ldr	r1, [pc, #636]	; (800129c <HAL_RCC_OscConfig+0x334>)
 800101e:	400a      	ands	r2, r1
 8001020:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d014      	beq.n	8001054 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800102a:	f7ff fcd1 	bl	80009d0 <HAL_GetTick>
 800102e:	0003      	movs	r3, r0
 8001030:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001032:	e008      	b.n	8001046 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001034:	f7ff fccc 	bl	80009d0 <HAL_GetTick>
 8001038:	0002      	movs	r2, r0
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	2b64      	cmp	r3, #100	; 0x64
 8001040:	d901      	bls.n	8001046 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001042:	2303      	movs	r3, #3
 8001044:	e298      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001046:	4b93      	ldr	r3, [pc, #588]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	029b      	lsls	r3, r3, #10
 800104e:	4013      	ands	r3, r2
 8001050:	d0f0      	beq.n	8001034 <HAL_RCC_OscConfig+0xcc>
 8001052:	e015      	b.n	8001080 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001054:	f7ff fcbc 	bl	80009d0 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800105c:	e008      	b.n	8001070 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800105e:	f7ff fcb7 	bl	80009d0 <HAL_GetTick>
 8001062:	0002      	movs	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b64      	cmp	r3, #100	; 0x64
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e283      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001070:	4b88      	ldr	r3, [pc, #544]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	029b      	lsls	r3, r3, #10
 8001078:	4013      	ands	r3, r2
 800107a:	d1f0      	bne.n	800105e <HAL_RCC_OscConfig+0xf6>
 800107c:	e000      	b.n	8001080 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800107e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2202      	movs	r2, #2
 8001086:	4013      	ands	r3, r2
 8001088:	d100      	bne.n	800108c <HAL_RCC_OscConfig+0x124>
 800108a:	e099      	b.n	80011c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108c:	4b81      	ldr	r3, [pc, #516]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2238      	movs	r2, #56	; 0x38
 8001092:	4013      	ands	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001096:	4b7f      	ldr	r3, [pc, #508]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	2203      	movs	r2, #3
 800109c:	4013      	ands	r3, r2
 800109e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2b10      	cmp	r3, #16
 80010a4:	d102      	bne.n	80010ac <HAL_RCC_OscConfig+0x144>
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d002      	beq.n	80010b2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d135      	bne.n	800111e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010b2:	4b78      	ldr	r3, [pc, #480]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	2380      	movs	r3, #128	; 0x80
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	4013      	ands	r3, r2
 80010bc:	d005      	beq.n	80010ca <HAL_RCC_OscConfig+0x162>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e256      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ca:	4b72      	ldr	r3, [pc, #456]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	4a74      	ldr	r2, [pc, #464]	; (80012a0 <HAL_RCC_OscConfig+0x338>)
 80010d0:	4013      	ands	r3, r2
 80010d2:	0019      	movs	r1, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	021a      	lsls	r2, r3, #8
 80010da:	4b6e      	ldr	r3, [pc, #440]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80010dc:	430a      	orrs	r2, r1
 80010de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d112      	bne.n	800110c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010e6:	4b6b      	ldr	r3, [pc, #428]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a6e      	ldr	r2, [pc, #440]	; (80012a4 <HAL_RCC_OscConfig+0x33c>)
 80010ec:	4013      	ands	r3, r2
 80010ee:	0019      	movs	r1, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	691a      	ldr	r2, [r3, #16]
 80010f4:	4b67      	ldr	r3, [pc, #412]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80010f6:	430a      	orrs	r2, r1
 80010f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80010fa:	4b66      	ldr	r3, [pc, #408]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	0adb      	lsrs	r3, r3, #11
 8001100:	2207      	movs	r2, #7
 8001102:	4013      	ands	r3, r2
 8001104:	4a68      	ldr	r2, [pc, #416]	; (80012a8 <HAL_RCC_OscConfig+0x340>)
 8001106:	40da      	lsrs	r2, r3
 8001108:	4b68      	ldr	r3, [pc, #416]	; (80012ac <HAL_RCC_OscConfig+0x344>)
 800110a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800110c:	4b68      	ldr	r3, [pc, #416]	; (80012b0 <HAL_RCC_OscConfig+0x348>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff fc01 	bl	8000918 <HAL_InitTick>
 8001116:	1e03      	subs	r3, r0, #0
 8001118:	d051      	beq.n	80011be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e22c      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d030      	beq.n	8001188 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001126:	4b5b      	ldr	r3, [pc, #364]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a5e      	ldr	r2, [pc, #376]	; (80012a4 <HAL_RCC_OscConfig+0x33c>)
 800112c:	4013      	ands	r3, r2
 800112e:	0019      	movs	r1, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	691a      	ldr	r2, [r3, #16]
 8001134:	4b57      	ldr	r3, [pc, #348]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001136:	430a      	orrs	r2, r1
 8001138:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800113a:	4b56      	ldr	r3, [pc, #344]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	4b55      	ldr	r3, [pc, #340]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001140:	2180      	movs	r1, #128	; 0x80
 8001142:	0049      	lsls	r1, r1, #1
 8001144:	430a      	orrs	r2, r1
 8001146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001148:	f7ff fc42 	bl	80009d0 <HAL_GetTick>
 800114c:	0003      	movs	r3, r0
 800114e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001152:	f7ff fc3d 	bl	80009d0 <HAL_GetTick>
 8001156:	0002      	movs	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e209      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001164:	4b4b      	ldr	r3, [pc, #300]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	4013      	ands	r3, r2
 800116e:	d0f0      	beq.n	8001152 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001170:	4b48      	ldr	r3, [pc, #288]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	4a4a      	ldr	r2, [pc, #296]	; (80012a0 <HAL_RCC_OscConfig+0x338>)
 8001176:	4013      	ands	r3, r2
 8001178:	0019      	movs	r1, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	021a      	lsls	r2, r3, #8
 8001180:	4b44      	ldr	r3, [pc, #272]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001182:	430a      	orrs	r2, r1
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	e01b      	b.n	80011c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001188:	4b42      	ldr	r3, [pc, #264]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	4b41      	ldr	r3, [pc, #260]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800118e:	4949      	ldr	r1, [pc, #292]	; (80012b4 <HAL_RCC_OscConfig+0x34c>)
 8001190:	400a      	ands	r2, r1
 8001192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001194:	f7ff fc1c 	bl	80009d0 <HAL_GetTick>
 8001198:	0003      	movs	r3, r0
 800119a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800119c:	e008      	b.n	80011b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800119e:	f7ff fc17 	bl	80009d0 <HAL_GetTick>
 80011a2:	0002      	movs	r2, r0
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e1e3      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011b0:	4b38      	ldr	r3, [pc, #224]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	2380      	movs	r3, #128	; 0x80
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	4013      	ands	r3, r2
 80011ba:	d1f0      	bne.n	800119e <HAL_RCC_OscConfig+0x236>
 80011bc:	e000      	b.n	80011c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011be:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2208      	movs	r2, #8
 80011c6:	4013      	ands	r3, r2
 80011c8:	d047      	beq.n	800125a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80011ca:	4b32      	ldr	r3, [pc, #200]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	2238      	movs	r2, #56	; 0x38
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b18      	cmp	r3, #24
 80011d4:	d10a      	bne.n	80011ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80011d6:	4b2f      	ldr	r3, [pc, #188]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80011d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011da:	2202      	movs	r2, #2
 80011dc:	4013      	ands	r3, r2
 80011de:	d03c      	beq.n	800125a <HAL_RCC_OscConfig+0x2f2>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d138      	bne.n	800125a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e1c5      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d019      	beq.n	8001228 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80011f4:	4b27      	ldr	r3, [pc, #156]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80011f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011f8:	4b26      	ldr	r3, [pc, #152]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 80011fa:	2101      	movs	r1, #1
 80011fc:	430a      	orrs	r2, r1
 80011fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001200:	f7ff fbe6 	bl	80009d0 <HAL_GetTick>
 8001204:	0003      	movs	r3, r0
 8001206:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800120a:	f7ff fbe1 	bl	80009d0 <HAL_GetTick>
 800120e:	0002      	movs	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e1ad      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800121c:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800121e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001220:	2202      	movs	r2, #2
 8001222:	4013      	ands	r3, r2
 8001224:	d0f1      	beq.n	800120a <HAL_RCC_OscConfig+0x2a2>
 8001226:	e018      	b.n	800125a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001228:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800122a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800122e:	2101      	movs	r1, #1
 8001230:	438a      	bics	r2, r1
 8001232:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	f7ff fbcc 	bl	80009d0 <HAL_GetTick>
 8001238:	0003      	movs	r3, r0
 800123a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800123c:	e008      	b.n	8001250 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800123e:	f7ff fbc7 	bl	80009d0 <HAL_GetTick>
 8001242:	0002      	movs	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e193      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001250:	4b10      	ldr	r3, [pc, #64]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001252:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001254:	2202      	movs	r2, #2
 8001256:	4013      	ands	r3, r2
 8001258:	d1f1      	bne.n	800123e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2204      	movs	r2, #4
 8001260:	4013      	ands	r3, r2
 8001262:	d100      	bne.n	8001266 <HAL_RCC_OscConfig+0x2fe>
 8001264:	e0c6      	b.n	80013f4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001266:	231f      	movs	r3, #31
 8001268:	18fb      	adds	r3, r7, r3
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2238      	movs	r2, #56	; 0x38
 8001274:	4013      	ands	r3, r2
 8001276:	2b20      	cmp	r3, #32
 8001278:	d11e      	bne.n	80012b8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_RCC_OscConfig+0x32c>)
 800127c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800127e:	2202      	movs	r2, #2
 8001280:	4013      	ands	r3, r2
 8001282:	d100      	bne.n	8001286 <HAL_RCC_OscConfig+0x31e>
 8001284:	e0b6      	b.n	80013f4 <HAL_RCC_OscConfig+0x48c>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d000      	beq.n	8001290 <HAL_RCC_OscConfig+0x328>
 800128e:	e0b1      	b.n	80013f4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e171      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
 8001294:	40021000 	.word	0x40021000
 8001298:	fffeffff 	.word	0xfffeffff
 800129c:	fffbffff 	.word	0xfffbffff
 80012a0:	ffff80ff 	.word	0xffff80ff
 80012a4:	ffffc7ff 	.word	0xffffc7ff
 80012a8:	00f42400 	.word	0x00f42400
 80012ac:	2000001c 	.word	0x2000001c
 80012b0:	20000020 	.word	0x20000020
 80012b4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012b8:	4bb1      	ldr	r3, [pc, #708]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80012ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	055b      	lsls	r3, r3, #21
 80012c0:	4013      	ands	r3, r2
 80012c2:	d101      	bne.n	80012c8 <HAL_RCC_OscConfig+0x360>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e000      	b.n	80012ca <HAL_RCC_OscConfig+0x362>
 80012c8:	2300      	movs	r3, #0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d011      	beq.n	80012f2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80012ce:	4bac      	ldr	r3, [pc, #688]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80012d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012d2:	4bab      	ldr	r3, [pc, #684]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80012d4:	2180      	movs	r1, #128	; 0x80
 80012d6:	0549      	lsls	r1, r1, #21
 80012d8:	430a      	orrs	r2, r1
 80012da:	63da      	str	r2, [r3, #60]	; 0x3c
 80012dc:	4ba8      	ldr	r3, [pc, #672]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80012de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012e0:	2380      	movs	r3, #128	; 0x80
 80012e2:	055b      	lsls	r3, r3, #21
 80012e4:	4013      	ands	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80012ea:	231f      	movs	r3, #31
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012f2:	4ba4      	ldr	r3, [pc, #656]	; (8001584 <HAL_RCC_OscConfig+0x61c>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	4013      	ands	r3, r2
 80012fc:	d11a      	bne.n	8001334 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012fe:	4ba1      	ldr	r3, [pc, #644]	; (8001584 <HAL_RCC_OscConfig+0x61c>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4ba0      	ldr	r3, [pc, #640]	; (8001584 <HAL_RCC_OscConfig+0x61c>)
 8001304:	2180      	movs	r1, #128	; 0x80
 8001306:	0049      	lsls	r1, r1, #1
 8001308:	430a      	orrs	r2, r1
 800130a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800130c:	f7ff fb60 	bl	80009d0 <HAL_GetTick>
 8001310:	0003      	movs	r3, r0
 8001312:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001314:	e008      	b.n	8001328 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001316:	f7ff fb5b 	bl	80009d0 <HAL_GetTick>
 800131a:	0002      	movs	r2, r0
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	2b02      	cmp	r3, #2
 8001322:	d901      	bls.n	8001328 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001324:	2303      	movs	r3, #3
 8001326:	e127      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001328:	4b96      	ldr	r3, [pc, #600]	; (8001584 <HAL_RCC_OscConfig+0x61c>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	2380      	movs	r3, #128	; 0x80
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4013      	ands	r3, r2
 8001332:	d0f0      	beq.n	8001316 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d106      	bne.n	800134a <HAL_RCC_OscConfig+0x3e2>
 800133c:	4b90      	ldr	r3, [pc, #576]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800133e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001340:	4b8f      	ldr	r3, [pc, #572]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001342:	2101      	movs	r1, #1
 8001344:	430a      	orrs	r2, r1
 8001346:	65da      	str	r2, [r3, #92]	; 0x5c
 8001348:	e01c      	b.n	8001384 <HAL_RCC_OscConfig+0x41c>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	2b05      	cmp	r3, #5
 8001350:	d10c      	bne.n	800136c <HAL_RCC_OscConfig+0x404>
 8001352:	4b8b      	ldr	r3, [pc, #556]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001354:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001356:	4b8a      	ldr	r3, [pc, #552]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001358:	2104      	movs	r1, #4
 800135a:	430a      	orrs	r2, r1
 800135c:	65da      	str	r2, [r3, #92]	; 0x5c
 800135e:	4b88      	ldr	r3, [pc, #544]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001360:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001362:	4b87      	ldr	r3, [pc, #540]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001364:	2101      	movs	r1, #1
 8001366:	430a      	orrs	r2, r1
 8001368:	65da      	str	r2, [r3, #92]	; 0x5c
 800136a:	e00b      	b.n	8001384 <HAL_RCC_OscConfig+0x41c>
 800136c:	4b84      	ldr	r3, [pc, #528]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800136e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001370:	4b83      	ldr	r3, [pc, #524]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001372:	2101      	movs	r1, #1
 8001374:	438a      	bics	r2, r1
 8001376:	65da      	str	r2, [r3, #92]	; 0x5c
 8001378:	4b81      	ldr	r3, [pc, #516]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800137a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800137c:	4b80      	ldr	r3, [pc, #512]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800137e:	2104      	movs	r1, #4
 8001380:	438a      	bics	r2, r1
 8001382:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d014      	beq.n	80013b6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138c:	f7ff fb20 	bl	80009d0 <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001394:	e009      	b.n	80013aa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001396:	f7ff fb1b 	bl	80009d0 <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	4a79      	ldr	r2, [pc, #484]	; (8001588 <HAL_RCC_OscConfig+0x620>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e0e6      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013aa:	4b75      	ldr	r3, [pc, #468]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80013ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ae:	2202      	movs	r2, #2
 80013b0:	4013      	ands	r3, r2
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x42e>
 80013b4:	e013      	b.n	80013de <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b6:	f7ff fb0b 	bl	80009d0 <HAL_GetTick>
 80013ba:	0003      	movs	r3, r0
 80013bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013be:	e009      	b.n	80013d4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c0:	f7ff fb06 	bl	80009d0 <HAL_GetTick>
 80013c4:	0002      	movs	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	4a6f      	ldr	r2, [pc, #444]	; (8001588 <HAL_RCC_OscConfig+0x620>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e0d1      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013d4:	4b6a      	ldr	r3, [pc, #424]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80013d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d8:	2202      	movs	r2, #2
 80013da:	4013      	ands	r3, r2
 80013dc:	d1f0      	bne.n	80013c0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80013de:	231f      	movs	r3, #31
 80013e0:	18fb      	adds	r3, r7, r3
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d105      	bne.n	80013f4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80013e8:	4b65      	ldr	r3, [pc, #404]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80013ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013ec:	4b64      	ldr	r3, [pc, #400]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80013ee:	4967      	ldr	r1, [pc, #412]	; (800158c <HAL_RCC_OscConfig+0x624>)
 80013f0:	400a      	ands	r2, r1
 80013f2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d100      	bne.n	80013fe <HAL_RCC_OscConfig+0x496>
 80013fc:	e0bb      	b.n	8001576 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013fe:	4b60      	ldr	r3, [pc, #384]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	2238      	movs	r2, #56	; 0x38
 8001404:	4013      	ands	r3, r2
 8001406:	2b10      	cmp	r3, #16
 8001408:	d100      	bne.n	800140c <HAL_RCC_OscConfig+0x4a4>
 800140a:	e07b      	b.n	8001504 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	2b02      	cmp	r3, #2
 8001412:	d156      	bne.n	80014c2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001414:	4b5a      	ldr	r3, [pc, #360]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b59      	ldr	r3, [pc, #356]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800141a:	495d      	ldr	r1, [pc, #372]	; (8001590 <HAL_RCC_OscConfig+0x628>)
 800141c:	400a      	ands	r2, r1
 800141e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001420:	f7ff fad6 	bl	80009d0 <HAL_GetTick>
 8001424:	0003      	movs	r3, r0
 8001426:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001428:	e008      	b.n	800143c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800142a:	f7ff fad1 	bl	80009d0 <HAL_GetTick>
 800142e:	0002      	movs	r2, r0
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e09d      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800143c:	4b50      	ldr	r3, [pc, #320]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	2380      	movs	r3, #128	; 0x80
 8001442:	049b      	lsls	r3, r3, #18
 8001444:	4013      	ands	r3, r2
 8001446:	d1f0      	bne.n	800142a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001448:	4b4d      	ldr	r3, [pc, #308]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	4a51      	ldr	r2, [pc, #324]	; (8001594 <HAL_RCC_OscConfig+0x62c>)
 800144e:	4013      	ands	r3, r2
 8001450:	0019      	movs	r1, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a1a      	ldr	r2, [r3, #32]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	431a      	orrs	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001474:	431a      	orrs	r2, r3
 8001476:	4b42      	ldr	r3, [pc, #264]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001478:	430a      	orrs	r2, r1
 800147a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800147c:	4b40      	ldr	r3, [pc, #256]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b3f      	ldr	r3, [pc, #252]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001482:	2180      	movs	r1, #128	; 0x80
 8001484:	0449      	lsls	r1, r1, #17
 8001486:	430a      	orrs	r2, r1
 8001488:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800148a:	4b3d      	ldr	r3, [pc, #244]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 800148c:	68da      	ldr	r2, [r3, #12]
 800148e:	4b3c      	ldr	r3, [pc, #240]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001490:	2180      	movs	r1, #128	; 0x80
 8001492:	0549      	lsls	r1, r1, #21
 8001494:	430a      	orrs	r2, r1
 8001496:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff fa9a 	bl	80009d0 <HAL_GetTick>
 800149c:	0003      	movs	r3, r0
 800149e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a2:	f7ff fa95 	bl	80009d0 <HAL_GetTick>
 80014a6:	0002      	movs	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e061      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014b4:	4b32      	ldr	r3, [pc, #200]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	049b      	lsls	r3, r3, #18
 80014bc:	4013      	ands	r3, r2
 80014be:	d0f0      	beq.n	80014a2 <HAL_RCC_OscConfig+0x53a>
 80014c0:	e059      	b.n	8001576 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c2:	4b2f      	ldr	r3, [pc, #188]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	4b2e      	ldr	r3, [pc, #184]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80014c8:	4931      	ldr	r1, [pc, #196]	; (8001590 <HAL_RCC_OscConfig+0x628>)
 80014ca:	400a      	ands	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ce:	f7ff fa7f 	bl	80009d0 <HAL_GetTick>
 80014d2:	0003      	movs	r3, r0
 80014d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d8:	f7ff fa7a 	bl	80009d0 <HAL_GetTick>
 80014dc:	0002      	movs	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e046      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	049b      	lsls	r3, r3, #18
 80014f2:	4013      	ands	r3, r2
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	4b21      	ldr	r3, [pc, #132]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 80014fc:	4926      	ldr	r1, [pc, #152]	; (8001598 <HAL_RCC_OscConfig+0x630>)
 80014fe:	400a      	ands	r2, r1
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	e038      	b.n	8001576 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	69db      	ldr	r3, [r3, #28]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d101      	bne.n	8001510 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e033      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001510:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <HAL_RCC_OscConfig+0x618>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	2203      	movs	r2, #3
 800151a:	401a      	ands	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	429a      	cmp	r2, r3
 8001522:	d126      	bne.n	8001572 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	2270      	movs	r2, #112	; 0x70
 8001528:	401a      	ands	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800152e:	429a      	cmp	r2, r3
 8001530:	d11f      	bne.n	8001572 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	23fe      	movs	r3, #254	; 0xfe
 8001536:	01db      	lsls	r3, r3, #7
 8001538:	401a      	ands	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001540:	429a      	cmp	r2, r3
 8001542:	d116      	bne.n	8001572 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	23f8      	movs	r3, #248	; 0xf8
 8001548:	039b      	lsls	r3, r3, #14
 800154a:	401a      	ands	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001550:	429a      	cmp	r2, r3
 8001552:	d10e      	bne.n	8001572 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001554:	697a      	ldr	r2, [r7, #20]
 8001556:	23e0      	movs	r3, #224	; 0xe0
 8001558:	051b      	lsls	r3, r3, #20
 800155a:	401a      	ands	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001560:	429a      	cmp	r2, r3
 8001562:	d106      	bne.n	8001572 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	0f5b      	lsrs	r3, r3, #29
 8001568:	075a      	lsls	r2, r3, #29
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800156e:	429a      	cmp	r2, r3
 8001570:	d001      	beq.n	8001576 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e000      	b.n	8001578 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001576:	2300      	movs	r3, #0
}
 8001578:	0018      	movs	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	b008      	add	sp, #32
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000
 8001584:	40007000 	.word	0x40007000
 8001588:	00001388 	.word	0x00001388
 800158c:	efffffff 	.word	0xefffffff
 8001590:	feffffff 	.word	0xfeffffff
 8001594:	11c1808c 	.word	0x11c1808c
 8001598:	eefefffc 	.word	0xeefefffc

0800159c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d101      	bne.n	80015b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e0e9      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015b0:	4b76      	ldr	r3, [pc, #472]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2207      	movs	r2, #7
 80015b6:	4013      	ands	r3, r2
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d91e      	bls.n	80015fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015be:	4b73      	ldr	r3, [pc, #460]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2207      	movs	r2, #7
 80015c4:	4393      	bics	r3, r2
 80015c6:	0019      	movs	r1, r3
 80015c8:	4b70      	ldr	r3, [pc, #448]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015d0:	f7ff f9fe 	bl	80009d0 <HAL_GetTick>
 80015d4:	0003      	movs	r3, r0
 80015d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015d8:	e009      	b.n	80015ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015da:	f7ff f9f9 	bl	80009d0 <HAL_GetTick>
 80015de:	0002      	movs	r2, r0
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	4a6a      	ldr	r2, [pc, #424]	; (8001790 <HAL_RCC_ClockConfig+0x1f4>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e0ca      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015ee:	4b67      	ldr	r3, [pc, #412]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2207      	movs	r2, #7
 80015f4:	4013      	ands	r3, r2
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d1ee      	bne.n	80015da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2202      	movs	r2, #2
 8001602:	4013      	ands	r3, r2
 8001604:	d015      	beq.n	8001632 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2204      	movs	r2, #4
 800160c:	4013      	ands	r3, r2
 800160e:	d006      	beq.n	800161e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001610:	4b60      	ldr	r3, [pc, #384]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	4b5f      	ldr	r3, [pc, #380]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001616:	21e0      	movs	r1, #224	; 0xe0
 8001618:	01c9      	lsls	r1, r1, #7
 800161a:	430a      	orrs	r2, r1
 800161c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800161e:	4b5d      	ldr	r3, [pc, #372]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	4a5d      	ldr	r2, [pc, #372]	; (8001798 <HAL_RCC_ClockConfig+0x1fc>)
 8001624:	4013      	ands	r3, r2
 8001626:	0019      	movs	r1, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	4b59      	ldr	r3, [pc, #356]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 800162e:	430a      	orrs	r2, r1
 8001630:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2201      	movs	r2, #1
 8001638:	4013      	ands	r3, r2
 800163a:	d057      	beq.n	80016ec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d107      	bne.n	8001654 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001644:	4b53      	ldr	r3, [pc, #332]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	029b      	lsls	r3, r3, #10
 800164c:	4013      	ands	r3, r2
 800164e:	d12b      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e097      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	2b02      	cmp	r3, #2
 800165a:	d107      	bne.n	800166c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800165c:	4b4d      	ldr	r3, [pc, #308]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	049b      	lsls	r3, r3, #18
 8001664:	4013      	ands	r3, r2
 8001666:	d11f      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e08b      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d107      	bne.n	8001684 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001674:	4b47      	ldr	r3, [pc, #284]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	4013      	ands	r3, r2
 800167e:	d113      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e07f      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	2b03      	cmp	r3, #3
 800168a:	d106      	bne.n	800169a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800168c:	4b41      	ldr	r3, [pc, #260]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 800168e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001690:	2202      	movs	r2, #2
 8001692:	4013      	ands	r3, r2
 8001694:	d108      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e074      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800169a:	4b3e      	ldr	r3, [pc, #248]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 800169c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800169e:	2202      	movs	r2, #2
 80016a0:	4013      	ands	r3, r2
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e06d      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016a8:	4b3a      	ldr	r3, [pc, #232]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	2207      	movs	r2, #7
 80016ae:	4393      	bics	r3, r2
 80016b0:	0019      	movs	r1, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	4b37      	ldr	r3, [pc, #220]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 80016b8:	430a      	orrs	r2, r1
 80016ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016bc:	f7ff f988 	bl	80009d0 <HAL_GetTick>
 80016c0:	0003      	movs	r3, r0
 80016c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c4:	e009      	b.n	80016da <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c6:	f7ff f983 	bl	80009d0 <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	4a2f      	ldr	r2, [pc, #188]	; (8001790 <HAL_RCC_ClockConfig+0x1f4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e054      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016da:	4b2e      	ldr	r3, [pc, #184]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	2238      	movs	r2, #56	; 0x38
 80016e0:	401a      	ands	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d1ec      	bne.n	80016c6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016ec:	4b27      	ldr	r3, [pc, #156]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2207      	movs	r2, #7
 80016f2:	4013      	ands	r3, r2
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d21e      	bcs.n	8001738 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fa:	4b24      	ldr	r3, [pc, #144]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2207      	movs	r2, #7
 8001700:	4393      	bics	r3, r2
 8001702:	0019      	movs	r1, r3
 8001704:	4b21      	ldr	r3, [pc, #132]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800170c:	f7ff f960 	bl	80009d0 <HAL_GetTick>
 8001710:	0003      	movs	r3, r0
 8001712:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001714:	e009      	b.n	800172a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001716:	f7ff f95b 	bl	80009d0 <HAL_GetTick>
 800171a:	0002      	movs	r2, r0
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	4a1b      	ldr	r2, [pc, #108]	; (8001790 <HAL_RCC_ClockConfig+0x1f4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d901      	bls.n	800172a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e02c      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800172a:	4b18      	ldr	r3, [pc, #96]	; (800178c <HAL_RCC_ClockConfig+0x1f0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2207      	movs	r2, #7
 8001730:	4013      	ands	r3, r2
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d1ee      	bne.n	8001716 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2204      	movs	r2, #4
 800173e:	4013      	ands	r3, r2
 8001740:	d009      	beq.n	8001756 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	4a15      	ldr	r2, [pc, #84]	; (800179c <HAL_RCC_ClockConfig+0x200>)
 8001748:	4013      	ands	r3, r2
 800174a:	0019      	movs	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68da      	ldr	r2, [r3, #12]
 8001750:	4b10      	ldr	r3, [pc, #64]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 8001752:	430a      	orrs	r2, r1
 8001754:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001756:	f000 f829 	bl	80017ac <HAL_RCC_GetSysClockFreq>
 800175a:	0001      	movs	r1, r0
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_RCC_ClockConfig+0x1f8>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	220f      	movs	r2, #15
 8001764:	401a      	ands	r2, r3
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <HAL_RCC_ClockConfig+0x204>)
 8001768:	0092      	lsls	r2, r2, #2
 800176a:	58d3      	ldr	r3, [r2, r3]
 800176c:	221f      	movs	r2, #31
 800176e:	4013      	ands	r3, r2
 8001770:	000a      	movs	r2, r1
 8001772:	40da      	lsrs	r2, r3
 8001774:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <HAL_RCC_ClockConfig+0x208>)
 8001776:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001778:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <HAL_RCC_ClockConfig+0x20c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	0018      	movs	r0, r3
 800177e:	f7ff f8cb 	bl	8000918 <HAL_InitTick>
 8001782:	0003      	movs	r3, r0
}
 8001784:	0018      	movs	r0, r3
 8001786:	46bd      	mov	sp, r7
 8001788:	b004      	add	sp, #16
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40022000 	.word	0x40022000
 8001790:	00001388 	.word	0x00001388
 8001794:	40021000 	.word	0x40021000
 8001798:	fffff0ff 	.word	0xfffff0ff
 800179c:	ffff8fff 	.word	0xffff8fff
 80017a0:	08003078 	.word	0x08003078
 80017a4:	2000001c 	.word	0x2000001c
 80017a8:	20000020 	.word	0x20000020

080017ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017b2:	4b3c      	ldr	r3, [pc, #240]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	2238      	movs	r2, #56	; 0x38
 80017b8:	4013      	ands	r3, r2
 80017ba:	d10f      	bne.n	80017dc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80017bc:	4b39      	ldr	r3, [pc, #228]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	0adb      	lsrs	r3, r3, #11
 80017c2:	2207      	movs	r2, #7
 80017c4:	4013      	ands	r3, r2
 80017c6:	2201      	movs	r2, #1
 80017c8:	409a      	lsls	r2, r3
 80017ca:	0013      	movs	r3, r2
 80017cc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80017ce:	6839      	ldr	r1, [r7, #0]
 80017d0:	4835      	ldr	r0, [pc, #212]	; (80018a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80017d2:	f7fe fca1 	bl	8000118 <__udivsi3>
 80017d6:	0003      	movs	r3, r0
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	e05d      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017dc:	4b31      	ldr	r3, [pc, #196]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2238      	movs	r2, #56	; 0x38
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d102      	bne.n	80017ee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017e8:	4b30      	ldr	r3, [pc, #192]	; (80018ac <HAL_RCC_GetSysClockFreq+0x100>)
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	e054      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ee:	4b2d      	ldr	r3, [pc, #180]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2238      	movs	r2, #56	; 0x38
 80017f4:	4013      	ands	r3, r2
 80017f6:	2b10      	cmp	r3, #16
 80017f8:	d138      	bne.n	800186c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80017fa:	4b2a      	ldr	r3, [pc, #168]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	2203      	movs	r2, #3
 8001800:	4013      	ands	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001804:	4b27      	ldr	r3, [pc, #156]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	091b      	lsrs	r3, r3, #4
 800180a:	2207      	movs	r2, #7
 800180c:	4013      	ands	r3, r2
 800180e:	3301      	adds	r3, #1
 8001810:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2b03      	cmp	r3, #3
 8001816:	d10d      	bne.n	8001834 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	4824      	ldr	r0, [pc, #144]	; (80018ac <HAL_RCC_GetSysClockFreq+0x100>)
 800181c:	f7fe fc7c 	bl	8000118 <__udivsi3>
 8001820:	0003      	movs	r3, r0
 8001822:	0019      	movs	r1, r3
 8001824:	4b1f      	ldr	r3, [pc, #124]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	227f      	movs	r2, #127	; 0x7f
 800182c:	4013      	ands	r3, r2
 800182e:	434b      	muls	r3, r1
 8001830:	617b      	str	r3, [r7, #20]
        break;
 8001832:	e00d      	b.n	8001850 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001834:	68b9      	ldr	r1, [r7, #8]
 8001836:	481c      	ldr	r0, [pc, #112]	; (80018a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001838:	f7fe fc6e 	bl	8000118 <__udivsi3>
 800183c:	0003      	movs	r3, r0
 800183e:	0019      	movs	r1, r3
 8001840:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	0a1b      	lsrs	r3, r3, #8
 8001846:	227f      	movs	r2, #127	; 0x7f
 8001848:	4013      	ands	r3, r2
 800184a:	434b      	muls	r3, r1
 800184c:	617b      	str	r3, [r7, #20]
        break;
 800184e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001850:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	0f5b      	lsrs	r3, r3, #29
 8001856:	2207      	movs	r2, #7
 8001858:	4013      	ands	r3, r2
 800185a:	3301      	adds	r3, #1
 800185c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	6978      	ldr	r0, [r7, #20]
 8001862:	f7fe fc59 	bl	8000118 <__udivsi3>
 8001866:	0003      	movs	r3, r0
 8001868:	613b      	str	r3, [r7, #16]
 800186a:	e015      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800186c:	4b0d      	ldr	r3, [pc, #52]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2238      	movs	r2, #56	; 0x38
 8001872:	4013      	ands	r3, r2
 8001874:	2b20      	cmp	r3, #32
 8001876:	d103      	bne.n	8001880 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001878:	2380      	movs	r3, #128	; 0x80
 800187a:	021b      	lsls	r3, r3, #8
 800187c:	613b      	str	r3, [r7, #16]
 800187e:	e00b      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001880:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2238      	movs	r2, #56	; 0x38
 8001886:	4013      	ands	r3, r2
 8001888:	2b18      	cmp	r3, #24
 800188a:	d103      	bne.n	8001894 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800188c:	23fa      	movs	r3, #250	; 0xfa
 800188e:	01db      	lsls	r3, r3, #7
 8001890:	613b      	str	r3, [r7, #16]
 8001892:	e001      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001898:	693b      	ldr	r3, [r7, #16]
}
 800189a:	0018      	movs	r0, r3
 800189c:	46bd      	mov	sp, r7
 800189e:	b006      	add	sp, #24
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	40021000 	.word	0x40021000
 80018a8:	00f42400 	.word	0x00f42400
 80018ac:	007a1200 	.word	0x007a1200

080018b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80018b8:	2313      	movs	r3, #19
 80018ba:	18fb      	adds	r3, r7, r3
 80018bc:	2200      	movs	r2, #0
 80018be:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80018c0:	2312      	movs	r3, #18
 80018c2:	18fb      	adds	r3, r7, r3
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	029b      	lsls	r3, r3, #10
 80018d0:	4013      	ands	r3, r2
 80018d2:	d100      	bne.n	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80018d4:	e0a3      	b.n	8001a1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018d6:	2011      	movs	r0, #17
 80018d8:	183b      	adds	r3, r7, r0
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018de:	4bc3      	ldr	r3, [pc, #780]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018e2:	2380      	movs	r3, #128	; 0x80
 80018e4:	055b      	lsls	r3, r3, #21
 80018e6:	4013      	ands	r3, r2
 80018e8:	d110      	bne.n	800190c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	4bc0      	ldr	r3, [pc, #768]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018ee:	4bbf      	ldr	r3, [pc, #764]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018f0:	2180      	movs	r1, #128	; 0x80
 80018f2:	0549      	lsls	r1, r1, #21
 80018f4:	430a      	orrs	r2, r1
 80018f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80018f8:	4bbc      	ldr	r3, [pc, #752]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018fc:	2380      	movs	r3, #128	; 0x80
 80018fe:	055b      	lsls	r3, r3, #21
 8001900:	4013      	ands	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001906:	183b      	adds	r3, r7, r0
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800190c:	4bb8      	ldr	r3, [pc, #736]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4bb7      	ldr	r3, [pc, #732]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001912:	2180      	movs	r1, #128	; 0x80
 8001914:	0049      	lsls	r1, r1, #1
 8001916:	430a      	orrs	r2, r1
 8001918:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800191a:	f7ff f859 	bl	80009d0 <HAL_GetTick>
 800191e:	0003      	movs	r3, r0
 8001920:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001922:	e00b      	b.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001924:	f7ff f854 	bl	80009d0 <HAL_GetTick>
 8001928:	0002      	movs	r2, r0
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d904      	bls.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001932:	2313      	movs	r3, #19
 8001934:	18fb      	adds	r3, r7, r3
 8001936:	2203      	movs	r2, #3
 8001938:	701a      	strb	r2, [r3, #0]
        break;
 800193a:	e005      	b.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800193c:	4bac      	ldr	r3, [pc, #688]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4013      	ands	r3, r2
 8001946:	d0ed      	beq.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001948:	2313      	movs	r3, #19
 800194a:	18fb      	adds	r3, r7, r3
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d154      	bne.n	80019fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001952:	4ba6      	ldr	r3, [pc, #664]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001954:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001956:	23c0      	movs	r3, #192	; 0xc0
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4013      	ands	r3, r2
 800195c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d019      	beq.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	429a      	cmp	r2, r3
 800196c:	d014      	beq.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800196e:	4b9f      	ldr	r3, [pc, #636]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001972:	4aa0      	ldr	r2, [pc, #640]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001974:	4013      	ands	r3, r2
 8001976:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001978:	4b9c      	ldr	r3, [pc, #624]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800197a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800197c:	4b9b      	ldr	r3, [pc, #620]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800197e:	2180      	movs	r1, #128	; 0x80
 8001980:	0249      	lsls	r1, r1, #9
 8001982:	430a      	orrs	r2, r1
 8001984:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001986:	4b99      	ldr	r3, [pc, #612]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001988:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800198a:	4b98      	ldr	r3, [pc, #608]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800198c:	499a      	ldr	r1, [pc, #616]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800198e:	400a      	ands	r2, r1
 8001990:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001992:	4b96      	ldr	r3, [pc, #600]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	2201      	movs	r2, #1
 800199c:	4013      	ands	r3, r2
 800199e:	d016      	beq.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff f816 	bl	80009d0 <HAL_GetTick>
 80019a4:	0003      	movs	r3, r0
 80019a6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019a8:	e00c      	b.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019aa:	f7ff f811 	bl	80009d0 <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	4a91      	ldr	r2, [pc, #580]	; (8001bfc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d904      	bls.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80019ba:	2313      	movs	r3, #19
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	2203      	movs	r2, #3
 80019c0:	701a      	strb	r2, [r3, #0]
            break;
 80019c2:	e004      	b.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019c4:	4b89      	ldr	r3, [pc, #548]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80019c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019c8:	2202      	movs	r2, #2
 80019ca:	4013      	ands	r3, r2
 80019cc:	d0ed      	beq.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80019ce:	2313      	movs	r3, #19
 80019d0:	18fb      	adds	r3, r7, r3
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d10a      	bne.n	80019ee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019d8:	4b84      	ldr	r3, [pc, #528]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80019da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019dc:	4a85      	ldr	r2, [pc, #532]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80019de:	4013      	ands	r3, r2
 80019e0:	0019      	movs	r1, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019e6:	4b81      	ldr	r3, [pc, #516]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80019e8:	430a      	orrs	r2, r1
 80019ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80019ec:	e00c      	b.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80019ee:	2312      	movs	r3, #18
 80019f0:	18fb      	adds	r3, r7, r3
 80019f2:	2213      	movs	r2, #19
 80019f4:	18ba      	adds	r2, r7, r2
 80019f6:	7812      	ldrb	r2, [r2, #0]
 80019f8:	701a      	strb	r2, [r3, #0]
 80019fa:	e005      	b.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80019fc:	2312      	movs	r3, #18
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	2213      	movs	r2, #19
 8001a02:	18ba      	adds	r2, r7, r2
 8001a04:	7812      	ldrb	r2, [r2, #0]
 8001a06:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a08:	2311      	movs	r3, #17
 8001a0a:	18fb      	adds	r3, r7, r3
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d105      	bne.n	8001a1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a12:	4b76      	ldr	r3, [pc, #472]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a16:	4b75      	ldr	r3, [pc, #468]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a18:	4979      	ldr	r1, [pc, #484]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2201      	movs	r2, #1
 8001a24:	4013      	ands	r3, r2
 8001a26:	d009      	beq.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a28:	4b70      	ldr	r3, [pc, #448]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	4393      	bics	r3, r2
 8001a30:	0019      	movs	r1, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	4b6d      	ldr	r3, [pc, #436]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2202      	movs	r2, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	d009      	beq.n	8001a5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a46:	4b69      	ldr	r3, [pc, #420]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	4393      	bics	r3, r2
 8001a4e:	0019      	movs	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	4b65      	ldr	r3, [pc, #404]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a56:	430a      	orrs	r2, r1
 8001a58:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2210      	movs	r2, #16
 8001a60:	4013      	ands	r3, r2
 8001a62:	d009      	beq.n	8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a64:	4b61      	ldr	r3, [pc, #388]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a68:	4a66      	ldr	r2, [pc, #408]	; (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	0019      	movs	r1, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	4b5e      	ldr	r3, [pc, #376]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a74:	430a      	orrs	r2, r1
 8001a76:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	2380      	movs	r3, #128	; 0x80
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4013      	ands	r3, r2
 8001a82:	d009      	beq.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a84:	4b59      	ldr	r3, [pc, #356]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a88:	4a5f      	ldr	r2, [pc, #380]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	0019      	movs	r1, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	699a      	ldr	r2, [r3, #24]
 8001a92:	4b56      	ldr	r3, [pc, #344]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001a94:	430a      	orrs	r2, r1
 8001a96:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d009      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001aa4:	4b51      	ldr	r3, [pc, #324]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa8:	4a58      	ldr	r2, [pc, #352]	; (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001aaa:	4013      	ands	r3, r2
 8001aac:	0019      	movs	r1, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	69da      	ldr	r2, [r3, #28]
 8001ab2:	4b4e      	ldr	r3, [pc, #312]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2220      	movs	r2, #32
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d009      	beq.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ac2:	4b4a      	ldr	r3, [pc, #296]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ac6:	4a52      	ldr	r2, [pc, #328]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	0019      	movs	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	691a      	ldr	r2, [r3, #16]
 8001ad0:	4b46      	ldr	r3, [pc, #280]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	2380      	movs	r3, #128	; 0x80
 8001adc:	01db      	lsls	r3, r3, #7
 8001ade:	4013      	ands	r3, r2
 8001ae0:	d015      	beq.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ae2:	4b42      	ldr	r3, [pc, #264]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	0899      	lsrs	r1, r3, #2
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a1a      	ldr	r2, [r3, #32]
 8001aee:	4b3f      	ldr	r3, [pc, #252]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001af0:	430a      	orrs	r2, r1
 8001af2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a1a      	ldr	r2, [r3, #32]
 8001af8:	2380      	movs	r3, #128	; 0x80
 8001afa:	05db      	lsls	r3, r3, #23
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d106      	bne.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001b00:	4b3a      	ldr	r3, [pc, #232]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b02:	68da      	ldr	r2, [r3, #12]
 8001b04:	4b39      	ldr	r3, [pc, #228]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b06:	2180      	movs	r1, #128	; 0x80
 8001b08:	0249      	lsls	r1, r1, #9
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	031b      	lsls	r3, r3, #12
 8001b16:	4013      	ands	r3, r2
 8001b18:	d009      	beq.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001b1a:	4b34      	ldr	r3, [pc, #208]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b1e:	2240      	movs	r2, #64	; 0x40
 8001b20:	4393      	bics	r3, r2
 8001b22:	0019      	movs	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b28:	4b30      	ldr	r3, [pc, #192]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	2380      	movs	r3, #128	; 0x80
 8001b34:	039b      	lsls	r3, r3, #14
 8001b36:	4013      	ands	r3, r2
 8001b38:	d016      	beq.n	8001b68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001b3a:	4b2c      	ldr	r3, [pc, #176]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3e:	4a35      	ldr	r2, [pc, #212]	; (8001c14 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	0019      	movs	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b48:	4b28      	ldr	r3, [pc, #160]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b52:	2380      	movs	r3, #128	; 0x80
 8001b54:	03db      	lsls	r3, r3, #15
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d106      	bne.n	8001b68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001b5a:	4b24      	ldr	r3, [pc, #144]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b5c:	68da      	ldr	r2, [r3, #12]
 8001b5e:	4b23      	ldr	r3, [pc, #140]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b60:	2180      	movs	r1, #128	; 0x80
 8001b62:	0449      	lsls	r1, r1, #17
 8001b64:	430a      	orrs	r2, r1
 8001b66:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	2380      	movs	r3, #128	; 0x80
 8001b6e:	03db      	lsls	r3, r3, #15
 8001b70:	4013      	ands	r3, r2
 8001b72:	d016      	beq.n	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001b74:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b78:	4a27      	ldr	r2, [pc, #156]	; (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b84:	430a      	orrs	r2, r1
 8001b86:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b8c:	2380      	movs	r3, #128	; 0x80
 8001b8e:	045b      	lsls	r3, r3, #17
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d106      	bne.n	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001b94:	4b15      	ldr	r3, [pc, #84]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b96:	68da      	ldr	r2, [r3, #12]
 8001b98:	4b14      	ldr	r3, [pc, #80]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b9a:	2180      	movs	r1, #128	; 0x80
 8001b9c:	0449      	lsls	r1, r1, #17
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	2380      	movs	r3, #128	; 0x80
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	4013      	ands	r3, r2
 8001bac:	d016      	beq.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001bae:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bb2:	4a1a      	ldr	r2, [pc, #104]	; (8001c1c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	695a      	ldr	r2, [r3, #20]
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695a      	ldr	r2, [r3, #20]
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	01db      	lsls	r3, r3, #7
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d106      	bne.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bd4:	2180      	movs	r1, #128	; 0x80
 8001bd6:	0249      	lsls	r1, r1, #9
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001bdc:	2312      	movs	r3, #18
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	781b      	ldrb	r3, [r3, #0]
}
 8001be2:	0018      	movs	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b006      	add	sp, #24
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	46c0      	nop			; (mov r8, r8)
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40007000 	.word	0x40007000
 8001bf4:	fffffcff 	.word	0xfffffcff
 8001bf8:	fffeffff 	.word	0xfffeffff
 8001bfc:	00001388 	.word	0x00001388
 8001c00:	efffffff 	.word	0xefffffff
 8001c04:	fffff3ff 	.word	0xfffff3ff
 8001c08:	fff3ffff 	.word	0xfff3ffff
 8001c0c:	ffcfffff 	.word	0xffcfffff
 8001c10:	ffffcfff 	.word	0xffffcfff
 8001c14:	ffbfffff 	.word	0xffbfffff
 8001c18:	feffffff 	.word	0xfeffffff
 8001c1c:	ffff3fff 	.word	0xffff3fff

08001c20 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @note (1) Peripheral is not available on all devices
  * @note (2) Peripheral clock selection is not available on all devices
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2S1 | \
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a3f      	ldr	r2, [pc, #252]	; (8001d28 <HAL_RCCEx_GetPeriphCLKConfig+0x108>)
 8001c2c:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_RTC ;

#if defined(RCC_CCIPR_LPTIM1SEL) && defined(RCC_CCIPR_LPTIM2SEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM1;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	22c0      	movs	r2, #192	; 0xc0
 8001c34:	00d2      	lsls	r2, r2, #3
 8001c36:	431a      	orrs	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	601a      	str	r2, [r3, #0]
#endif /* RCC_CCIPR_LPTIM1SEL && RCC_CCIPR_LPTIM2SEL */
#if defined(RCC_CCIPR_RNGSEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_RNG;
#endif /* RCC_CCIPR_RNGSEL */
#if defined(RCC_CCIPR_LPUART1SEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART1;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2210      	movs	r2, #16
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	601a      	str	r2, [r3, #0]
#endif /* RCC_CCIPR_LPUART1SEL */
#if defined(RCC_CCIPR_LPUART2SEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART2;
#endif /* RCC_CCIPR_LPUART2SEL */
#if defined(RCC_CCIPR_CECSEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_CEC;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2280      	movs	r2, #128	; 0x80
 8001c4e:	0312      	lsls	r2, r2, #12
 8001c50:	431a      	orrs	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	601a      	str	r2, [r3, #0]
#endif /* RCC_CCIPR_CECSEL */
#if defined(RCC_CCIPR_TIM1SEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM1;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0392      	lsls	r2, r2, #14
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	601a      	str	r2, [r3, #0]
#endif /* RCC_CCIPR_TIM1SEL */
#if defined(RCC_CCIPR_TIM15SEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM15;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2280      	movs	r2, #128	; 0x80
 8001c6a:	03d2      	lsls	r2, r2, #15
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	601a      	str	r2, [r3, #0]
#endif /* RCC_CCIPR_TIM15SEL */
#if defined(RCC_CCIPR_USART2SEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART2;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2202      	movs	r2, #2
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	601a      	str	r2, [r3, #0]
#endif /* RCC_CCIPR2_USBSEL */
#if defined(RCC_CCIPR2_FDCANSEL)
  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_FDCAN;
#endif /* RCC_CCIPR_FDCANSEL */
  /* Get the USART1 clock source ---------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 8001c7e:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c82:	2203      	movs	r2, #3
 8001c84:	401a      	ands	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	605a      	str	r2, [r3, #4]
#if defined(RCC_CCIPR_USART2SEL)
  /* Get the USART2 clock source ---------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 8001c8a:	4b28      	ldr	r3, [pc, #160]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8e:	220c      	movs	r2, #12
 8001c90:	401a      	ands	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	609a      	str	r2, [r3, #8]
  /* Get the USART3 clock source ---------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
#endif /* RCC_CCIPR_USART3SEL */
#if defined(RCC_CCIPR_LPUART1SEL)
  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 8001c96:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001c98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c9a:	23c0      	movs	r3, #192	; 0xc0
 8001c9c:	011b      	lsls	r3, r3, #4
 8001c9e:	401a      	ands	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	60da      	str	r2, [r3, #12]
#if defined(RCC_CCIPR_LPUART2SEL)
  /* Get the LPUART2 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart2ClockSelection = __HAL_RCC_GET_LPUART2_SOURCE();
#endif /* RCC_CCIPR_LPUART2SEL */
  /* Get the I2C1 clock source -----------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 8001ca4:	4b21      	ldr	r3, [pc, #132]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001ca6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ca8:	23c0      	movs	r3, #192	; 0xc0
 8001caa:	019b      	lsls	r3, r3, #6
 8001cac:	401a      	ands	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	611a      	str	r2, [r3, #16]
  /* Get the I2C2 clock source -----------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
#endif /* RCC_CCIPR_I2C2SEL */
#if defined(RCC_CCIPR_LPTIM1SEL)
  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001cb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001cb6:	23c0      	movs	r3, #192	; 0xc0
 8001cb8:	031b      	lsls	r3, r3, #12
 8001cba:	401a      	ands	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	619a      	str	r2, [r3, #24]
#endif /* RCC_CCIPR_LPTIM1SEL */
#if defined(RCC_CCIPR_LPTIM2SEL)
  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001cc2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001cc4:	23c0      	movs	r3, #192	; 0xc0
 8001cc6:	039b      	lsls	r3, r3, #14
 8001cc8:	401a      	ands	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	61da      	str	r2, [r3, #28]
#endif /* RCC_CCIPR_LPTIM2SEL */
#if defined(RCC_CCIPR_TIM1SEL)
  /* Get the TIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Tim1ClockSelection  = __HAL_RCC_GET_TIM1_SOURCE();
 8001cce:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001cd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001cd2:	2380      	movs	r3, #128	; 0x80
 8001cd4:	03db      	lsls	r3, r3, #15
 8001cd6:	401a      	ands	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* RCC_CCIPR_TIM1SEL */
#if defined(RCC_CCIPR_TIM15SEL)
  /* Get the TIM15 clock source ---------------------------------------------*/
  PeriphClkInit->Tim15ClockSelection  = __HAL_RCC_GET_TIM15_SOURCE();
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001cde:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	045b      	lsls	r3, r3, #17
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* RCC_CCIPR_TIM15SEL */
  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001cec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cee:	23c0      	movs	r3, #192	; 0xc0
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	401a      	ands	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(RCC_CCIPR_RNGSEL)
  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
#endif  /* RCC_CCIPR_RNGSEL */
  /* Get the ADC clock source -----------------------------------------------*/
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfc:	0f9b      	lsrs	r3, r3, #30
 8001cfe:	079a      	lsls	r2, r3, #30
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	621a      	str	r2, [r3, #32]
#if defined(RCC_CCIPR_CECSEL)
  /* Get the CEC clock source -----------------------------------------------*/
  PeriphClkInit->CecClockSelection     = __HAL_RCC_GET_CEC_SOURCE();
 8001d04:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d08:	2240      	movs	r2, #64	; 0x40
 8001d0a:	401a      	ands	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	625a      	str	r2, [r3, #36]	; 0x24
#if defined(RCC_CCIPR2_FDCANSEL)
  /* Get the FDCAN clock source -----------------------------------------------*/
  PeriphClkInit->FdcanClockSelection     = __HAL_RCC_GET_FDCAN_SOURCE();
#endif  /* RCC_CCIPR2_FDCANSEL */
  /* Get the I2S1 clock source -----------------------------------------------*/
  PeriphClkInit->I2s1ClockSelection    = __HAL_RCC_GET_I2S1_SOURCE();
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <HAL_RCCEx_GetPeriphCLKConfig+0x10c>)
 8001d12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001d14:	23c0      	movs	r3, #192	; 0xc0
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	401a      	ands	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	615a      	str	r2, [r3, #20]
#if defined(RCC_CCIPR2_I2S2SEL)
  /* Get the I2S2 clock source -----------------------------------------------*/
  PeriphClkInit->I2s2ClockSelection    = __HAL_RCC_GET_I2S2_SOURCE();
#endif /* RCC_CCIPR2_I2S2SEL */
}
 8001d1e:	46c0      	nop			; (mov r8, r8)
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b002      	add	sp, #8
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	00024821 	.word	0x00024821
 8001d2c:	40021000 	.word	0x40021000

08001d30 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d30:	b5b0      	push	{r4, r5, r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d38:	230f      	movs	r3, #15
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d100      	bne.n	8001d48 <HAL_RTC_Init+0x18>
 8001d46:	e080      	b.n	8001e4a <HAL_RTC_Init+0x11a>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2229      	movs	r2, #41	; 0x29
 8001d4c:	5c9b      	ldrb	r3, [r3, r2]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10b      	bne.n	8001d6c <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2228      	movs	r2, #40	; 0x28
 8001d58:	2100      	movs	r1, #0
 8001d5a:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2288      	movs	r2, #136	; 0x88
 8001d60:	0212      	lsls	r2, r2, #8
 8001d62:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	0018      	movs	r0, r3
 8001d68:	f7fe fc66 	bl	8000638 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2229      	movs	r2, #41	; 0x29
 8001d70:	2102      	movs	r1, #2
 8001d72:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	22ca      	movs	r2, #202	; 0xca
 8001d7a:	625a      	str	r2, [r3, #36]	; 0x24
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2253      	movs	r2, #83	; 0x53
 8001d82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001d84:	250f      	movs	r5, #15
 8001d86:	197c      	adds	r4, r7, r5
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f000 fbef 	bl	800256e <RTC_EnterInitMode>
 8001d90:	0003      	movs	r3, r0
 8001d92:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 8001d94:	0028      	movs	r0, r5
 8001d96:	183b      	adds	r3, r7, r0
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d148      	bne.n	8001e30 <HAL_RTC_Init+0x100>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	699a      	ldr	r2, [r3, #24]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	492b      	ldr	r1, [pc, #172]	; (8001e58 <HAL_RTC_Init+0x128>)
 8001daa:	400a      	ands	r2, r1
 8001dac:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6999      	ldr	r1, [r3, #24]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	695b      	ldr	r3, [r3, #20]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6912      	ldr	r2, [r2, #16]
 8001dd4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6919      	ldr	r1, [r3, #16]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	041a      	lsls	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001dea:	0005      	movs	r5, r0
 8001dec:	183c      	adds	r4, r7, r0
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	0018      	movs	r0, r3
 8001df2:	f000 fbff 	bl	80025f4 <RTC_ExitInitMode>
 8001df6:	0003      	movs	r3, r0
 8001df8:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 8001dfa:	197b      	adds	r3, r7, r5
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d116      	bne.n	8001e30 <HAL_RTC_Init+0x100>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	699a      	ldr	r2, [r3, #24]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	00d2      	lsls	r2, r2, #3
 8001e0e:	08d2      	lsrs	r2, r2, #3
 8001e10:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6999      	ldr	r1, [r3, #24]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	431a      	orrs	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	22ff      	movs	r2, #255	; 0xff
 8001e36:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8001e38:	230f      	movs	r3, #15
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d103      	bne.n	8001e4a <HAL_RTC_Init+0x11a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2229      	movs	r2, #41	; 0x29
 8001e46:	2101      	movs	r1, #1
 8001e48:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8001e4a:	230f      	movs	r3, #15
 8001e4c:	18fb      	adds	r3, r7, r3
 8001e4e:	781b      	ldrb	r3, [r3, #0]
}
 8001e50:	0018      	movs	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	b004      	add	sp, #16
 8001e56:	bdb0      	pop	{r4, r5, r7, pc}
 8001e58:	fb8fffbf 	.word	0xfb8fffbf

08001e5c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001e5c:	b5b0      	push	{r4, r5, r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2228      	movs	r2, #40	; 0x28
 8001e6c:	5c9b      	ldrb	r3, [r3, r2]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d101      	bne.n	8001e76 <HAL_RTC_SetTime+0x1a>
 8001e72:	2302      	movs	r3, #2
 8001e74:	e092      	b.n	8001f9c <HAL_RTC_SetTime+0x140>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2228      	movs	r2, #40	; 0x28
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2229      	movs	r2, #41	; 0x29
 8001e82:	2102      	movs	r1, #2
 8001e84:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	22ca      	movs	r2, #202	; 0xca
 8001e8c:	625a      	str	r2, [r3, #36]	; 0x24
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2253      	movs	r2, #83	; 0x53
 8001e94:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001e96:	2513      	movs	r5, #19
 8001e98:	197c      	adds	r4, r7, r5
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f000 fb66 	bl	800256e <RTC_EnterInitMode>
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8001ea6:	197b      	adds	r3, r7, r5
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d162      	bne.n	8001f74 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d125      	bne.n	8001f00 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2240      	movs	r2, #64	; 0x40
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d102      	bne.n	8001ec6 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f000 fbd6 	bl	800267c <RTC_ByteToBcd2>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	785b      	ldrb	r3, [r3, #1]
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 fbcf 	bl	800267c <RTC_ByteToBcd2>
 8001ede:	0003      	movs	r3, r0
 8001ee0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8001ee2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	789b      	ldrb	r3, [r3, #2]
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f000 fbc7 	bl	800267c <RTC_ByteToBcd2>
 8001eee:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001ef0:	0022      	movs	r2, r4
 8001ef2:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	78db      	ldrb	r3, [r3, #3]
 8001ef8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8001efa:	4313      	orrs	r3, r2
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	e017      	b.n	8001f30 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	2240      	movs	r2, #64	; 0x40
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d102      	bne.n	8001f12 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	785b      	ldrb	r3, [r3, #1]
 8001f1c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8001f1e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001f24:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	78db      	ldrb	r3, [r3, #3]
 8001f2a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	491b      	ldr	r1, [pc, #108]	; (8001fa4 <HAL_RTC_SetTime+0x148>)
 8001f38:	400a      	ands	r2, r1
 8001f3a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699a      	ldr	r2, [r3, #24]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4918      	ldr	r1, [pc, #96]	; (8001fa8 <HAL_RTC_SetTime+0x14c>)
 8001f48:	400a      	ands	r2, r1
 8001f4a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6999      	ldr	r1, [r3, #24]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001f64:	2313      	movs	r3, #19
 8001f66:	18fc      	adds	r4, r7, r3
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f000 fb42 	bl	80025f4 <RTC_ExitInitMode>
 8001f70:	0003      	movs	r3, r0
 8001f72:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	22ff      	movs	r2, #255	; 0xff
 8001f7a:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8001f7c:	2313      	movs	r3, #19
 8001f7e:	18fb      	adds	r3, r7, r3
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d103      	bne.n	8001f8e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2229      	movs	r2, #41	; 0x29
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2228      	movs	r2, #40	; 0x28
 8001f92:	2100      	movs	r1, #0
 8001f94:	5499      	strb	r1, [r3, r2]

  return status;
 8001f96:	2313      	movs	r3, #19
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	781b      	ldrb	r3, [r3, #0]
}
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	b006      	add	sp, #24
 8001fa2:	bdb0      	pop	{r4, r5, r7, pc}
 8001fa4:	007f7f7f 	.word	0x007f7f7f
 8001fa8:	fffbffff 	.word	0xfffbffff

08001fac <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	045b      	lsls	r3, r3, #17
 8001fca:	0c5a      	lsrs	r2, r3, #17
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_RTC_GetTime+0xb4>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	0c1b      	lsrs	r3, r3, #16
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	223f      	movs	r2, #63	; 0x3f
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	0a1b      	lsrs	r3, r3, #8
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	227f      	movs	r2, #127	; 0x7f
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	227f      	movs	r2, #127	; 0x7f
 8002002:	4013      	ands	r3, r2
 8002004:	b2da      	uxtb	r2, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	0d9b      	lsrs	r3, r3, #22
 800200e:	b2db      	uxtb	r3, r3
 8002010:	2201      	movs	r2, #1
 8002012:	4013      	ands	r3, r2
 8002014:	b2da      	uxtb	r2, r3
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d11a      	bne.n	8002056 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	0018      	movs	r0, r3
 8002026:	f000 fb51 	bl	80026cc <RTC_Bcd2ToByte>
 800202a:	0003      	movs	r3, r0
 800202c:	001a      	movs	r2, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	785b      	ldrb	r3, [r3, #1]
 8002036:	0018      	movs	r0, r3
 8002038:	f000 fb48 	bl	80026cc <RTC_Bcd2ToByte>
 800203c:	0003      	movs	r3, r0
 800203e:	001a      	movs	r2, r3
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	789b      	ldrb	r3, [r3, #2]
 8002048:	0018      	movs	r0, r3
 800204a:	f000 fb3f 	bl	80026cc <RTC_Bcd2ToByte>
 800204e:	0003      	movs	r3, r0
 8002050:	001a      	movs	r2, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	0018      	movs	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	b006      	add	sp, #24
 800205e:	bd80      	pop	{r7, pc}
 8002060:	007f7f7f 	.word	0x007f7f7f

08002064 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002064:	b5b0      	push	{r4, r5, r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2228      	movs	r2, #40	; 0x28
 8002074:	5c9b      	ldrb	r3, [r3, r2]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d101      	bne.n	800207e <HAL_RTC_SetDate+0x1a>
 800207a:	2302      	movs	r3, #2
 800207c:	e07e      	b.n	800217c <HAL_RTC_SetDate+0x118>
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2228      	movs	r2, #40	; 0x28
 8002082:	2101      	movs	r1, #1
 8002084:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2229      	movs	r2, #41	; 0x29
 800208a:	2102      	movs	r1, #2
 800208c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10e      	bne.n	80020b2 <HAL_RTC_SetDate+0x4e>
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	785b      	ldrb	r3, [r3, #1]
 8002098:	001a      	movs	r2, r3
 800209a:	2310      	movs	r3, #16
 800209c:	4013      	ands	r3, r2
 800209e:	d008      	beq.n	80020b2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	785b      	ldrb	r3, [r3, #1]
 80020a4:	2210      	movs	r2, #16
 80020a6:	4393      	bics	r3, r2
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	330a      	adds	r3, #10
 80020ac:	b2da      	uxtb	r2, r3
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d11c      	bne.n	80020f2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	78db      	ldrb	r3, [r3, #3]
 80020bc:	0018      	movs	r0, r3
 80020be:	f000 fadd 	bl	800267c <RTC_ByteToBcd2>
 80020c2:	0003      	movs	r3, r0
 80020c4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	785b      	ldrb	r3, [r3, #1]
 80020ca:	0018      	movs	r0, r3
 80020cc:	f000 fad6 	bl	800267c <RTC_ByteToBcd2>
 80020d0:	0003      	movs	r3, r0
 80020d2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020d4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	789b      	ldrb	r3, [r3, #2]
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 face 	bl	800267c <RTC_ByteToBcd2>
 80020e0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80020e2:	0022      	movs	r2, r4
 80020e4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020ec:	4313      	orrs	r3, r2
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	e00e      	b.n	8002110 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	78db      	ldrb	r3, [r3, #3]
 80020f6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	785b      	ldrb	r3, [r3, #1]
 80020fc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80020fe:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002104:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800210c:	4313      	orrs	r3, r2
 800210e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	22ca      	movs	r2, #202	; 0xca
 8002116:	625a      	str	r2, [r3, #36]	; 0x24
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2253      	movs	r2, #83	; 0x53
 800211e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002120:	2513      	movs	r5, #19
 8002122:	197c      	adds	r4, r7, r5
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	0018      	movs	r0, r3
 8002128:	f000 fa21 	bl	800256e <RTC_EnterInitMode>
 800212c:	0003      	movs	r3, r0
 800212e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002130:	0028      	movs	r0, r5
 8002132:	183b      	adds	r3, r7, r0
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10c      	bne.n	8002154 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	4910      	ldr	r1, [pc, #64]	; (8002184 <HAL_RTC_SetDate+0x120>)
 8002142:	400a      	ands	r2, r1
 8002144:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002146:	183c      	adds	r4, r7, r0
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	0018      	movs	r0, r3
 800214c:	f000 fa52 	bl	80025f4 <RTC_ExitInitMode>
 8002150:	0003      	movs	r3, r0
 8002152:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	22ff      	movs	r2, #255	; 0xff
 800215a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800215c:	2313      	movs	r3, #19
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d103      	bne.n	800216e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2229      	movs	r2, #41	; 0x29
 800216a:	2101      	movs	r1, #1
 800216c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2228      	movs	r2, #40	; 0x28
 8002172:	2100      	movs	r1, #0
 8002174:	5499      	strb	r1, [r3, r2]

  return status;
 8002176:	2313      	movs	r3, #19
 8002178:	18fb      	adds	r3, r7, r3
 800217a:	781b      	ldrb	r3, [r3, #0]
}
 800217c:	0018      	movs	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	b006      	add	sp, #24
 8002182:	bdb0      	pop	{r4, r5, r7, pc}
 8002184:	00ffff3f 	.word	0x00ffff3f

08002188 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	4a21      	ldr	r2, [pc, #132]	; (8002220 <HAL_RTC_GetDate+0x98>)
 800219c:	4013      	ands	r3, r2
 800219e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	0c1b      	lsrs	r3, r3, #16
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	221f      	movs	r2, #31
 80021b2:	4013      	ands	r3, r2
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	223f      	movs	r2, #63	; 0x3f
 80021c0:	4013      	ands	r3, r2
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	0b5b      	lsrs	r3, r3, #13
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2207      	movs	r2, #7
 80021d0:	4013      	ands	r3, r2
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d11a      	bne.n	8002214 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	78db      	ldrb	r3, [r3, #3]
 80021e2:	0018      	movs	r0, r3
 80021e4:	f000 fa72 	bl	80026cc <RTC_Bcd2ToByte>
 80021e8:	0003      	movs	r3, r0
 80021ea:	001a      	movs	r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	785b      	ldrb	r3, [r3, #1]
 80021f4:	0018      	movs	r0, r3
 80021f6:	f000 fa69 	bl	80026cc <RTC_Bcd2ToByte>
 80021fa:	0003      	movs	r3, r0
 80021fc:	001a      	movs	r2, r3
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	789b      	ldrb	r3, [r3, #2]
 8002206:	0018      	movs	r0, r3
 8002208:	f000 fa60 	bl	80026cc <RTC_Bcd2ToByte>
 800220c:	0003      	movs	r3, r0
 800220e:	001a      	movs	r2, r3
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	0018      	movs	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	b006      	add	sp, #24
 800221c:	bd80      	pop	{r7, pc}
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	00ffff3f 	.word	0x00ffff3f

08002224 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b089      	sub	sp, #36	; 0x24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2228      	movs	r2, #40	; 0x28
 8002234:	5c9b      	ldrb	r3, [r3, r2]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d101      	bne.n	800223e <HAL_RTC_SetAlarm_IT+0x1a>
 800223a:	2302      	movs	r3, #2
 800223c:	e127      	b.n	800248e <HAL_RTC_SetAlarm_IT+0x26a>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2228      	movs	r2, #40	; 0x28
 8002242:	2101      	movs	r1, #1
 8002244:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2229      	movs	r2, #41	; 0x29
 800224a:	2102      	movs	r1, #2
 800224c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d136      	bne.n	80022c2 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	2240      	movs	r2, #64	; 0x40
 800225c:	4013      	ands	r3, r2
 800225e:	d102      	bne.n	8002266 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	2200      	movs	r2, #0
 8002264:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	0018      	movs	r0, r3
 800226c:	f000 fa06 	bl	800267c <RTC_ByteToBcd2>
 8002270:	0003      	movs	r3, r0
 8002272:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	785b      	ldrb	r3, [r3, #1]
 8002278:	0018      	movs	r0, r3
 800227a:	f000 f9ff 	bl	800267c <RTC_ByteToBcd2>
 800227e:	0003      	movs	r3, r0
 8002280:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002282:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	789b      	ldrb	r3, [r3, #2]
 8002288:	0018      	movs	r0, r3
 800228a:	f000 f9f7 	bl	800267c <RTC_ByteToBcd2>
 800228e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002290:	0022      	movs	r2, r4
 8002292:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	78db      	ldrb	r3, [r3, #3]
 8002298:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800229a:	431a      	orrs	r2, r3
 800229c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2220      	movs	r2, #32
 80022a2:	5c9b      	ldrb	r3, [r3, r2]
 80022a4:	0018      	movs	r0, r3
 80022a6:	f000 f9e9 	bl	800267c <RTC_ByteToBcd2>
 80022aa:	0003      	movs	r3, r0
 80022ac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80022ae:	0022      	movs	r2, r4
 80022b0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80022b6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80022bc:	4313      	orrs	r3, r2
 80022be:	61fb      	str	r3, [r7, #28]
 80022c0:	e022      	b.n	8002308 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2240      	movs	r2, #64	; 0x40
 80022ca:	4013      	ands	r3, r2
 80022cc:	d102      	bne.n	80022d4 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	2200      	movs	r2, #0
 80022d2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	785b      	ldrb	r3, [r3, #1]
 80022de:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80022e0:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80022e6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	78db      	ldrb	r3, [r3, #3]
 80022ec:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80022ee:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2120      	movs	r1, #32
 80022f4:	5c5b      	ldrb	r3, [r3, r1]
 80022f6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80022f8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80022fe:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002304:	4313      	orrs	r3, r2
 8002306:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	22ca      	movs	r2, #202	; 0xca
 800231a:	625a      	str	r2, [r3, #36]	; 0x24
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2253      	movs	r2, #83	; 0x53
 8002322:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	429a      	cmp	r2, r3
 800232e:	d14c      	bne.n	80023ca <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	699a      	ldr	r2, [r3, #24]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4957      	ldr	r1, [pc, #348]	; (8002498 <HAL_RTC_SetAlarm_IT+0x274>)
 800233c:	400a      	ands	r2, r1
 800233e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2101      	movs	r1, #1
 800234c:	430a      	orrs	r2, r1
 800234e:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8002350:	f7fe fb3e 	bl	80009d0 <HAL_GetTick>
 8002354:	0003      	movs	r3, r0
 8002356:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002358:	e016      	b.n	8002388 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800235a:	f7fe fb39 	bl	80009d0 <HAL_GetTick>
 800235e:	0002      	movs	r2, r0
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	1ad2      	subs	r2, r2, r3
 8002364:	23fa      	movs	r3, #250	; 0xfa
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	429a      	cmp	r2, r3
 800236a:	d90d      	bls.n	8002388 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	22ff      	movs	r2, #255	; 0xff
 8002372:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2229      	movs	r2, #41	; 0x29
 8002378:	2103      	movs	r1, #3
 800237a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2228      	movs	r2, #40	; 0x28
 8002380:	2100      	movs	r1, #0
 8002382:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e082      	b.n	800248e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	2201      	movs	r2, #1
 8002390:	4013      	ands	r3, r2
 8002392:	d0e2      	beq.n	800235a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	69fa      	ldr	r2, [r7, #28]
 800239a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699a      	ldr	r2, [r3, #24]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2180      	movs	r1, #128	; 0x80
 80023b0:	0049      	lsls	r1, r1, #1
 80023b2:	430a      	orrs	r2, r1
 80023b4:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	699a      	ldr	r2, [r3, #24]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2180      	movs	r1, #128	; 0x80
 80023c2:	0149      	lsls	r1, r1, #5
 80023c4:	430a      	orrs	r2, r1
 80023c6:	619a      	str	r2, [r3, #24]
 80023c8:	e04b      	b.n	8002462 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	699a      	ldr	r2, [r3, #24]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4931      	ldr	r1, [pc, #196]	; (800249c <HAL_RTC_SetAlarm_IT+0x278>)
 80023d6:	400a      	ands	r2, r1
 80023d8:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2102      	movs	r1, #2
 80023e6:	430a      	orrs	r2, r1
 80023e8:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80023ea:	f7fe faf1 	bl	80009d0 <HAL_GetTick>
 80023ee:	0003      	movs	r3, r0
 80023f0:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80023f2:	e016      	b.n	8002422 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80023f4:	f7fe faec 	bl	80009d0 <HAL_GetTick>
 80023f8:	0002      	movs	r2, r0
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	1ad2      	subs	r2, r2, r3
 80023fe:	23fa      	movs	r3, #250	; 0xfa
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	429a      	cmp	r2, r3
 8002404:	d90d      	bls.n	8002422 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	22ff      	movs	r2, #255	; 0xff
 800240c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2229      	movs	r2, #41	; 0x29
 8002412:	2103      	movs	r1, #3
 8002414:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2228      	movs	r2, #40	; 0x28
 800241a:	2100      	movs	r1, #0
 800241c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e035      	b.n	800248e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	2202      	movs	r2, #2
 800242a:	4013      	ands	r3, r2
 800242c:	d0e2      	beq.n	80023f4 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	69fa      	ldr	r2, [r7, #28]
 8002434:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	699a      	ldr	r2, [r3, #24]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2180      	movs	r1, #128	; 0x80
 800244a:	0089      	lsls	r1, r1, #2
 800244c:	430a      	orrs	r2, r1
 800244e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	699a      	ldr	r2, [r3, #24]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2180      	movs	r1, #128	; 0x80
 800245c:	0189      	lsls	r1, r1, #6
 800245e:	430a      	orrs	r2, r1
 8002460:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002462:	4a0f      	ldr	r2, [pc, #60]	; (80024a0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	58d3      	ldr	r3, [r2, r3]
 8002468:	490d      	ldr	r1, [pc, #52]	; (80024a0 <HAL_RTC_SetAlarm_IT+0x27c>)
 800246a:	2280      	movs	r2, #128	; 0x80
 800246c:	0312      	lsls	r2, r2, #12
 800246e:	4313      	orrs	r3, r2
 8002470:	2280      	movs	r2, #128	; 0x80
 8002472:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	22ff      	movs	r2, #255	; 0xff
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2229      	movs	r2, #41	; 0x29
 8002480:	2101      	movs	r1, #1
 8002482:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2228      	movs	r2, #40	; 0x28
 8002488:	2100      	movs	r1, #0
 800248a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	0018      	movs	r0, r3
 8002490:	46bd      	mov	sp, r7
 8002492:	b009      	add	sp, #36	; 0x24
 8002494:	bd90      	pop	{r4, r7, pc}
 8002496:	46c0      	nop			; (mov r8, r8)
 8002498:	fffffeff 	.word	0xfffffeff
 800249c:	fffffdff 	.word	0xfffffdff
 80024a0:	40021800 	.word	0x40021800

080024a4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	699a      	ldr	r2, [r3, #24]
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	015b      	lsls	r3, r3, #5
 80024b6:	4013      	ands	r3, r2
 80024b8:	d011      	beq.n	80024de <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024c0:	2201      	movs	r2, #1
 80024c2:	4013      	ands	r3, r2
 80024c4:	d00b      	beq.n	80024de <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2101      	movs	r1, #1
 80024d2:	430a      	orrs	r2, r1
 80024d4:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	0018      	movs	r0, r3
 80024da:	f7fe f83d 	bl	8000558 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	699a      	ldr	r2, [r3, #24]
 80024e4:	2380      	movs	r3, #128	; 0x80
 80024e6:	019b      	lsls	r3, r3, #6
 80024e8:	4013      	ands	r3, r2
 80024ea:	d011      	beq.n	8002510 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f2:	2202      	movs	r2, #2
 80024f4:	4013      	ands	r3, r2
 80024f6:	d00b      	beq.n	8002510 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2102      	movs	r1, #2
 8002504:	430a      	orrs	r2, r1
 8002506:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	0018      	movs	r0, r3
 800250c:	f000 f8fb 	bl	8002706 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2229      	movs	r2, #41	; 0x29
 8002514:	2101      	movs	r1, #1
 8002516:	5499      	strb	r1, [r3, r2]
}
 8002518:	46c0      	nop			; (mov r8, r8)
 800251a:	46bd      	mov	sp, r7
 800251c:	b002      	add	sp, #8
 800251e:	bd80      	pop	{r7, pc}

08002520 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	21a0      	movs	r1, #160	; 0xa0
 8002534:	438a      	bics	r2, r1
 8002536:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002538:	f7fe fa4a 	bl	80009d0 <HAL_GetTick>
 800253c:	0003      	movs	r3, r0
 800253e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002540:	e00a      	b.n	8002558 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002542:	f7fe fa45 	bl	80009d0 <HAL_GetTick>
 8002546:	0002      	movs	r2, r0
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	1ad2      	subs	r2, r2, r3
 800254c:	23fa      	movs	r3, #250	; 0xfa
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	429a      	cmp	r2, r3
 8002552:	d901      	bls.n	8002558 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e006      	b.n	8002566 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2220      	movs	r2, #32
 8002560:	4013      	ands	r3, r2
 8002562:	d0ee      	beq.n	8002542 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	0018      	movs	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	b004      	add	sp, #16
 800256c:	bd80      	pop	{r7, pc}

0800256e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002576:	230f      	movs	r3, #15
 8002578:	18fb      	adds	r3, r7, r3
 800257a:	2200      	movs	r2, #0
 800257c:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	2240      	movs	r2, #64	; 0x40
 8002586:	4013      	ands	r3, r2
 8002588:	d12c      	bne.n	80025e4 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2180      	movs	r1, #128	; 0x80
 8002596:	430a      	orrs	r2, r1
 8002598:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800259a:	f7fe fa19 	bl	80009d0 <HAL_GetTick>
 800259e:	0003      	movs	r3, r0
 80025a0:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80025a2:	e014      	b.n	80025ce <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80025a4:	f7fe fa14 	bl	80009d0 <HAL_GetTick>
 80025a8:	0002      	movs	r2, r0
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	1ad2      	subs	r2, r2, r3
 80025ae:	200f      	movs	r0, #15
 80025b0:	183b      	adds	r3, r7, r0
 80025b2:	1839      	adds	r1, r7, r0
 80025b4:	7809      	ldrb	r1, [r1, #0]
 80025b6:	7019      	strb	r1, [r3, #0]
 80025b8:	23fa      	movs	r3, #250	; 0xfa
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	429a      	cmp	r2, r3
 80025be:	d906      	bls.n	80025ce <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80025c0:	183b      	adds	r3, r7, r0
 80025c2:	2203      	movs	r2, #3
 80025c4:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2229      	movs	r2, #41	; 0x29
 80025ca:	2103      	movs	r1, #3
 80025cc:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	2240      	movs	r2, #64	; 0x40
 80025d6:	4013      	ands	r3, r2
 80025d8:	d104      	bne.n	80025e4 <RTC_EnterInitMode+0x76>
 80025da:	230f      	movs	r3, #15
 80025dc:	18fb      	adds	r3, r7, r3
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	d1df      	bne.n	80025a4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80025e4:	230f      	movs	r3, #15
 80025e6:	18fb      	adds	r3, r7, r3
 80025e8:	781b      	ldrb	r3, [r3, #0]
}
 80025ea:	0018      	movs	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b004      	add	sp, #16
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80025f4:	b590      	push	{r4, r7, lr}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025fc:	240f      	movs	r4, #15
 80025fe:	193b      	adds	r3, r7, r4
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002604:	4b1c      	ldr	r3, [pc, #112]	; (8002678 <RTC_ExitInitMode+0x84>)
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <RTC_ExitInitMode+0x84>)
 800260a:	2180      	movs	r1, #128	; 0x80
 800260c:	438a      	bics	r2, r1
 800260e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002610:	4b19      	ldr	r3, [pc, #100]	; (8002678 <RTC_ExitInitMode+0x84>)
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	2220      	movs	r2, #32
 8002616:	4013      	ands	r3, r2
 8002618:	d10d      	bne.n	8002636 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	0018      	movs	r0, r3
 800261e:	f7ff ff7f 	bl	8002520 <HAL_RTC_WaitForSynchro>
 8002622:	1e03      	subs	r3, r0, #0
 8002624:	d021      	beq.n	800266a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2229      	movs	r2, #41	; 0x29
 800262a:	2103      	movs	r1, #3
 800262c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800262e:	193b      	adds	r3, r7, r4
 8002630:	2203      	movs	r2, #3
 8002632:	701a      	strb	r2, [r3, #0]
 8002634:	e019      	b.n	800266a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002636:	4b10      	ldr	r3, [pc, #64]	; (8002678 <RTC_ExitInitMode+0x84>)
 8002638:	699a      	ldr	r2, [r3, #24]
 800263a:	4b0f      	ldr	r3, [pc, #60]	; (8002678 <RTC_ExitInitMode+0x84>)
 800263c:	2120      	movs	r1, #32
 800263e:	438a      	bics	r2, r1
 8002640:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff ff6b 	bl	8002520 <HAL_RTC_WaitForSynchro>
 800264a:	1e03      	subs	r3, r0, #0
 800264c:	d007      	beq.n	800265e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2229      	movs	r2, #41	; 0x29
 8002652:	2103      	movs	r1, #3
 8002654:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002656:	230f      	movs	r3, #15
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	2203      	movs	r2, #3
 800265c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <RTC_ExitInitMode+0x84>)
 8002660:	699a      	ldr	r2, [r3, #24]
 8002662:	4b05      	ldr	r3, [pc, #20]	; (8002678 <RTC_ExitInitMode+0x84>)
 8002664:	2120      	movs	r1, #32
 8002666:	430a      	orrs	r2, r1
 8002668:	619a      	str	r2, [r3, #24]
  }

  return status;
 800266a:	230f      	movs	r3, #15
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	781b      	ldrb	r3, [r3, #0]
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b005      	add	sp, #20
 8002676:	bd90      	pop	{r4, r7, pc}
 8002678:	40002800 	.word	0x40002800

0800267c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	0002      	movs	r2, r0
 8002684:	1dfb      	adds	r3, r7, #7
 8002686:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002688:	2300      	movs	r3, #0
 800268a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800268c:	230b      	movs	r3, #11
 800268e:	18fb      	adds	r3, r7, r3
 8002690:	1dfa      	adds	r2, r7, #7
 8002692:	7812      	ldrb	r2, [r2, #0]
 8002694:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8002696:	e008      	b.n	80026aa <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3301      	adds	r3, #1
 800269c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800269e:	220b      	movs	r2, #11
 80026a0:	18bb      	adds	r3, r7, r2
 80026a2:	18ba      	adds	r2, r7, r2
 80026a4:	7812      	ldrb	r2, [r2, #0]
 80026a6:	3a0a      	subs	r2, #10
 80026a8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80026aa:	210b      	movs	r1, #11
 80026ac:	187b      	adds	r3, r7, r1
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b09      	cmp	r3, #9
 80026b2:	d8f1      	bhi.n	8002698 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	187b      	adds	r3, r7, r1
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	b2db      	uxtb	r3, r3
}
 80026c4:	0018      	movs	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b004      	add	sp, #16
 80026ca:	bd80      	pop	{r7, pc}

080026cc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	0002      	movs	r2, r0
 80026d4:	1dfb      	adds	r3, r7, #7
 80026d6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80026d8:	1dfb      	adds	r3, r7, #7
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	001a      	movs	r2, r3
 80026e2:	0013      	movs	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	189b      	adds	r3, r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	1dfb      	adds	r3, r7, #7
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	210f      	movs	r1, #15
 80026f6:	400b      	ands	r3, r1
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	18d3      	adds	r3, r2, r3
 80026fc:	b2db      	uxtb	r3, r3
}
 80026fe:	0018      	movs	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	b004      	add	sp, #16
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	46bd      	mov	sp, r7
 8002712:	b002      	add	sp, #8
 8002714:	bd80      	pop	{r7, pc}
	...

08002718 <__errno>:
 8002718:	4b01      	ldr	r3, [pc, #4]	; (8002720 <__errno+0x8>)
 800271a:	6818      	ldr	r0, [r3, #0]
 800271c:	4770      	bx	lr
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	20000028 	.word	0x20000028

08002724 <__libc_init_array>:
 8002724:	b570      	push	{r4, r5, r6, lr}
 8002726:	2600      	movs	r6, #0
 8002728:	4d0c      	ldr	r5, [pc, #48]	; (800275c <__libc_init_array+0x38>)
 800272a:	4c0d      	ldr	r4, [pc, #52]	; (8002760 <__libc_init_array+0x3c>)
 800272c:	1b64      	subs	r4, r4, r5
 800272e:	10a4      	asrs	r4, r4, #2
 8002730:	42a6      	cmp	r6, r4
 8002732:	d109      	bne.n	8002748 <__libc_init_array+0x24>
 8002734:	2600      	movs	r6, #0
 8002736:	f000 fc8b 	bl	8003050 <_init>
 800273a:	4d0a      	ldr	r5, [pc, #40]	; (8002764 <__libc_init_array+0x40>)
 800273c:	4c0a      	ldr	r4, [pc, #40]	; (8002768 <__libc_init_array+0x44>)
 800273e:	1b64      	subs	r4, r4, r5
 8002740:	10a4      	asrs	r4, r4, #2
 8002742:	42a6      	cmp	r6, r4
 8002744:	d105      	bne.n	8002752 <__libc_init_array+0x2e>
 8002746:	bd70      	pop	{r4, r5, r6, pc}
 8002748:	00b3      	lsls	r3, r6, #2
 800274a:	58eb      	ldr	r3, [r5, r3]
 800274c:	4798      	blx	r3
 800274e:	3601      	adds	r6, #1
 8002750:	e7ee      	b.n	8002730 <__libc_init_array+0xc>
 8002752:	00b3      	lsls	r3, r6, #2
 8002754:	58eb      	ldr	r3, [r5, r3]
 8002756:	4798      	blx	r3
 8002758:	3601      	adds	r6, #1
 800275a:	e7f2      	b.n	8002742 <__libc_init_array+0x1e>
 800275c:	080030ec 	.word	0x080030ec
 8002760:	080030ec 	.word	0x080030ec
 8002764:	080030ec 	.word	0x080030ec
 8002768:	080030f0 	.word	0x080030f0

0800276c <memset>:
 800276c:	0003      	movs	r3, r0
 800276e:	1882      	adds	r2, r0, r2
 8002770:	4293      	cmp	r3, r2
 8002772:	d100      	bne.n	8002776 <memset+0xa>
 8002774:	4770      	bx	lr
 8002776:	7019      	strb	r1, [r3, #0]
 8002778:	3301      	adds	r3, #1
 800277a:	e7f9      	b.n	8002770 <memset+0x4>

0800277c <siprintf>:
 800277c:	b40e      	push	{r1, r2, r3}
 800277e:	b500      	push	{lr}
 8002780:	490b      	ldr	r1, [pc, #44]	; (80027b0 <siprintf+0x34>)
 8002782:	b09c      	sub	sp, #112	; 0x70
 8002784:	ab1d      	add	r3, sp, #116	; 0x74
 8002786:	9002      	str	r0, [sp, #8]
 8002788:	9006      	str	r0, [sp, #24]
 800278a:	9107      	str	r1, [sp, #28]
 800278c:	9104      	str	r1, [sp, #16]
 800278e:	4809      	ldr	r0, [pc, #36]	; (80027b4 <siprintf+0x38>)
 8002790:	4909      	ldr	r1, [pc, #36]	; (80027b8 <siprintf+0x3c>)
 8002792:	cb04      	ldmia	r3!, {r2}
 8002794:	9105      	str	r1, [sp, #20]
 8002796:	6800      	ldr	r0, [r0, #0]
 8002798:	a902      	add	r1, sp, #8
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	f000 f870 	bl	8002880 <_svfiprintf_r>
 80027a0:	2300      	movs	r3, #0
 80027a2:	9a02      	ldr	r2, [sp, #8]
 80027a4:	7013      	strb	r3, [r2, #0]
 80027a6:	b01c      	add	sp, #112	; 0x70
 80027a8:	bc08      	pop	{r3}
 80027aa:	b003      	add	sp, #12
 80027ac:	4718      	bx	r3
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	7fffffff 	.word	0x7fffffff
 80027b4:	20000028 	.word	0x20000028
 80027b8:	ffff0208 	.word	0xffff0208

080027bc <__ssputs_r>:
 80027bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027be:	688e      	ldr	r6, [r1, #8]
 80027c0:	b085      	sub	sp, #20
 80027c2:	0007      	movs	r7, r0
 80027c4:	000c      	movs	r4, r1
 80027c6:	9203      	str	r2, [sp, #12]
 80027c8:	9301      	str	r3, [sp, #4]
 80027ca:	429e      	cmp	r6, r3
 80027cc:	d83c      	bhi.n	8002848 <__ssputs_r+0x8c>
 80027ce:	2390      	movs	r3, #144	; 0x90
 80027d0:	898a      	ldrh	r2, [r1, #12]
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	421a      	tst	r2, r3
 80027d6:	d034      	beq.n	8002842 <__ssputs_r+0x86>
 80027d8:	6909      	ldr	r1, [r1, #16]
 80027da:	6823      	ldr	r3, [r4, #0]
 80027dc:	6960      	ldr	r0, [r4, #20]
 80027de:	1a5b      	subs	r3, r3, r1
 80027e0:	9302      	str	r3, [sp, #8]
 80027e2:	2303      	movs	r3, #3
 80027e4:	4343      	muls	r3, r0
 80027e6:	0fdd      	lsrs	r5, r3, #31
 80027e8:	18ed      	adds	r5, r5, r3
 80027ea:	9b01      	ldr	r3, [sp, #4]
 80027ec:	9802      	ldr	r0, [sp, #8]
 80027ee:	3301      	adds	r3, #1
 80027f0:	181b      	adds	r3, r3, r0
 80027f2:	106d      	asrs	r5, r5, #1
 80027f4:	42ab      	cmp	r3, r5
 80027f6:	d900      	bls.n	80027fa <__ssputs_r+0x3e>
 80027f8:	001d      	movs	r5, r3
 80027fa:	0553      	lsls	r3, r2, #21
 80027fc:	d532      	bpl.n	8002864 <__ssputs_r+0xa8>
 80027fe:	0029      	movs	r1, r5
 8002800:	0038      	movs	r0, r7
 8002802:	f000 fb53 	bl	8002eac <_malloc_r>
 8002806:	1e06      	subs	r6, r0, #0
 8002808:	d109      	bne.n	800281e <__ssputs_r+0x62>
 800280a:	230c      	movs	r3, #12
 800280c:	603b      	str	r3, [r7, #0]
 800280e:	2340      	movs	r3, #64	; 0x40
 8002810:	2001      	movs	r0, #1
 8002812:	89a2      	ldrh	r2, [r4, #12]
 8002814:	4240      	negs	r0, r0
 8002816:	4313      	orrs	r3, r2
 8002818:	81a3      	strh	r3, [r4, #12]
 800281a:	b005      	add	sp, #20
 800281c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800281e:	9a02      	ldr	r2, [sp, #8]
 8002820:	6921      	ldr	r1, [r4, #16]
 8002822:	f000 faba 	bl	8002d9a <memcpy>
 8002826:	89a3      	ldrh	r3, [r4, #12]
 8002828:	4a14      	ldr	r2, [pc, #80]	; (800287c <__ssputs_r+0xc0>)
 800282a:	401a      	ands	r2, r3
 800282c:	2380      	movs	r3, #128	; 0x80
 800282e:	4313      	orrs	r3, r2
 8002830:	81a3      	strh	r3, [r4, #12]
 8002832:	9b02      	ldr	r3, [sp, #8]
 8002834:	6126      	str	r6, [r4, #16]
 8002836:	18f6      	adds	r6, r6, r3
 8002838:	6026      	str	r6, [r4, #0]
 800283a:	6165      	str	r5, [r4, #20]
 800283c:	9e01      	ldr	r6, [sp, #4]
 800283e:	1aed      	subs	r5, r5, r3
 8002840:	60a5      	str	r5, [r4, #8]
 8002842:	9b01      	ldr	r3, [sp, #4]
 8002844:	429e      	cmp	r6, r3
 8002846:	d900      	bls.n	800284a <__ssputs_r+0x8e>
 8002848:	9e01      	ldr	r6, [sp, #4]
 800284a:	0032      	movs	r2, r6
 800284c:	9903      	ldr	r1, [sp, #12]
 800284e:	6820      	ldr	r0, [r4, #0]
 8002850:	f000 faac 	bl	8002dac <memmove>
 8002854:	68a3      	ldr	r3, [r4, #8]
 8002856:	2000      	movs	r0, #0
 8002858:	1b9b      	subs	r3, r3, r6
 800285a:	60a3      	str	r3, [r4, #8]
 800285c:	6823      	ldr	r3, [r4, #0]
 800285e:	199e      	adds	r6, r3, r6
 8002860:	6026      	str	r6, [r4, #0]
 8002862:	e7da      	b.n	800281a <__ssputs_r+0x5e>
 8002864:	002a      	movs	r2, r5
 8002866:	0038      	movs	r0, r7
 8002868:	f000 fb96 	bl	8002f98 <_realloc_r>
 800286c:	1e06      	subs	r6, r0, #0
 800286e:	d1e0      	bne.n	8002832 <__ssputs_r+0x76>
 8002870:	0038      	movs	r0, r7
 8002872:	6921      	ldr	r1, [r4, #16]
 8002874:	f000 faae 	bl	8002dd4 <_free_r>
 8002878:	e7c7      	b.n	800280a <__ssputs_r+0x4e>
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	fffffb7f 	.word	0xfffffb7f

08002880 <_svfiprintf_r>:
 8002880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002882:	b0a1      	sub	sp, #132	; 0x84
 8002884:	9003      	str	r0, [sp, #12]
 8002886:	001d      	movs	r5, r3
 8002888:	898b      	ldrh	r3, [r1, #12]
 800288a:	000f      	movs	r7, r1
 800288c:	0016      	movs	r6, r2
 800288e:	061b      	lsls	r3, r3, #24
 8002890:	d511      	bpl.n	80028b6 <_svfiprintf_r+0x36>
 8002892:	690b      	ldr	r3, [r1, #16]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10e      	bne.n	80028b6 <_svfiprintf_r+0x36>
 8002898:	2140      	movs	r1, #64	; 0x40
 800289a:	f000 fb07 	bl	8002eac <_malloc_r>
 800289e:	6038      	str	r0, [r7, #0]
 80028a0:	6138      	str	r0, [r7, #16]
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d105      	bne.n	80028b2 <_svfiprintf_r+0x32>
 80028a6:	230c      	movs	r3, #12
 80028a8:	9a03      	ldr	r2, [sp, #12]
 80028aa:	3801      	subs	r0, #1
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	b021      	add	sp, #132	; 0x84
 80028b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028b2:	2340      	movs	r3, #64	; 0x40
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	2300      	movs	r3, #0
 80028b8:	ac08      	add	r4, sp, #32
 80028ba:	6163      	str	r3, [r4, #20]
 80028bc:	3320      	adds	r3, #32
 80028be:	7663      	strb	r3, [r4, #25]
 80028c0:	3310      	adds	r3, #16
 80028c2:	76a3      	strb	r3, [r4, #26]
 80028c4:	9507      	str	r5, [sp, #28]
 80028c6:	0035      	movs	r5, r6
 80028c8:	782b      	ldrb	r3, [r5, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <_svfiprintf_r+0x52>
 80028ce:	2b25      	cmp	r3, #37	; 0x25
 80028d0:	d147      	bne.n	8002962 <_svfiprintf_r+0xe2>
 80028d2:	1bab      	subs	r3, r5, r6
 80028d4:	9305      	str	r3, [sp, #20]
 80028d6:	42b5      	cmp	r5, r6
 80028d8:	d00c      	beq.n	80028f4 <_svfiprintf_r+0x74>
 80028da:	0032      	movs	r2, r6
 80028dc:	0039      	movs	r1, r7
 80028de:	9803      	ldr	r0, [sp, #12]
 80028e0:	f7ff ff6c 	bl	80027bc <__ssputs_r>
 80028e4:	1c43      	adds	r3, r0, #1
 80028e6:	d100      	bne.n	80028ea <_svfiprintf_r+0x6a>
 80028e8:	e0ae      	b.n	8002a48 <_svfiprintf_r+0x1c8>
 80028ea:	6962      	ldr	r2, [r4, #20]
 80028ec:	9b05      	ldr	r3, [sp, #20]
 80028ee:	4694      	mov	ip, r2
 80028f0:	4463      	add	r3, ip
 80028f2:	6163      	str	r3, [r4, #20]
 80028f4:	782b      	ldrb	r3, [r5, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d100      	bne.n	80028fc <_svfiprintf_r+0x7c>
 80028fa:	e0a5      	b.n	8002a48 <_svfiprintf_r+0x1c8>
 80028fc:	2201      	movs	r2, #1
 80028fe:	2300      	movs	r3, #0
 8002900:	4252      	negs	r2, r2
 8002902:	6062      	str	r2, [r4, #4]
 8002904:	a904      	add	r1, sp, #16
 8002906:	3254      	adds	r2, #84	; 0x54
 8002908:	1852      	adds	r2, r2, r1
 800290a:	1c6e      	adds	r6, r5, #1
 800290c:	6023      	str	r3, [r4, #0]
 800290e:	60e3      	str	r3, [r4, #12]
 8002910:	60a3      	str	r3, [r4, #8]
 8002912:	7013      	strb	r3, [r2, #0]
 8002914:	65a3      	str	r3, [r4, #88]	; 0x58
 8002916:	2205      	movs	r2, #5
 8002918:	7831      	ldrb	r1, [r6, #0]
 800291a:	4854      	ldr	r0, [pc, #336]	; (8002a6c <_svfiprintf_r+0x1ec>)
 800291c:	f000 fa32 	bl	8002d84 <memchr>
 8002920:	1c75      	adds	r5, r6, #1
 8002922:	2800      	cmp	r0, #0
 8002924:	d11f      	bne.n	8002966 <_svfiprintf_r+0xe6>
 8002926:	6822      	ldr	r2, [r4, #0]
 8002928:	06d3      	lsls	r3, r2, #27
 800292a:	d504      	bpl.n	8002936 <_svfiprintf_r+0xb6>
 800292c:	2353      	movs	r3, #83	; 0x53
 800292e:	a904      	add	r1, sp, #16
 8002930:	185b      	adds	r3, r3, r1
 8002932:	2120      	movs	r1, #32
 8002934:	7019      	strb	r1, [r3, #0]
 8002936:	0713      	lsls	r3, r2, #28
 8002938:	d504      	bpl.n	8002944 <_svfiprintf_r+0xc4>
 800293a:	2353      	movs	r3, #83	; 0x53
 800293c:	a904      	add	r1, sp, #16
 800293e:	185b      	adds	r3, r3, r1
 8002940:	212b      	movs	r1, #43	; 0x2b
 8002942:	7019      	strb	r1, [r3, #0]
 8002944:	7833      	ldrb	r3, [r6, #0]
 8002946:	2b2a      	cmp	r3, #42	; 0x2a
 8002948:	d016      	beq.n	8002978 <_svfiprintf_r+0xf8>
 800294a:	0035      	movs	r5, r6
 800294c:	2100      	movs	r1, #0
 800294e:	200a      	movs	r0, #10
 8002950:	68e3      	ldr	r3, [r4, #12]
 8002952:	782a      	ldrb	r2, [r5, #0]
 8002954:	1c6e      	adds	r6, r5, #1
 8002956:	3a30      	subs	r2, #48	; 0x30
 8002958:	2a09      	cmp	r2, #9
 800295a:	d94e      	bls.n	80029fa <_svfiprintf_r+0x17a>
 800295c:	2900      	cmp	r1, #0
 800295e:	d111      	bne.n	8002984 <_svfiprintf_r+0x104>
 8002960:	e017      	b.n	8002992 <_svfiprintf_r+0x112>
 8002962:	3501      	adds	r5, #1
 8002964:	e7b0      	b.n	80028c8 <_svfiprintf_r+0x48>
 8002966:	4b41      	ldr	r3, [pc, #260]	; (8002a6c <_svfiprintf_r+0x1ec>)
 8002968:	6822      	ldr	r2, [r4, #0]
 800296a:	1ac0      	subs	r0, r0, r3
 800296c:	2301      	movs	r3, #1
 800296e:	4083      	lsls	r3, r0
 8002970:	4313      	orrs	r3, r2
 8002972:	002e      	movs	r6, r5
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	e7ce      	b.n	8002916 <_svfiprintf_r+0x96>
 8002978:	9b07      	ldr	r3, [sp, #28]
 800297a:	1d19      	adds	r1, r3, #4
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	9107      	str	r1, [sp, #28]
 8002980:	2b00      	cmp	r3, #0
 8002982:	db01      	blt.n	8002988 <_svfiprintf_r+0x108>
 8002984:	930b      	str	r3, [sp, #44]	; 0x2c
 8002986:	e004      	b.n	8002992 <_svfiprintf_r+0x112>
 8002988:	425b      	negs	r3, r3
 800298a:	60e3      	str	r3, [r4, #12]
 800298c:	2302      	movs	r3, #2
 800298e:	4313      	orrs	r3, r2
 8002990:	6023      	str	r3, [r4, #0]
 8002992:	782b      	ldrb	r3, [r5, #0]
 8002994:	2b2e      	cmp	r3, #46	; 0x2e
 8002996:	d10a      	bne.n	80029ae <_svfiprintf_r+0x12e>
 8002998:	786b      	ldrb	r3, [r5, #1]
 800299a:	2b2a      	cmp	r3, #42	; 0x2a
 800299c:	d135      	bne.n	8002a0a <_svfiprintf_r+0x18a>
 800299e:	9b07      	ldr	r3, [sp, #28]
 80029a0:	3502      	adds	r5, #2
 80029a2:	1d1a      	adds	r2, r3, #4
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	9207      	str	r2, [sp, #28]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	db2b      	blt.n	8002a04 <_svfiprintf_r+0x184>
 80029ac:	9309      	str	r3, [sp, #36]	; 0x24
 80029ae:	4e30      	ldr	r6, [pc, #192]	; (8002a70 <_svfiprintf_r+0x1f0>)
 80029b0:	2203      	movs	r2, #3
 80029b2:	0030      	movs	r0, r6
 80029b4:	7829      	ldrb	r1, [r5, #0]
 80029b6:	f000 f9e5 	bl	8002d84 <memchr>
 80029ba:	2800      	cmp	r0, #0
 80029bc:	d006      	beq.n	80029cc <_svfiprintf_r+0x14c>
 80029be:	2340      	movs	r3, #64	; 0x40
 80029c0:	1b80      	subs	r0, r0, r6
 80029c2:	4083      	lsls	r3, r0
 80029c4:	6822      	ldr	r2, [r4, #0]
 80029c6:	3501      	adds	r5, #1
 80029c8:	4313      	orrs	r3, r2
 80029ca:	6023      	str	r3, [r4, #0]
 80029cc:	7829      	ldrb	r1, [r5, #0]
 80029ce:	2206      	movs	r2, #6
 80029d0:	4828      	ldr	r0, [pc, #160]	; (8002a74 <_svfiprintf_r+0x1f4>)
 80029d2:	1c6e      	adds	r6, r5, #1
 80029d4:	7621      	strb	r1, [r4, #24]
 80029d6:	f000 f9d5 	bl	8002d84 <memchr>
 80029da:	2800      	cmp	r0, #0
 80029dc:	d03c      	beq.n	8002a58 <_svfiprintf_r+0x1d8>
 80029de:	4b26      	ldr	r3, [pc, #152]	; (8002a78 <_svfiprintf_r+0x1f8>)
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d125      	bne.n	8002a30 <_svfiprintf_r+0x1b0>
 80029e4:	2207      	movs	r2, #7
 80029e6:	9b07      	ldr	r3, [sp, #28]
 80029e8:	3307      	adds	r3, #7
 80029ea:	4393      	bics	r3, r2
 80029ec:	3308      	adds	r3, #8
 80029ee:	9307      	str	r3, [sp, #28]
 80029f0:	6963      	ldr	r3, [r4, #20]
 80029f2:	9a04      	ldr	r2, [sp, #16]
 80029f4:	189b      	adds	r3, r3, r2
 80029f6:	6163      	str	r3, [r4, #20]
 80029f8:	e765      	b.n	80028c6 <_svfiprintf_r+0x46>
 80029fa:	4343      	muls	r3, r0
 80029fc:	0035      	movs	r5, r6
 80029fe:	2101      	movs	r1, #1
 8002a00:	189b      	adds	r3, r3, r2
 8002a02:	e7a6      	b.n	8002952 <_svfiprintf_r+0xd2>
 8002a04:	2301      	movs	r3, #1
 8002a06:	425b      	negs	r3, r3
 8002a08:	e7d0      	b.n	80029ac <_svfiprintf_r+0x12c>
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	200a      	movs	r0, #10
 8002a0e:	001a      	movs	r2, r3
 8002a10:	3501      	adds	r5, #1
 8002a12:	6063      	str	r3, [r4, #4]
 8002a14:	7829      	ldrb	r1, [r5, #0]
 8002a16:	1c6e      	adds	r6, r5, #1
 8002a18:	3930      	subs	r1, #48	; 0x30
 8002a1a:	2909      	cmp	r1, #9
 8002a1c:	d903      	bls.n	8002a26 <_svfiprintf_r+0x1a6>
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0c5      	beq.n	80029ae <_svfiprintf_r+0x12e>
 8002a22:	9209      	str	r2, [sp, #36]	; 0x24
 8002a24:	e7c3      	b.n	80029ae <_svfiprintf_r+0x12e>
 8002a26:	4342      	muls	r2, r0
 8002a28:	0035      	movs	r5, r6
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	1852      	adds	r2, r2, r1
 8002a2e:	e7f1      	b.n	8002a14 <_svfiprintf_r+0x194>
 8002a30:	ab07      	add	r3, sp, #28
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	003a      	movs	r2, r7
 8002a36:	0021      	movs	r1, r4
 8002a38:	4b10      	ldr	r3, [pc, #64]	; (8002a7c <_svfiprintf_r+0x1fc>)
 8002a3a:	9803      	ldr	r0, [sp, #12]
 8002a3c:	e000      	b.n	8002a40 <_svfiprintf_r+0x1c0>
 8002a3e:	bf00      	nop
 8002a40:	9004      	str	r0, [sp, #16]
 8002a42:	9b04      	ldr	r3, [sp, #16]
 8002a44:	3301      	adds	r3, #1
 8002a46:	d1d3      	bne.n	80029f0 <_svfiprintf_r+0x170>
 8002a48:	89bb      	ldrh	r3, [r7, #12]
 8002a4a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002a4c:	065b      	lsls	r3, r3, #25
 8002a4e:	d400      	bmi.n	8002a52 <_svfiprintf_r+0x1d2>
 8002a50:	e72d      	b.n	80028ae <_svfiprintf_r+0x2e>
 8002a52:	2001      	movs	r0, #1
 8002a54:	4240      	negs	r0, r0
 8002a56:	e72a      	b.n	80028ae <_svfiprintf_r+0x2e>
 8002a58:	ab07      	add	r3, sp, #28
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	003a      	movs	r2, r7
 8002a5e:	0021      	movs	r1, r4
 8002a60:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <_svfiprintf_r+0x1fc>)
 8002a62:	9803      	ldr	r0, [sp, #12]
 8002a64:	f000 f87c 	bl	8002b60 <_printf_i>
 8002a68:	e7ea      	b.n	8002a40 <_svfiprintf_r+0x1c0>
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	080030b8 	.word	0x080030b8
 8002a70:	080030be 	.word	0x080030be
 8002a74:	080030c2 	.word	0x080030c2
 8002a78:	00000000 	.word	0x00000000
 8002a7c:	080027bd 	.word	0x080027bd

08002a80 <_printf_common>:
 8002a80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a82:	0015      	movs	r5, r2
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	688a      	ldr	r2, [r1, #8]
 8002a88:	690b      	ldr	r3, [r1, #16]
 8002a8a:	000c      	movs	r4, r1
 8002a8c:	9000      	str	r0, [sp, #0]
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	da00      	bge.n	8002a94 <_printf_common+0x14>
 8002a92:	0013      	movs	r3, r2
 8002a94:	0022      	movs	r2, r4
 8002a96:	602b      	str	r3, [r5, #0]
 8002a98:	3243      	adds	r2, #67	; 0x43
 8002a9a:	7812      	ldrb	r2, [r2, #0]
 8002a9c:	2a00      	cmp	r2, #0
 8002a9e:	d001      	beq.n	8002aa4 <_printf_common+0x24>
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	602b      	str	r3, [r5, #0]
 8002aa4:	6823      	ldr	r3, [r4, #0]
 8002aa6:	069b      	lsls	r3, r3, #26
 8002aa8:	d502      	bpl.n	8002ab0 <_printf_common+0x30>
 8002aaa:	682b      	ldr	r3, [r5, #0]
 8002aac:	3302      	adds	r3, #2
 8002aae:	602b      	str	r3, [r5, #0]
 8002ab0:	6822      	ldr	r2, [r4, #0]
 8002ab2:	2306      	movs	r3, #6
 8002ab4:	0017      	movs	r7, r2
 8002ab6:	401f      	ands	r7, r3
 8002ab8:	421a      	tst	r2, r3
 8002aba:	d027      	beq.n	8002b0c <_printf_common+0x8c>
 8002abc:	0023      	movs	r3, r4
 8002abe:	3343      	adds	r3, #67	; 0x43
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	1e5a      	subs	r2, r3, #1
 8002ac4:	4193      	sbcs	r3, r2
 8002ac6:	6822      	ldr	r2, [r4, #0]
 8002ac8:	0692      	lsls	r2, r2, #26
 8002aca:	d430      	bmi.n	8002b2e <_printf_common+0xae>
 8002acc:	0022      	movs	r2, r4
 8002ace:	9901      	ldr	r1, [sp, #4]
 8002ad0:	9800      	ldr	r0, [sp, #0]
 8002ad2:	9e08      	ldr	r6, [sp, #32]
 8002ad4:	3243      	adds	r2, #67	; 0x43
 8002ad6:	47b0      	blx	r6
 8002ad8:	1c43      	adds	r3, r0, #1
 8002ada:	d025      	beq.n	8002b28 <_printf_common+0xa8>
 8002adc:	2306      	movs	r3, #6
 8002ade:	6820      	ldr	r0, [r4, #0]
 8002ae0:	682a      	ldr	r2, [r5, #0]
 8002ae2:	68e1      	ldr	r1, [r4, #12]
 8002ae4:	2500      	movs	r5, #0
 8002ae6:	4003      	ands	r3, r0
 8002ae8:	2b04      	cmp	r3, #4
 8002aea:	d103      	bne.n	8002af4 <_printf_common+0x74>
 8002aec:	1a8d      	subs	r5, r1, r2
 8002aee:	43eb      	mvns	r3, r5
 8002af0:	17db      	asrs	r3, r3, #31
 8002af2:	401d      	ands	r5, r3
 8002af4:	68a3      	ldr	r3, [r4, #8]
 8002af6:	6922      	ldr	r2, [r4, #16]
 8002af8:	4293      	cmp	r3, r2
 8002afa:	dd01      	ble.n	8002b00 <_printf_common+0x80>
 8002afc:	1a9b      	subs	r3, r3, r2
 8002afe:	18ed      	adds	r5, r5, r3
 8002b00:	2700      	movs	r7, #0
 8002b02:	42bd      	cmp	r5, r7
 8002b04:	d120      	bne.n	8002b48 <_printf_common+0xc8>
 8002b06:	2000      	movs	r0, #0
 8002b08:	e010      	b.n	8002b2c <_printf_common+0xac>
 8002b0a:	3701      	adds	r7, #1
 8002b0c:	68e3      	ldr	r3, [r4, #12]
 8002b0e:	682a      	ldr	r2, [r5, #0]
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	42bb      	cmp	r3, r7
 8002b14:	ddd2      	ble.n	8002abc <_printf_common+0x3c>
 8002b16:	0022      	movs	r2, r4
 8002b18:	2301      	movs	r3, #1
 8002b1a:	9901      	ldr	r1, [sp, #4]
 8002b1c:	9800      	ldr	r0, [sp, #0]
 8002b1e:	9e08      	ldr	r6, [sp, #32]
 8002b20:	3219      	adds	r2, #25
 8002b22:	47b0      	blx	r6
 8002b24:	1c43      	adds	r3, r0, #1
 8002b26:	d1f0      	bne.n	8002b0a <_printf_common+0x8a>
 8002b28:	2001      	movs	r0, #1
 8002b2a:	4240      	negs	r0, r0
 8002b2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002b2e:	2030      	movs	r0, #48	; 0x30
 8002b30:	18e1      	adds	r1, r4, r3
 8002b32:	3143      	adds	r1, #67	; 0x43
 8002b34:	7008      	strb	r0, [r1, #0]
 8002b36:	0021      	movs	r1, r4
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	3145      	adds	r1, #69	; 0x45
 8002b3c:	7809      	ldrb	r1, [r1, #0]
 8002b3e:	18a2      	adds	r2, r4, r2
 8002b40:	3243      	adds	r2, #67	; 0x43
 8002b42:	3302      	adds	r3, #2
 8002b44:	7011      	strb	r1, [r2, #0]
 8002b46:	e7c1      	b.n	8002acc <_printf_common+0x4c>
 8002b48:	0022      	movs	r2, r4
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	9901      	ldr	r1, [sp, #4]
 8002b4e:	9800      	ldr	r0, [sp, #0]
 8002b50:	9e08      	ldr	r6, [sp, #32]
 8002b52:	321a      	adds	r2, #26
 8002b54:	47b0      	blx	r6
 8002b56:	1c43      	adds	r3, r0, #1
 8002b58:	d0e6      	beq.n	8002b28 <_printf_common+0xa8>
 8002b5a:	3701      	adds	r7, #1
 8002b5c:	e7d1      	b.n	8002b02 <_printf_common+0x82>
	...

08002b60 <_printf_i>:
 8002b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b62:	b08b      	sub	sp, #44	; 0x2c
 8002b64:	9206      	str	r2, [sp, #24]
 8002b66:	000a      	movs	r2, r1
 8002b68:	3243      	adds	r2, #67	; 0x43
 8002b6a:	9307      	str	r3, [sp, #28]
 8002b6c:	9005      	str	r0, [sp, #20]
 8002b6e:	9204      	str	r2, [sp, #16]
 8002b70:	7e0a      	ldrb	r2, [r1, #24]
 8002b72:	000c      	movs	r4, r1
 8002b74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002b76:	2a78      	cmp	r2, #120	; 0x78
 8002b78:	d807      	bhi.n	8002b8a <_printf_i+0x2a>
 8002b7a:	2a62      	cmp	r2, #98	; 0x62
 8002b7c:	d809      	bhi.n	8002b92 <_printf_i+0x32>
 8002b7e:	2a00      	cmp	r2, #0
 8002b80:	d100      	bne.n	8002b84 <_printf_i+0x24>
 8002b82:	e0c1      	b.n	8002d08 <_printf_i+0x1a8>
 8002b84:	2a58      	cmp	r2, #88	; 0x58
 8002b86:	d100      	bne.n	8002b8a <_printf_i+0x2a>
 8002b88:	e08c      	b.n	8002ca4 <_printf_i+0x144>
 8002b8a:	0026      	movs	r6, r4
 8002b8c:	3642      	adds	r6, #66	; 0x42
 8002b8e:	7032      	strb	r2, [r6, #0]
 8002b90:	e022      	b.n	8002bd8 <_printf_i+0x78>
 8002b92:	0010      	movs	r0, r2
 8002b94:	3863      	subs	r0, #99	; 0x63
 8002b96:	2815      	cmp	r0, #21
 8002b98:	d8f7      	bhi.n	8002b8a <_printf_i+0x2a>
 8002b9a:	f7fd fab3 	bl	8000104 <__gnu_thumb1_case_shi>
 8002b9e:	0016      	.short	0x0016
 8002ba0:	fff6001f 	.word	0xfff6001f
 8002ba4:	fff6fff6 	.word	0xfff6fff6
 8002ba8:	001ffff6 	.word	0x001ffff6
 8002bac:	fff6fff6 	.word	0xfff6fff6
 8002bb0:	fff6fff6 	.word	0xfff6fff6
 8002bb4:	003600a8 	.word	0x003600a8
 8002bb8:	fff6009a 	.word	0xfff6009a
 8002bbc:	00b9fff6 	.word	0x00b9fff6
 8002bc0:	0036fff6 	.word	0x0036fff6
 8002bc4:	fff6fff6 	.word	0xfff6fff6
 8002bc8:	009e      	.short	0x009e
 8002bca:	0026      	movs	r6, r4
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	3642      	adds	r6, #66	; 0x42
 8002bd0:	1d11      	adds	r1, r2, #4
 8002bd2:	6019      	str	r1, [r3, #0]
 8002bd4:	6813      	ldr	r3, [r2, #0]
 8002bd6:	7033      	strb	r3, [r6, #0]
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0a7      	b.n	8002d2c <_printf_i+0x1cc>
 8002bdc:	6808      	ldr	r0, [r1, #0]
 8002bde:	6819      	ldr	r1, [r3, #0]
 8002be0:	1d0a      	adds	r2, r1, #4
 8002be2:	0605      	lsls	r5, r0, #24
 8002be4:	d50b      	bpl.n	8002bfe <_printf_i+0x9e>
 8002be6:	680d      	ldr	r5, [r1, #0]
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	2d00      	cmp	r5, #0
 8002bec:	da03      	bge.n	8002bf6 <_printf_i+0x96>
 8002bee:	232d      	movs	r3, #45	; 0x2d
 8002bf0:	9a04      	ldr	r2, [sp, #16]
 8002bf2:	426d      	negs	r5, r5
 8002bf4:	7013      	strb	r3, [r2, #0]
 8002bf6:	4b61      	ldr	r3, [pc, #388]	; (8002d7c <_printf_i+0x21c>)
 8002bf8:	270a      	movs	r7, #10
 8002bfa:	9303      	str	r3, [sp, #12]
 8002bfc:	e01b      	b.n	8002c36 <_printf_i+0xd6>
 8002bfe:	680d      	ldr	r5, [r1, #0]
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	0641      	lsls	r1, r0, #25
 8002c04:	d5f1      	bpl.n	8002bea <_printf_i+0x8a>
 8002c06:	b22d      	sxth	r5, r5
 8002c08:	e7ef      	b.n	8002bea <_printf_i+0x8a>
 8002c0a:	680d      	ldr	r5, [r1, #0]
 8002c0c:	6819      	ldr	r1, [r3, #0]
 8002c0e:	1d08      	adds	r0, r1, #4
 8002c10:	6018      	str	r0, [r3, #0]
 8002c12:	062e      	lsls	r6, r5, #24
 8002c14:	d501      	bpl.n	8002c1a <_printf_i+0xba>
 8002c16:	680d      	ldr	r5, [r1, #0]
 8002c18:	e003      	b.n	8002c22 <_printf_i+0xc2>
 8002c1a:	066d      	lsls	r5, r5, #25
 8002c1c:	d5fb      	bpl.n	8002c16 <_printf_i+0xb6>
 8002c1e:	680d      	ldr	r5, [r1, #0]
 8002c20:	b2ad      	uxth	r5, r5
 8002c22:	4b56      	ldr	r3, [pc, #344]	; (8002d7c <_printf_i+0x21c>)
 8002c24:	2708      	movs	r7, #8
 8002c26:	9303      	str	r3, [sp, #12]
 8002c28:	2a6f      	cmp	r2, #111	; 0x6f
 8002c2a:	d000      	beq.n	8002c2e <_printf_i+0xce>
 8002c2c:	3702      	adds	r7, #2
 8002c2e:	0023      	movs	r3, r4
 8002c30:	2200      	movs	r2, #0
 8002c32:	3343      	adds	r3, #67	; 0x43
 8002c34:	701a      	strb	r2, [r3, #0]
 8002c36:	6863      	ldr	r3, [r4, #4]
 8002c38:	60a3      	str	r3, [r4, #8]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	db03      	blt.n	8002c46 <_printf_i+0xe6>
 8002c3e:	2204      	movs	r2, #4
 8002c40:	6821      	ldr	r1, [r4, #0]
 8002c42:	4391      	bics	r1, r2
 8002c44:	6021      	str	r1, [r4, #0]
 8002c46:	2d00      	cmp	r5, #0
 8002c48:	d102      	bne.n	8002c50 <_printf_i+0xf0>
 8002c4a:	9e04      	ldr	r6, [sp, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00c      	beq.n	8002c6a <_printf_i+0x10a>
 8002c50:	9e04      	ldr	r6, [sp, #16]
 8002c52:	0028      	movs	r0, r5
 8002c54:	0039      	movs	r1, r7
 8002c56:	f7fd fae5 	bl	8000224 <__aeabi_uidivmod>
 8002c5a:	9b03      	ldr	r3, [sp, #12]
 8002c5c:	3e01      	subs	r6, #1
 8002c5e:	5c5b      	ldrb	r3, [r3, r1]
 8002c60:	7033      	strb	r3, [r6, #0]
 8002c62:	002b      	movs	r3, r5
 8002c64:	0005      	movs	r5, r0
 8002c66:	429f      	cmp	r7, r3
 8002c68:	d9f3      	bls.n	8002c52 <_printf_i+0xf2>
 8002c6a:	2f08      	cmp	r7, #8
 8002c6c:	d109      	bne.n	8002c82 <_printf_i+0x122>
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	07db      	lsls	r3, r3, #31
 8002c72:	d506      	bpl.n	8002c82 <_printf_i+0x122>
 8002c74:	6863      	ldr	r3, [r4, #4]
 8002c76:	6922      	ldr	r2, [r4, #16]
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	dc02      	bgt.n	8002c82 <_printf_i+0x122>
 8002c7c:	2330      	movs	r3, #48	; 0x30
 8002c7e:	3e01      	subs	r6, #1
 8002c80:	7033      	strb	r3, [r6, #0]
 8002c82:	9b04      	ldr	r3, [sp, #16]
 8002c84:	1b9b      	subs	r3, r3, r6
 8002c86:	6123      	str	r3, [r4, #16]
 8002c88:	9b07      	ldr	r3, [sp, #28]
 8002c8a:	0021      	movs	r1, r4
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	9805      	ldr	r0, [sp, #20]
 8002c90:	9b06      	ldr	r3, [sp, #24]
 8002c92:	aa09      	add	r2, sp, #36	; 0x24
 8002c94:	f7ff fef4 	bl	8002a80 <_printf_common>
 8002c98:	1c43      	adds	r3, r0, #1
 8002c9a:	d14c      	bne.n	8002d36 <_printf_i+0x1d6>
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	4240      	negs	r0, r0
 8002ca0:	b00b      	add	sp, #44	; 0x2c
 8002ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ca4:	3145      	adds	r1, #69	; 0x45
 8002ca6:	700a      	strb	r2, [r1, #0]
 8002ca8:	4a34      	ldr	r2, [pc, #208]	; (8002d7c <_printf_i+0x21c>)
 8002caa:	9203      	str	r2, [sp, #12]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	6821      	ldr	r1, [r4, #0]
 8002cb0:	ca20      	ldmia	r2!, {r5}
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	0608      	lsls	r0, r1, #24
 8002cb6:	d516      	bpl.n	8002ce6 <_printf_i+0x186>
 8002cb8:	07cb      	lsls	r3, r1, #31
 8002cba:	d502      	bpl.n	8002cc2 <_printf_i+0x162>
 8002cbc:	2320      	movs	r3, #32
 8002cbe:	4319      	orrs	r1, r3
 8002cc0:	6021      	str	r1, [r4, #0]
 8002cc2:	2710      	movs	r7, #16
 8002cc4:	2d00      	cmp	r5, #0
 8002cc6:	d1b2      	bne.n	8002c2e <_printf_i+0xce>
 8002cc8:	2320      	movs	r3, #32
 8002cca:	6822      	ldr	r2, [r4, #0]
 8002ccc:	439a      	bics	r2, r3
 8002cce:	6022      	str	r2, [r4, #0]
 8002cd0:	e7ad      	b.n	8002c2e <_printf_i+0xce>
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	6809      	ldr	r1, [r1, #0]
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	6022      	str	r2, [r4, #0]
 8002cda:	0022      	movs	r2, r4
 8002cdc:	2178      	movs	r1, #120	; 0x78
 8002cde:	3245      	adds	r2, #69	; 0x45
 8002ce0:	7011      	strb	r1, [r2, #0]
 8002ce2:	4a27      	ldr	r2, [pc, #156]	; (8002d80 <_printf_i+0x220>)
 8002ce4:	e7e1      	b.n	8002caa <_printf_i+0x14a>
 8002ce6:	0648      	lsls	r0, r1, #25
 8002ce8:	d5e6      	bpl.n	8002cb8 <_printf_i+0x158>
 8002cea:	b2ad      	uxth	r5, r5
 8002cec:	e7e4      	b.n	8002cb8 <_printf_i+0x158>
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	680d      	ldr	r5, [r1, #0]
 8002cf2:	1d10      	adds	r0, r2, #4
 8002cf4:	6949      	ldr	r1, [r1, #20]
 8002cf6:	6018      	str	r0, [r3, #0]
 8002cf8:	6813      	ldr	r3, [r2, #0]
 8002cfa:	062e      	lsls	r6, r5, #24
 8002cfc:	d501      	bpl.n	8002d02 <_printf_i+0x1a2>
 8002cfe:	6019      	str	r1, [r3, #0]
 8002d00:	e002      	b.n	8002d08 <_printf_i+0x1a8>
 8002d02:	066d      	lsls	r5, r5, #25
 8002d04:	d5fb      	bpl.n	8002cfe <_printf_i+0x19e>
 8002d06:	8019      	strh	r1, [r3, #0]
 8002d08:	2300      	movs	r3, #0
 8002d0a:	9e04      	ldr	r6, [sp, #16]
 8002d0c:	6123      	str	r3, [r4, #16]
 8002d0e:	e7bb      	b.n	8002c88 <_printf_i+0x128>
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	1d11      	adds	r1, r2, #4
 8002d14:	6019      	str	r1, [r3, #0]
 8002d16:	6816      	ldr	r6, [r2, #0]
 8002d18:	2100      	movs	r1, #0
 8002d1a:	0030      	movs	r0, r6
 8002d1c:	6862      	ldr	r2, [r4, #4]
 8002d1e:	f000 f831 	bl	8002d84 <memchr>
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d001      	beq.n	8002d2a <_printf_i+0x1ca>
 8002d26:	1b80      	subs	r0, r0, r6
 8002d28:	6060      	str	r0, [r4, #4]
 8002d2a:	6863      	ldr	r3, [r4, #4]
 8002d2c:	6123      	str	r3, [r4, #16]
 8002d2e:	2300      	movs	r3, #0
 8002d30:	9a04      	ldr	r2, [sp, #16]
 8002d32:	7013      	strb	r3, [r2, #0]
 8002d34:	e7a8      	b.n	8002c88 <_printf_i+0x128>
 8002d36:	6923      	ldr	r3, [r4, #16]
 8002d38:	0032      	movs	r2, r6
 8002d3a:	9906      	ldr	r1, [sp, #24]
 8002d3c:	9805      	ldr	r0, [sp, #20]
 8002d3e:	9d07      	ldr	r5, [sp, #28]
 8002d40:	47a8      	blx	r5
 8002d42:	1c43      	adds	r3, r0, #1
 8002d44:	d0aa      	beq.n	8002c9c <_printf_i+0x13c>
 8002d46:	6823      	ldr	r3, [r4, #0]
 8002d48:	079b      	lsls	r3, r3, #30
 8002d4a:	d415      	bmi.n	8002d78 <_printf_i+0x218>
 8002d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d4e:	68e0      	ldr	r0, [r4, #12]
 8002d50:	4298      	cmp	r0, r3
 8002d52:	daa5      	bge.n	8002ca0 <_printf_i+0x140>
 8002d54:	0018      	movs	r0, r3
 8002d56:	e7a3      	b.n	8002ca0 <_printf_i+0x140>
 8002d58:	0022      	movs	r2, r4
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	9906      	ldr	r1, [sp, #24]
 8002d5e:	9805      	ldr	r0, [sp, #20]
 8002d60:	9e07      	ldr	r6, [sp, #28]
 8002d62:	3219      	adds	r2, #25
 8002d64:	47b0      	blx	r6
 8002d66:	1c43      	adds	r3, r0, #1
 8002d68:	d098      	beq.n	8002c9c <_printf_i+0x13c>
 8002d6a:	3501      	adds	r5, #1
 8002d6c:	68e3      	ldr	r3, [r4, #12]
 8002d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d70:	1a9b      	subs	r3, r3, r2
 8002d72:	42ab      	cmp	r3, r5
 8002d74:	dcf0      	bgt.n	8002d58 <_printf_i+0x1f8>
 8002d76:	e7e9      	b.n	8002d4c <_printf_i+0x1ec>
 8002d78:	2500      	movs	r5, #0
 8002d7a:	e7f7      	b.n	8002d6c <_printf_i+0x20c>
 8002d7c:	080030c9 	.word	0x080030c9
 8002d80:	080030da 	.word	0x080030da

08002d84 <memchr>:
 8002d84:	b2c9      	uxtb	r1, r1
 8002d86:	1882      	adds	r2, r0, r2
 8002d88:	4290      	cmp	r0, r2
 8002d8a:	d101      	bne.n	8002d90 <memchr+0xc>
 8002d8c:	2000      	movs	r0, #0
 8002d8e:	4770      	bx	lr
 8002d90:	7803      	ldrb	r3, [r0, #0]
 8002d92:	428b      	cmp	r3, r1
 8002d94:	d0fb      	beq.n	8002d8e <memchr+0xa>
 8002d96:	3001      	adds	r0, #1
 8002d98:	e7f6      	b.n	8002d88 <memchr+0x4>

08002d9a <memcpy>:
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	b510      	push	{r4, lr}
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d100      	bne.n	8002da4 <memcpy+0xa>
 8002da2:	bd10      	pop	{r4, pc}
 8002da4:	5ccc      	ldrb	r4, [r1, r3]
 8002da6:	54c4      	strb	r4, [r0, r3]
 8002da8:	3301      	adds	r3, #1
 8002daa:	e7f8      	b.n	8002d9e <memcpy+0x4>

08002dac <memmove>:
 8002dac:	b510      	push	{r4, lr}
 8002dae:	4288      	cmp	r0, r1
 8002db0:	d902      	bls.n	8002db8 <memmove+0xc>
 8002db2:	188b      	adds	r3, r1, r2
 8002db4:	4298      	cmp	r0, r3
 8002db6:	d303      	bcc.n	8002dc0 <memmove+0x14>
 8002db8:	2300      	movs	r3, #0
 8002dba:	e007      	b.n	8002dcc <memmove+0x20>
 8002dbc:	5c8b      	ldrb	r3, [r1, r2]
 8002dbe:	5483      	strb	r3, [r0, r2]
 8002dc0:	3a01      	subs	r2, #1
 8002dc2:	d2fb      	bcs.n	8002dbc <memmove+0x10>
 8002dc4:	bd10      	pop	{r4, pc}
 8002dc6:	5ccc      	ldrb	r4, [r1, r3]
 8002dc8:	54c4      	strb	r4, [r0, r3]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d1fa      	bne.n	8002dc6 <memmove+0x1a>
 8002dd0:	e7f8      	b.n	8002dc4 <memmove+0x18>
	...

08002dd4 <_free_r>:
 8002dd4:	b570      	push	{r4, r5, r6, lr}
 8002dd6:	0005      	movs	r5, r0
 8002dd8:	2900      	cmp	r1, #0
 8002dda:	d010      	beq.n	8002dfe <_free_r+0x2a>
 8002ddc:	1f0c      	subs	r4, r1, #4
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	da00      	bge.n	8002de6 <_free_r+0x12>
 8002de4:	18e4      	adds	r4, r4, r3
 8002de6:	0028      	movs	r0, r5
 8002de8:	f000 f918 	bl	800301c <__malloc_lock>
 8002dec:	4a1d      	ldr	r2, [pc, #116]	; (8002e64 <_free_r+0x90>)
 8002dee:	6813      	ldr	r3, [r2, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d105      	bne.n	8002e00 <_free_r+0x2c>
 8002df4:	6063      	str	r3, [r4, #4]
 8002df6:	6014      	str	r4, [r2, #0]
 8002df8:	0028      	movs	r0, r5
 8002dfa:	f000 f917 	bl	800302c <__malloc_unlock>
 8002dfe:	bd70      	pop	{r4, r5, r6, pc}
 8002e00:	42a3      	cmp	r3, r4
 8002e02:	d908      	bls.n	8002e16 <_free_r+0x42>
 8002e04:	6821      	ldr	r1, [r4, #0]
 8002e06:	1860      	adds	r0, r4, r1
 8002e08:	4283      	cmp	r3, r0
 8002e0a:	d1f3      	bne.n	8002df4 <_free_r+0x20>
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	1841      	adds	r1, r0, r1
 8002e12:	6021      	str	r1, [r4, #0]
 8002e14:	e7ee      	b.n	8002df4 <_free_r+0x20>
 8002e16:	001a      	movs	r2, r3
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <_free_r+0x4e>
 8002e1e:	42a3      	cmp	r3, r4
 8002e20:	d9f9      	bls.n	8002e16 <_free_r+0x42>
 8002e22:	6811      	ldr	r1, [r2, #0]
 8002e24:	1850      	adds	r0, r2, r1
 8002e26:	42a0      	cmp	r0, r4
 8002e28:	d10b      	bne.n	8002e42 <_free_r+0x6e>
 8002e2a:	6820      	ldr	r0, [r4, #0]
 8002e2c:	1809      	adds	r1, r1, r0
 8002e2e:	1850      	adds	r0, r2, r1
 8002e30:	6011      	str	r1, [r2, #0]
 8002e32:	4283      	cmp	r3, r0
 8002e34:	d1e0      	bne.n	8002df8 <_free_r+0x24>
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	1841      	adds	r1, r0, r1
 8002e3c:	6011      	str	r1, [r2, #0]
 8002e3e:	6053      	str	r3, [r2, #4]
 8002e40:	e7da      	b.n	8002df8 <_free_r+0x24>
 8002e42:	42a0      	cmp	r0, r4
 8002e44:	d902      	bls.n	8002e4c <_free_r+0x78>
 8002e46:	230c      	movs	r3, #12
 8002e48:	602b      	str	r3, [r5, #0]
 8002e4a:	e7d5      	b.n	8002df8 <_free_r+0x24>
 8002e4c:	6821      	ldr	r1, [r4, #0]
 8002e4e:	1860      	adds	r0, r4, r1
 8002e50:	4283      	cmp	r3, r0
 8002e52:	d103      	bne.n	8002e5c <_free_r+0x88>
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	1841      	adds	r1, r0, r1
 8002e5a:	6021      	str	r1, [r4, #0]
 8002e5c:	6063      	str	r3, [r4, #4]
 8002e5e:	6054      	str	r4, [r2, #4]
 8002e60:	e7ca      	b.n	8002df8 <_free_r+0x24>
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	200000e0 	.word	0x200000e0

08002e68 <sbrk_aligned>:
 8002e68:	b570      	push	{r4, r5, r6, lr}
 8002e6a:	4e0f      	ldr	r6, [pc, #60]	; (8002ea8 <sbrk_aligned+0x40>)
 8002e6c:	000d      	movs	r5, r1
 8002e6e:	6831      	ldr	r1, [r6, #0]
 8002e70:	0004      	movs	r4, r0
 8002e72:	2900      	cmp	r1, #0
 8002e74:	d102      	bne.n	8002e7c <sbrk_aligned+0x14>
 8002e76:	f000 f8bf 	bl	8002ff8 <_sbrk_r>
 8002e7a:	6030      	str	r0, [r6, #0]
 8002e7c:	0029      	movs	r1, r5
 8002e7e:	0020      	movs	r0, r4
 8002e80:	f000 f8ba 	bl	8002ff8 <_sbrk_r>
 8002e84:	1c43      	adds	r3, r0, #1
 8002e86:	d00a      	beq.n	8002e9e <sbrk_aligned+0x36>
 8002e88:	2303      	movs	r3, #3
 8002e8a:	1cc5      	adds	r5, r0, #3
 8002e8c:	439d      	bics	r5, r3
 8002e8e:	42a8      	cmp	r0, r5
 8002e90:	d007      	beq.n	8002ea2 <sbrk_aligned+0x3a>
 8002e92:	1a29      	subs	r1, r5, r0
 8002e94:	0020      	movs	r0, r4
 8002e96:	f000 f8af 	bl	8002ff8 <_sbrk_r>
 8002e9a:	1c43      	adds	r3, r0, #1
 8002e9c:	d101      	bne.n	8002ea2 <sbrk_aligned+0x3a>
 8002e9e:	2501      	movs	r5, #1
 8002ea0:	426d      	negs	r5, r5
 8002ea2:	0028      	movs	r0, r5
 8002ea4:	bd70      	pop	{r4, r5, r6, pc}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	200000e4 	.word	0x200000e4

08002eac <_malloc_r>:
 8002eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002eae:	2203      	movs	r2, #3
 8002eb0:	1ccb      	adds	r3, r1, #3
 8002eb2:	4393      	bics	r3, r2
 8002eb4:	3308      	adds	r3, #8
 8002eb6:	0006      	movs	r6, r0
 8002eb8:	001f      	movs	r7, r3
 8002eba:	2b0c      	cmp	r3, #12
 8002ebc:	d232      	bcs.n	8002f24 <_malloc_r+0x78>
 8002ebe:	270c      	movs	r7, #12
 8002ec0:	42b9      	cmp	r1, r7
 8002ec2:	d831      	bhi.n	8002f28 <_malloc_r+0x7c>
 8002ec4:	0030      	movs	r0, r6
 8002ec6:	f000 f8a9 	bl	800301c <__malloc_lock>
 8002eca:	4d32      	ldr	r5, [pc, #200]	; (8002f94 <_malloc_r+0xe8>)
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	001c      	movs	r4, r3
 8002ed0:	2c00      	cmp	r4, #0
 8002ed2:	d12e      	bne.n	8002f32 <_malloc_r+0x86>
 8002ed4:	0039      	movs	r1, r7
 8002ed6:	0030      	movs	r0, r6
 8002ed8:	f7ff ffc6 	bl	8002e68 <sbrk_aligned>
 8002edc:	0004      	movs	r4, r0
 8002ede:	1c43      	adds	r3, r0, #1
 8002ee0:	d11e      	bne.n	8002f20 <_malloc_r+0x74>
 8002ee2:	682c      	ldr	r4, [r5, #0]
 8002ee4:	0025      	movs	r5, r4
 8002ee6:	2d00      	cmp	r5, #0
 8002ee8:	d14a      	bne.n	8002f80 <_malloc_r+0xd4>
 8002eea:	6823      	ldr	r3, [r4, #0]
 8002eec:	0029      	movs	r1, r5
 8002eee:	18e3      	adds	r3, r4, r3
 8002ef0:	0030      	movs	r0, r6
 8002ef2:	9301      	str	r3, [sp, #4]
 8002ef4:	f000 f880 	bl	8002ff8 <_sbrk_r>
 8002ef8:	9b01      	ldr	r3, [sp, #4]
 8002efa:	4283      	cmp	r3, r0
 8002efc:	d143      	bne.n	8002f86 <_malloc_r+0xda>
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	3703      	adds	r7, #3
 8002f02:	1aff      	subs	r7, r7, r3
 8002f04:	2303      	movs	r3, #3
 8002f06:	439f      	bics	r7, r3
 8002f08:	3708      	adds	r7, #8
 8002f0a:	2f0c      	cmp	r7, #12
 8002f0c:	d200      	bcs.n	8002f10 <_malloc_r+0x64>
 8002f0e:	270c      	movs	r7, #12
 8002f10:	0039      	movs	r1, r7
 8002f12:	0030      	movs	r0, r6
 8002f14:	f7ff ffa8 	bl	8002e68 <sbrk_aligned>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	d034      	beq.n	8002f86 <_malloc_r+0xda>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	19df      	adds	r7, r3, r7
 8002f20:	6027      	str	r7, [r4, #0]
 8002f22:	e013      	b.n	8002f4c <_malloc_r+0xa0>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	dacb      	bge.n	8002ec0 <_malloc_r+0x14>
 8002f28:	230c      	movs	r3, #12
 8002f2a:	2500      	movs	r5, #0
 8002f2c:	6033      	str	r3, [r6, #0]
 8002f2e:	0028      	movs	r0, r5
 8002f30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f32:	6822      	ldr	r2, [r4, #0]
 8002f34:	1bd1      	subs	r1, r2, r7
 8002f36:	d420      	bmi.n	8002f7a <_malloc_r+0xce>
 8002f38:	290b      	cmp	r1, #11
 8002f3a:	d917      	bls.n	8002f6c <_malloc_r+0xc0>
 8002f3c:	19e2      	adds	r2, r4, r7
 8002f3e:	6027      	str	r7, [r4, #0]
 8002f40:	42a3      	cmp	r3, r4
 8002f42:	d111      	bne.n	8002f68 <_malloc_r+0xbc>
 8002f44:	602a      	str	r2, [r5, #0]
 8002f46:	6863      	ldr	r3, [r4, #4]
 8002f48:	6011      	str	r1, [r2, #0]
 8002f4a:	6053      	str	r3, [r2, #4]
 8002f4c:	0030      	movs	r0, r6
 8002f4e:	0025      	movs	r5, r4
 8002f50:	f000 f86c 	bl	800302c <__malloc_unlock>
 8002f54:	2207      	movs	r2, #7
 8002f56:	350b      	adds	r5, #11
 8002f58:	1d23      	adds	r3, r4, #4
 8002f5a:	4395      	bics	r5, r2
 8002f5c:	1aea      	subs	r2, r5, r3
 8002f5e:	429d      	cmp	r5, r3
 8002f60:	d0e5      	beq.n	8002f2e <_malloc_r+0x82>
 8002f62:	1b5b      	subs	r3, r3, r5
 8002f64:	50a3      	str	r3, [r4, r2]
 8002f66:	e7e2      	b.n	8002f2e <_malloc_r+0x82>
 8002f68:	605a      	str	r2, [r3, #4]
 8002f6a:	e7ec      	b.n	8002f46 <_malloc_r+0x9a>
 8002f6c:	6862      	ldr	r2, [r4, #4]
 8002f6e:	42a3      	cmp	r3, r4
 8002f70:	d101      	bne.n	8002f76 <_malloc_r+0xca>
 8002f72:	602a      	str	r2, [r5, #0]
 8002f74:	e7ea      	b.n	8002f4c <_malloc_r+0xa0>
 8002f76:	605a      	str	r2, [r3, #4]
 8002f78:	e7e8      	b.n	8002f4c <_malloc_r+0xa0>
 8002f7a:	0023      	movs	r3, r4
 8002f7c:	6864      	ldr	r4, [r4, #4]
 8002f7e:	e7a7      	b.n	8002ed0 <_malloc_r+0x24>
 8002f80:	002c      	movs	r4, r5
 8002f82:	686d      	ldr	r5, [r5, #4]
 8002f84:	e7af      	b.n	8002ee6 <_malloc_r+0x3a>
 8002f86:	230c      	movs	r3, #12
 8002f88:	0030      	movs	r0, r6
 8002f8a:	6033      	str	r3, [r6, #0]
 8002f8c:	f000 f84e 	bl	800302c <__malloc_unlock>
 8002f90:	e7cd      	b.n	8002f2e <_malloc_r+0x82>
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	200000e0 	.word	0x200000e0

08002f98 <_realloc_r>:
 8002f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f9a:	0007      	movs	r7, r0
 8002f9c:	000e      	movs	r6, r1
 8002f9e:	0014      	movs	r4, r2
 8002fa0:	2900      	cmp	r1, #0
 8002fa2:	d105      	bne.n	8002fb0 <_realloc_r+0x18>
 8002fa4:	0011      	movs	r1, r2
 8002fa6:	f7ff ff81 	bl	8002eac <_malloc_r>
 8002faa:	0005      	movs	r5, r0
 8002fac:	0028      	movs	r0, r5
 8002fae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002fb0:	2a00      	cmp	r2, #0
 8002fb2:	d103      	bne.n	8002fbc <_realloc_r+0x24>
 8002fb4:	f7ff ff0e 	bl	8002dd4 <_free_r>
 8002fb8:	0025      	movs	r5, r4
 8002fba:	e7f7      	b.n	8002fac <_realloc_r+0x14>
 8002fbc:	f000 f83e 	bl	800303c <_malloc_usable_size_r>
 8002fc0:	9001      	str	r0, [sp, #4]
 8002fc2:	4284      	cmp	r4, r0
 8002fc4:	d803      	bhi.n	8002fce <_realloc_r+0x36>
 8002fc6:	0035      	movs	r5, r6
 8002fc8:	0843      	lsrs	r3, r0, #1
 8002fca:	42a3      	cmp	r3, r4
 8002fcc:	d3ee      	bcc.n	8002fac <_realloc_r+0x14>
 8002fce:	0021      	movs	r1, r4
 8002fd0:	0038      	movs	r0, r7
 8002fd2:	f7ff ff6b 	bl	8002eac <_malloc_r>
 8002fd6:	1e05      	subs	r5, r0, #0
 8002fd8:	d0e8      	beq.n	8002fac <_realloc_r+0x14>
 8002fda:	9b01      	ldr	r3, [sp, #4]
 8002fdc:	0022      	movs	r2, r4
 8002fde:	429c      	cmp	r4, r3
 8002fe0:	d900      	bls.n	8002fe4 <_realloc_r+0x4c>
 8002fe2:	001a      	movs	r2, r3
 8002fe4:	0031      	movs	r1, r6
 8002fe6:	0028      	movs	r0, r5
 8002fe8:	f7ff fed7 	bl	8002d9a <memcpy>
 8002fec:	0031      	movs	r1, r6
 8002fee:	0038      	movs	r0, r7
 8002ff0:	f7ff fef0 	bl	8002dd4 <_free_r>
 8002ff4:	e7da      	b.n	8002fac <_realloc_r+0x14>
	...

08002ff8 <_sbrk_r>:
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	b570      	push	{r4, r5, r6, lr}
 8002ffc:	4d06      	ldr	r5, [pc, #24]	; (8003018 <_sbrk_r+0x20>)
 8002ffe:	0004      	movs	r4, r0
 8003000:	0008      	movs	r0, r1
 8003002:	602b      	str	r3, [r5, #0]
 8003004:	f7fd fbc4 	bl	8000790 <_sbrk>
 8003008:	1c43      	adds	r3, r0, #1
 800300a:	d103      	bne.n	8003014 <_sbrk_r+0x1c>
 800300c:	682b      	ldr	r3, [r5, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d000      	beq.n	8003014 <_sbrk_r+0x1c>
 8003012:	6023      	str	r3, [r4, #0]
 8003014:	bd70      	pop	{r4, r5, r6, pc}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	200000e8 	.word	0x200000e8

0800301c <__malloc_lock>:
 800301c:	b510      	push	{r4, lr}
 800301e:	4802      	ldr	r0, [pc, #8]	; (8003028 <__malloc_lock+0xc>)
 8003020:	f000 f814 	bl	800304c <__retarget_lock_acquire_recursive>
 8003024:	bd10      	pop	{r4, pc}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	200000ec 	.word	0x200000ec

0800302c <__malloc_unlock>:
 800302c:	b510      	push	{r4, lr}
 800302e:	4802      	ldr	r0, [pc, #8]	; (8003038 <__malloc_unlock+0xc>)
 8003030:	f000 f80d 	bl	800304e <__retarget_lock_release_recursive>
 8003034:	bd10      	pop	{r4, pc}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	200000ec 	.word	0x200000ec

0800303c <_malloc_usable_size_r>:
 800303c:	1f0b      	subs	r3, r1, #4
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	1f18      	subs	r0, r3, #4
 8003042:	2b00      	cmp	r3, #0
 8003044:	da01      	bge.n	800304a <_malloc_usable_size_r+0xe>
 8003046:	580b      	ldr	r3, [r1, r0]
 8003048:	18c0      	adds	r0, r0, r3
 800304a:	4770      	bx	lr

0800304c <__retarget_lock_acquire_recursive>:
 800304c:	4770      	bx	lr

0800304e <__retarget_lock_release_recursive>:
 800304e:	4770      	bx	lr

08003050 <_init>:
 8003050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003056:	bc08      	pop	{r3}
 8003058:	469e      	mov	lr, r3
 800305a:	4770      	bx	lr

0800305c <_fini>:
 800305c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003062:	bc08      	pop	{r3}
 8003064:	469e      	mov	lr, r3
 8003066:	4770      	bx	lr
