<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1774" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1774{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2_1774{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1774{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1774{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1774{left:96px;bottom:1025px;letter-spacing:-0.25px;word-spacing:-1.15px;}
#t6_1774{left:289px;bottom:1025px;letter-spacing:-0.26px;word-spacing:0.01px;}
#t7_1774{left:96px;bottom:970px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t8_1774{left:96px;bottom:949px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t9_1774{left:96px;bottom:927px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ta_1774{left:96px;bottom:906px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_1774{left:708px;bottom:906px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tc_1774{left:796px;bottom:906px;}
#td_1774{left:96px;bottom:871px;letter-spacing:0.13px;word-spacing:-0.51px;}
#te_1774{left:96px;bottom:849px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_1774{left:96px;bottom:828px;letter-spacing:0.11px;word-spacing:-0.7px;}
#tg_1774{left:96px;bottom:807px;letter-spacing:0.12px;word-spacing:-0.19px;}
#th_1774{left:176px;bottom:807px;}
#ti_1774{left:182px;bottom:807px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tj_1774{left:96px;bottom:785px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tk_1774{left:96px;bottom:750px;letter-spacing:0.11px;word-spacing:-1.15px;}
#tl_1774{left:96px;bottom:729px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1774{left:96px;bottom:707px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_1774{left:228px;bottom:707px;}
#to_1774{left:240px;bottom:707px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tp_1774{left:96px;bottom:686px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tq_1774{left:96px;bottom:664px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_1774{left:96px;bottom:629px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ts_1774{left:96px;bottom:608px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tt_1774{left:96px;bottom:568px;letter-spacing:0.17px;word-spacing:0.05px;}
#tu_1774{left:96px;bottom:533px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tv_1774{left:96px;bottom:512px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tw_1774{left:96px;bottom:490px;letter-spacing:0.12px;word-spacing:-1.09px;}
#tx_1774{left:96px;bottom:469px;letter-spacing:0.11px;word-spacing:-0.43px;}
#ty_1774{left:96px;bottom:447px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tz_1774{left:96px;bottom:426px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_1774{left:96px;bottom:391px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_1774{left:96px;bottom:360px;}
#t12_1774{left:124px;bottom:360px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t13_1774{left:124px;bottom:339px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t14_1774{left:124px;bottom:318px;letter-spacing:0.11px;word-spacing:-0.48px;}
#t15_1774{left:124px;bottom:296px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t16_1774{left:124px;bottom:275px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_1774{left:96px;bottom:247px;}
#t18_1774{left:124px;bottom:247px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_1774{left:124px;bottom:226px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_1774{left:96px;bottom:198px;}
#t1b_1774{left:124px;bottom:198px;}
#t1c_1774{left:132px;bottom:198px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1d_1774{left:124px;bottom:177px;letter-spacing:0.09px;word-spacing:-0.46px;}
#t1e_1774{left:124px;bottom:156px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1f_1774{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1774{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1774{font-size:31px;font-family:Arial-Bold_61q;color:#000;}
.s3_1774{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1774{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_1774{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1774{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1774{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1774" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1774Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1774" style="-webkit-user-select: none;"><object width="935" height="1210" data="1774/1774.svg" type="image/svg+xml" id="pdf1774" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1774" class="t s1_1774">Opcode and Operand Encodings </span><span id="t2_1774" class="t s1_1774">507 </span>
<span id="t3_1774" class="t s1_1774">24594—Rev. 3.35—June 2023 </span><span id="t4_1774" class="t s1_1774">AMD64 Technology </span>
<span id="t5_1774" class="t s2_1774">Appendix A </span><span id="t6_1774" class="t s2_1774">Opcode and Operand Encodings </span>
<span id="t7_1774" class="t s3_1774">This appendix specifies the opcode and operand encodings for each instruction in the AMD64 </span>
<span id="t8_1774" class="t s3_1774">instruction set. As discussed in Chapter 1, “Instruction Encoding,” the basic operation and implied </span>
<span id="t9_1774" class="t s3_1774">operand type(s) of an instruction are encoded by the binary value of the opcode byte. The </span>
<span id="ta_1774" class="t s3_1774">correspondence between an opcode binary value and its meaning is provided by the </span><span id="tb_1774" class="t s4_1774">opcode map</span><span id="tc_1774" class="t s3_1774">. </span>
<span id="td_1774" class="t s3_1774">Each opcode map has 256 entries and can encode up to 256 different operations. Since the AMD64 </span>
<span id="te_1774" class="t s3_1774">instruction set comprises more than 256 instructions, multiple opcode maps are utilized to encode the </span>
<span id="tf_1774" class="t s3_1774">instruction set. A particular opcode map is selected using the instruction encoding syntax diagrammed </span>
<span id="tg_1774" class="t s3_1774">in Figure 1</span><span id="th_1774" class="t s5_1774">-</span><span id="ti_1774" class="t s3_1774">1 on page 2. For each opcode map, values may be reserved or utilized for purposes other </span>
<span id="tj_1774" class="t s3_1774">than encoding an instruction operation. </span>
<span id="tk_1774" class="t s3_1774">To preserve compatibility with future instruction architectural extensions, reserved opcodes should not </span>
<span id="tl_1774" class="t s3_1774">be used. If a means to reliably cause an invalid-opcode exception (#UD) is required, software should </span>
<span id="tm_1774" class="t s3_1774">use one of the UD</span><span id="tn_1774" class="t s4_1774">x </span><span id="to_1774" class="t s3_1774">opcodes. These opcodes are set aside for this purpose and will not be used for </span>
<span id="tp_1774" class="t s3_1774">future instructions. The UD opcodes are located on the secondary opcode map at code points B9h, </span>
<span id="tq_1774" class="t s3_1774">0Bh, and FFh. </span>
<span id="tr_1774" class="t s3_1774">The following section provides a key to the notation used in the opcode maps to specify the implied </span>
<span id="ts_1774" class="t s3_1774">operand types. </span>
<span id="tt_1774" class="t s6_1774">Opcode-Syntax Notation </span>
<span id="tu_1774" class="t s3_1774">In the opcode maps which follow, each table entry represents a specific form of an instruction, </span>
<span id="tv_1774" class="t s3_1774">identifying the instruction by its mnemonic and listing the operand or operands peculiar to that </span>
<span id="tw_1774" class="t s3_1774">opcode. If a register-based operand is specified by the opcode itself, the operand is represented directly </span>
<span id="tx_1774" class="t s3_1774">using the register mnemonic as defined in “Summary of Registers and Data Types” on page 38. If the </span>
<span id="ty_1774" class="t s3_1774">operand is encoded in one or more bytes following the opcode byte, the following special notation is </span>
<span id="tz_1774" class="t s3_1774">used to represent the operand and its encoding in more generic terms. </span>
<span id="t10_1774" class="t s3_1774">This special notation, used exclusively in the opcode maps, is composed of three parts: </span>
<span id="t11_1774" class="t s3_1774">• </span><span id="t12_1774" class="t s3_1774">an initial capital letter that represents the operand source / destination (register-based, memory- </span>
<span id="t13_1774" class="t s3_1774">based, or immediate) and how it is encoded in the instruction (either as an immediate, or via the </span>
<span id="t14_1774" class="t s3_1774">ModRM.reg, ModRM.{mod,r/m}, or VEX/XOP.vvvv fields). For register-based operands, the </span>
<span id="t15_1774" class="t s3_1774">initial letter also specifies the register type (General-purpose, MMX, YMM/XMM, debug, or </span>
<span id="t16_1774" class="t s3_1774">control register). </span>
<span id="t17_1774" class="t s3_1774">• </span><span id="t18_1774" class="t s3_1774">one, two, or three letter modifier (in lowercase) that represents the data type (for example, byte, </span>
<span id="t19_1774" class="t s3_1774">word, quadword, packed single-precision floating-point vector). </span>
<span id="t1a_1774" class="t s4_1774">• </span><span id="t1b_1774" class="t s4_1774">x</span><span id="t1c_1774" class="t s3_1774">, which indicates for an SSE instruction that the instruction supports both vector sizes (128 bits </span>
<span id="t1d_1774" class="t s3_1774">and 256 bits). The specific vector size is encoded in the VEX/XOP.L field. L=0 indicates 128 bits </span>
<span id="t1e_1774" class="t s3_1774">and L=1 indicates 256 bits. </span>
<span id="t1f_1774" class="t s7_1774">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
