<div class="head-strip">
	<div class="container">
		<h4 class="pull-left">
			<strong>Silicon Vision's</strong> Intellectual Properties			
		</h4>
		<div  class="pull-right fszs">
			<a href="#">Home</a> <span>/ IPs</span>
		</div>
	</div>
</div>
<!-- head strip end -->

<%= render "snippets/ips-navbar" %>

<div class="container ips-pages">
	<div class="row">
		<div class="col-lg-7">
			<h3 class="m50b">
				<img src="/assets/pm-icon-s.png" />
				Clock Generators and synthesizers IPs
			</h3>
		</div>
		<div class="col-lg-5">
			<button type="submit" class="btn blue-but small m30t m50b pull-right">
				Download Product Brief
			</button>
			<button type="submit" class="btn blue-but small m30t m50b pull-right">
				REQUEST DATA SHEET
			</button>
		</div>
	</div>
	<div class="row">
		<div class="col-lg-8">
			<p>
				Silicon Vision provides various types of PLL clock generators and frequency synthesizer for different ASIC and RF applications. The library contains ultra-low power, low noise frequency synthesizers used for low energy Bluetooth and IEEE802.15.4g TRx, general purpose wide range low noise clock generators for high speed SerDes, and fully integrated sync separators for video front ends. The library is silicon verified on various technology nodes starting from 180nm to 40nm.
 			</p>
		</div>
		<div class="col-lg-4 center-txt">
			<a data-toggle="modal" href="#myModal">
				<img src="/assets/clock-gen-s.jpg" />
			</a>
			<div class="modal fade" id="myModal">
				<div class="modal-dialog">
				  <div class="modal-content">
				    <div class="modal-header">
				      <button type="button" class="close" data-dismiss="modal" aria-hidden="true">&times;</button>
				      <h4 class="modal-title">Low Power Bluetooth</h4>
				    </div>
				    <div class="modal-body">
				      <img src="/assets/clock-gen.jpg" />
				    </div>
				  </div><!-- /.modal-content -->
				</div><!-- /.modal-dialog -->
			</div><!-- /.modal -->
		</div>
	</div>
	<div class="row">
		<div class="col-lg-12">
			<h4>Clock Generatos and Synthesizer IPs</h4>
 			<table class=table table-striped>
				<thead>
					<tr>
						<th></th>
						<th>Process</th>
						<th>Status</th>
						<th>Input frequency</th>
						<th>Output clock frequency</th>
						<th>Long term rms jitter</th>
						<th>Current consumption</th>
						<th>Product Brief</th>
					</tr>
				</thead>
				<tbody>
					<tr>
						<td class="tleft"><strong>SiVi-NPLL1G65</strong></td>
						<td>TSMC-65nmG</td>
						<td>Silicon Verified</td>
						<td>25MHz</td>
						<td>1GHz</td>
						<td>7ps</td>
						<td>&lt;5mA</td>
						<td></td>
					</tr>
					<tr>
						<td class="tleft"><strong>SiVi-FPLL4G65</strong></td>
						<td>TSMC-65nmG</td>
						<td>Silicon Verified</td>
						<td>300MHz to 550MHz</td>
						<td>1.25GHz : 3.4GHz</td>
						<td>&lt; 7ps</td>
						<td>&lt;10mA</td>
						<td></td>
					</tr>
				</tbody>
			</table>
		</div>
	</div>
</div>