

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 00:53:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  777078317|  777078317|  7.771 sec|  7.771 sec|  777078317|  777078317|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                              |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name          |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1             |  775972380|  775972380|  51731492|          -|          -|     15|        no|
        | + VITIS_LOOP_32_2            |   51731490|   51731490|   3448766|          -|          -|     15|        no|
        |  ++ VITIS_LOOP_32_2.1        |      14112|      14112|         1|          -|          -|  14112|        no|
        |  ++ VITIS_LOOP_106_1         |     156640|     156640|      4895|          -|          -|     32|        no|
        |   +++ VITIS_LOOP_107_2       |       4893|       4893|       233|          -|          -|     21|        no|
        |    ++++ VITIS_LOOP_108_3     |        231|        231|        11|          -|          -|     21|        no|
        |  ++ VITIS_LOOP_48_4          |    3276716|    3276716|    192748|          -|          -|     17|        no|
        |   +++ VITIS_LOOP_49_5        |     192746|     192746|     11338|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_52_6      |      11335|      11335|      2267|          -|          -|      5|        no|
        |     +++++ VITIS_LOOP_53_7    |       2265|       2265|       453|          -|          -|      5|        no|
        |      ++++++ VITIS_LOOP_61_8  |        451|        451|        14|          -|          -|     32|        no|
        |  ++ VITIS_LOOP_128_2         |       1003|       1003|        59|          -|          -|     17|        no|
        |   +++ VITIS_LOOP_129_3       |         51|         51|         3|          -|          -|     17|        no|
        |  ++ VITIS_LOOP_32_2.5        |        289|        289|         1|          -|          -|    289|        no|
        |- VITIS_LOOP_79_10            |    1105935|    1105935|      4337|          -|          -|    255|        no|
        | + VITIS_LOOP_80_11           |       4335|       4335|        17|          -|          -|    255|        no|
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 48 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 7 
18 --> 19 37 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 22 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 23 
37 --> 38 47 
38 --> 39 
39 --> 40 42 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 37 
47 --> 47 3 
48 --> 49 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 66 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 68 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 69 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 70 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 71 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 74 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv3.cpp:31]   --->   Operation 75 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv3.cpp:31]   --->   Operation 76 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_80_11.preheader" [src/conv3.cpp:31]   --->   Operation 77 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:31]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:31]   --->   Operation 79 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv3.cpp:31]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv3.cpp:32]   --->   Operation 81 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv3.cpp:32]   --->   Operation 82 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%yr = alloca i32 1"   --->   Operation 83 'alloca' 'yr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:82]   --->   Operation 84 'trunc' 'trunc_ln82' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 0, i8 %yr" [src/conv3.cpp:79]   --->   Operation 85 'store' 'store_ln79' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_80_11" [src/conv3.cpp:79]   --->   Operation 86 'br' 'br_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %VITIS_LOOP_32_2.split, i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit" [src/conv3.cpp:32]   --->   Operation 87 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv3.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv3.cpp:32]   --->   Operation 89 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc97" [src/conv3.cpp:32]   --->   Operation 90 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:32]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/conv3.cpp:32]   --->   Operation 92 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%br_ln104 = br void %memset.loop.i" [src/conv3.cpp:104->src/conv3.cpp:42]   --->   Operation 93 'br' 'br_ln104' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv3.cpp:31]   --->   Operation 94 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 95 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty = phi i14 0, void %for.body4.split, i14 %empty_75, void %memset.loop.i.split"   --->   Operation 96 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.83ns)   --->   "%exitcond273 = icmp_eq  i14 %empty, i14 14112"   --->   Operation 97 'icmp' 'exitcond273' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.83ns)   --->   "%empty_75 = add i14 %empty, i14 1"   --->   Operation 98 'add' 'empty_75' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond273, void %memset.loop.i.split, void %VITIS_LOOP_107_2.i.preheader"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14112, i64 14112, i64 14112"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast56 = zext i14 %empty"   --->   Operation 101 'zext' 'p_cast56' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast56"   --->   Operation 102 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %input_fm_buffer_addr"   --->   Operation 103 'store' 'store_ln0' <Predicate = (!exitcond273)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln106 = br void %VITIS_LOOP_107_2.i" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 105 'br' 'br_ln106' <Predicate = (exitcond273)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%nin = phi i6 %add_ln106, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 106 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln106_2, void %for.inc25.i, i10 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 107 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%phi_mul49 = phi i23 %add_ln106_1, void %for.inc25.i, i23 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 108 'phi' 'phi_mul49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.92ns)   --->   "%add_ln106_1 = add i23 %phi_mul49, i23 260100" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 109 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln106_2 = add i10 %phi_mul, i10 21" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 110 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_eq  i6 %nin, i6 32" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 111 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln106 = add i6 %nin, i6 1" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 112 'add' 'add_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %VITIS_LOOP_107_2.i.split, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 113 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 115 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i23 %phi_mul49" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 116 'zext' 'zext_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.08ns)   --->   "%add_ln115 = add i64 %zext_ln107, i64 %input_ftmap_read" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 117 'add' 'add_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_3.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 118 'br' 'br_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_5 : Operation 119 [1/1] (0.42ns)   --->   "%br_ln0 = br void %VITIS_LOOP_49_5"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln106)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln107, void %for.inc22.i, i5 0, void %VITIS_LOOP_107_2.i.split" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 120 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %by" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 121 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln115_3 = add i10 %phi_mul, i10 %zext_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 122 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i10 %add_ln115_3" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 123 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (2.11ns)   --->   "%mul_ln107 = mul i14 %zext_ln107_1, i14 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 124 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %by" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 125 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i5 %by, i5 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 126 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.78ns)   --->   "%add_ln107 = add i5 %by, i5 1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 127 'add' 'add_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_3.i.split, void %for.inc25.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 128 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 130 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln107_2, i6 62" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 131 'add' 'tmp1' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 132 'sext' 'tmp1_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.76ns)   --->   "%empty_76 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 133 'add' 'empty_76' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_76, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 134 'bitselect' 'tmp_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_76, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 135 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_76, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 136 'bitselect' 'tmp_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_5, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 137 'select' 'select_ln51' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_4, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 138 'or' 'or_ln51' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_76" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 139 'select' 'yClamped' <Predicate = (!icmp_ln107)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 140 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln115_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 141 'bitconcatenate' 'shl_ln115_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i12 %shl_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 142 'sext' 'sext_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.89ns)   --->   "%sub_ln115 = sub i20 %shl_ln1, i20 %sext_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 143 'sub' 'sub_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 144 'br' 'br_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln106 = br void %VITIS_LOOP_107_2.i" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 145 'br' 'br_ln106' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.31>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln108, void %for.inc.i.split, i5 0, void %VITIS_LOOP_108_3.i.split" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 146 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %bx" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 147 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.83ns)   --->   "%add_ln115_4 = add i14 %mul_ln107, i14 %zext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 148 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i14 %add_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 149 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 150 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 151 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i5 %bx, i5 21" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 152 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.78ns)   --->   "%add_ln108 = add i5 %bx, i5 1" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 153 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc.i.split, void %for.inc22.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 154 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 155 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %tmp4" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 156 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i6 %zext_ln108, i6 62" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 157 'add' 'add_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i6 %add_ln111_1" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 158 'sext' 'sext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln111 = add i10 %sext_ln111, i10 %zext_ln111" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 159 'add' 'add_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 160 'bitselect' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln111, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 161 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 162 'bitselect' 'tmp_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln51_1 = or i1 %tmp_6, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 163 'or' 'or_ln51_1' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln51_2 = select i1 %tmp_7, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 164 'select' 'select_ln51_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln111" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 165 'select' 'select_ln51_3' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%shl_ln115_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 166 'bitconcatenate' 'shl_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%sext_ln115_2 = sext i12 %shl_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 167 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln115_1 = add i20 %sub_ln115, i20 %sext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 168 'add' 'add_ln115_1' <Predicate = (!icmp_ln108)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i20 %add_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 169 'sext' 'sext_ln115_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.08ns)   --->   "%add_ln115_2 = add i64 %sext_ln115_3, i64 %add_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 170 'add' 'add_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln115_2, i32 2, i32 63" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 171 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i62 %trunc_ln5" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 172 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 173 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_3.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 174 'br' 'br_ln107' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 175 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 176 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 176 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 177 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 177 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 178 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 179 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 180 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 180 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 181 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 182 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 182 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 183 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 183 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 185 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %gmem_addr_5_read, i14 %input_fm_buffer_addr_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 186 'store' 'store_ln115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 187 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.78>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48, void %for.inc88, i5 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 188 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv3.cpp:48]   --->   Operation 189 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:48]   --->   Operation 190 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.77ns)   --->   "%empty_77 = add i9 %tmp_1, i9 %ty_cast" [src/conv3.cpp:48]   --->   Operation 191 'add' 'empty_77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:48]   --->   Operation 192 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %ty, i5 1" [src/conv3.cpp:48]   --->   Operation 193 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_129_3.i.preheader" [src/conv3.cpp:48]   --->   Operation 194 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:48]   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/conv3.cpp:48]   --->   Operation 196 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.42ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 197 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_129_3.i" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 198 'br' 'br_ln131' <Predicate = (icmp_ln48)> <Delay = 0.42>

State 19 <SV = 6> <Delay = 2.01>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc85, i5 0, void %VITIS_LOOP_49_5.split" [src/conv3.cpp:49]   --->   Operation 199 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv3.cpp:49]   --->   Operation 200 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.77ns)   --->   "%empty_78 = add i9 %empty_77, i9 %tx_cast" [src/conv3.cpp:48]   --->   Operation 201 'add' 'empty_78' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %empty_78" [src/conv3.cpp:48]   --->   Operation 202 'zext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast60" [src/conv3.cpp:48]   --->   Operation 203 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:49]   --->   Operation 204 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv3.cpp:49]   --->   Operation 205 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc88" [src/conv3.cpp:49]   --->   Operation 206 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 207 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 208 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.23>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:49]   --->   Operation 209 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/conv3.cpp:49]   --->   Operation 210 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 211 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_20 : Operation 212 [1/1] (0.42ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 212 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 21 <SV = 8> <Delay = 1.90>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln52, void %for.inc82, i3 0, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:52]   --->   Operation 213 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%conv_i_i119_lcssa_lcssa15 = phi i32 %conv_i_i119_lcssa14, void %for.inc82, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:62]   --->   Operation 214 'phi' 'conv_i_i119_lcssa_lcssa15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 215 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.67ns)   --->   "%icmp_ln52_2 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:52]   --->   Operation 216 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [1/1] (0.67ns)   --->   "%add_ln52 = add i3 %ky, i3 1" [src/conv3.cpp:52]   --->   Operation 217 'add' 'add_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %VITIS_LOOP_53_7.split, void %for.inc85" [src/conv3.cpp:52]   --->   Operation 218 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:52]   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [src/conv3.cpp:52]   --->   Operation 220 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.78ns)   --->   "%empty_79 = add i5 %zext_ln52, i5 %ty" [src/conv3.cpp:52]   --->   Operation 221 'add' 'empty_79' <Predicate = (!icmp_ln52_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_79" [src/conv3.cpp:62]   --->   Operation 222 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:62]   --->   Operation 223 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:62]   --->   Operation 224 'bitconcatenate' 'shl_ln62_1' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %shl_ln62_1" [src/conv3.cpp:53]   --->   Operation 225 'zext' 'zext_ln53' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.77ns)   --->   "%add_ln62 = add i7 %shl_ln2, i7 %zext_ln53" [src/conv3.cpp:62]   --->   Operation 226 'add' 'add_ln62' <Predicate = (!icmp_ln52_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i7 %add_ln62" [src/conv3.cpp:62]   --->   Operation 227 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.42ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 228 'br' 'br_ln53' <Predicate = (!icmp_ln52_2)> <Delay = 0.42>
ST_21 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %conv_i_i119_lcssa_lcssa15, i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 229 'store' 'store_ln62' <Predicate = (icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 230 'br' 'br_ln49' <Predicate = (icmp_ln52_2)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 0.78>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln53, void %for.inc79, i3 0, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:53]   --->   Operation 231 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%conv_i_i119_lcssa14 = phi i32 %empty_80, void %for.inc79, i32 %conv_i_i119_lcssa_lcssa15, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:62]   --->   Operation 232 'phi' 'conv_i_i119_lcssa14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 233 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.67ns)   --->   "%icmp_ln53 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:53]   --->   Operation 234 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %kx, i3 1" [src/conv3.cpp:53]   --->   Operation 235 'add' 'add_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc82" [src/conv3.cpp:53]   --->   Operation 236 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:53]   --->   Operation 237 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv3.cpp:53]   --->   Operation 238 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53_1, i5 %tx" [src/conv3.cpp:57]   --->   Operation 239 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i5 %add_ln57" [src/conv3.cpp:62]   --->   Operation 240 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln62_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %kx, i2 0" [src/conv3.cpp:62]   --->   Operation 241 'bitconcatenate' 'shl_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %shl_ln62_2" [src/conv3.cpp:61]   --->   Operation 242 'zext' 'zext_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.42ns)   --->   "%br_ln61 = br void %for.body60" [src/conv3.cpp:61]   --->   Operation 243 'br' 'br_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 244 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 2.69>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%phi_mul51 = phi i10 0, void %VITIS_LOOP_61_8.split, i10 %add_ln62_7, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 245 'phi' 'phi_mul51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.78ns)   --->   "%add_ln62_7 = add i10 %phi_mul51, i10 21" [src/conv3.cpp:62]   --->   Operation 246 'add' 'add_ln62_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 247 [1/1] (1.69ns) (grouped into DSP with root node add_ln62_6)   --->   "%add_ln62_5 = add i10 %phi_mul51, i10 %zext_ln62" [src/conv3.cpp:62]   --->   Operation 247 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 248 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%zext_ln62_3 = zext i10 %add_ln62_5" [src/conv3.cpp:62]   --->   Operation 248 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [3/3] (0.99ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 249 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 11> <Delay = 0.99>
ST_24 : Operation 250 [2/3] (0.99ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 250 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 12> <Delay = 0.64>
ST_25 : Operation 251 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 251 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 252 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_6 = add i14 %mul_ln62, i14 %zext_ln62_2" [src/conv3.cpp:62]   --->   Operation 252 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 13> <Delay = 1.62>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%nin_1 = phi i6 0, void %VITIS_LOOP_61_8.split, i6 %add_ln61, void %for.body60.split" [src/conv3.cpp:61]   --->   Operation 253 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%empty_80 = phi i32 %conv_i_i119_lcssa14, void %VITIS_LOOP_61_8.split, i32 %trunc_ln62_1, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 254 'phi' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%phi_mul53 = phi i12 0, void %VITIS_LOOP_61_8.split, i12 %add_ln62_8, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 255 'phi' 'phi_mul53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_6 = add i14 %mul_ln62, i14 %zext_ln62_2" [src/conv3.cpp:62]   --->   Operation 256 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i14 %add_ln62_6" [src/conv3.cpp:62]   --->   Operation 257 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln62_5" [src/conv3.cpp:62]   --->   Operation 258 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.78ns)   --->   "%icmp_ln61 = icmp_eq  i6 %nin_1, i6 32" [src/conv3.cpp:61]   --->   Operation 259 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln61 = add i6 %nin_1, i6 1" [src/conv3.cpp:61]   --->   Operation 260 'add' 'add_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body60.split, void %for.inc79" [src/conv3.cpp:61]   --->   Operation 261 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.80ns)   --->   "%add_ln62_8 = add i12 %phi_mul53, i12 100" [src/conv3.cpp:62]   --->   Operation 262 'add' 'add_ln62_8' <Predicate = (!icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.80ns)   --->   "%add_ln62_1 = add i12 %zext_ln61, i12 %phi_mul53" [src/conv3.cpp:62]   --->   Operation 263 'add' 'add_ln62_1' <Predicate = (!icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i12 %add_ln62_1" [src/conv3.cpp:62]   --->   Operation 264 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_4 = add i64 %zext_ln62_4, i64 %conv3_weights_read" [src/conv3.cpp:62]   --->   Operation 265 'add' 'add_ln62_4' <Predicate = (!icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 266 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %zext_ln62_1" [src/conv3.cpp:62]   --->   Operation 266 'add' 'add_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62_2, i32 2, i32 63" [src/conv3.cpp:62]   --->   Operation 267 'partselect' 'trunc_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln62_2" [src/conv3.cpp:62]   --->   Operation 268 'sext' 'sext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln62" [src/conv3.cpp:62]   --->   Operation 269 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 270 'br' 'br_ln53' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 271 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 271 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 272 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 272 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 273 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 273 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 274 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 274 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 275 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 275 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 276 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 276 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 277 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 277 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 278 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 278 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 7.30>
ST_35 : Operation 279 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv3.cpp:62]   --->   Operation 279 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %gmem_addr_6_read" [src/conv3.cpp:62]   --->   Operation 280 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 281 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_2" [src/conv3.cpp:62]   --->   Operation 281 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>

State 36 <SV = 23> <Delay = 5.75>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:61]   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:61]   --->   Operation 283 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i20 %trunc_ln62" [src/conv3.cpp:62]   --->   Operation 284 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 285 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_2" [src/conv3.cpp:62]   --->   Operation 285 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i32 %input_fm_buffer_load" [src/conv3.cpp:62]   --->   Operation 286 'sext' 'sext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (3.42ns)   --->   "%mul_ln62_1 = mul i51 %sext_ln62_2, i51 %sext_ln62_1" [src/conv3.cpp:62]   --->   Operation 287 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln62_3 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %empty_80, i19 0" [src/conv3.cpp:62]   --->   Operation 288 'bitconcatenate' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (1.10ns)   --->   "%add_ln62_3 = add i51 %shl_ln62_3, i51 %mul_ln62_1" [src/conv3.cpp:62]   --->   Operation 289 'add' 'add_ln62_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %add_ln62_3, i32 19, i32 50" [src/conv3.cpp:62]   --->   Operation 290 'partselect' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body60" [src/conv3.cpp:61]   --->   Operation 291 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 2.45>
ST_37 : Operation 292 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln128, void %for.inc20.i, i5 0, void %VITIS_LOOP_129_3.i.preheader" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 292 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i5 %ty_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 293 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 294 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 295 [1/1] (0.77ns)   --->   "%add_ln131 = add i9 %tmp_2, i9 %zext_ln131" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 295 'add' 'add_ln131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %ty_1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 296 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.78ns)   --->   "%icmp_ln128 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 297 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 298 [1/1] (0.78ns)   --->   "%add_ln128 = add i5 %ty_1, i5 1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 298 'add' 'add_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %VITIS_LOOP_129_3.i.split, void %memset.loop.i23.preheader" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 299 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (0.76ns)   --->   "%empty_81 = add i8 %zext_ln128, i8 %tmp" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 300 'add' 'empty_81' <Predicate = (!icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_81, i10 0" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 301 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i18 %p_shl1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 302 'zext' 'p_shl10_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_81, i2 0" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 303 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i10 %p_shl2" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 304 'zext' 'p_shl11_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.87ns)   --->   "%empty_82 = sub i19 %p_shl10_cast, i19 %p_shl11_cast" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 305 'sub' 'empty_82' <Predicate = (!icmp_ln128)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%p_cast35 = sext i19 %empty_82" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 306 'sext' 'p_cast35' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv3.cpp:32]   --->   Operation 307 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%tmp13_cast = zext i10 %tmp3" [src/conv3.cpp:32]   --->   Operation 308 'zext' 'tmp13_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i64 %p_cast35, i64 %output_ftmap_read" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 309 'add' 'tmp14' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_83 = add i64 %tmp14, i64 %tmp13_cast" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 310 'add' 'empty_83' <Predicate = (!icmp_ln128)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_83, i32 2, i32 63" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 311 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i62 %trunc_ln4" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 312 'sext' 'sext_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln129" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 313 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i23"   --->   Operation 314 'br' 'br_ln0' <Predicate = (icmp_ln128)> <Delay = 0.42>

State 38 <SV = 7> <Delay = 7.30>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 316 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (7.30ns)   --->   "%empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_4, i32 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 317 'writereq' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 318 [1/1] (0.42ns)   --->   "%br_ln129 = br void %for.inc.i21" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 318 'br' 'br_ln129' <Predicate = true> <Delay = 0.42>

State 39 <SV = 8> <Delay = 2.01>
ST_39 : Operation 319 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln129, void %for.inc.i21.split, i5 0, void %VITIS_LOOP_129_3.i.split" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 319 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i5 %tx_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 320 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (0.77ns)   --->   "%add_ln131_1 = add i9 %add_ln131, i9 %zext_ln131_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 321 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i9 %add_ln131_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 322 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 323 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln131_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 323 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 324 [1/1] (0.78ns)   --->   "%icmp_ln129 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 324 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 325 [1/1] (0.78ns)   --->   "%add_ln129 = add i5 %tx_1, i5 1" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 325 'add' 'add_ln129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc.i21.split, void %for.inc20.i" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 326 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 327 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 327 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 40 <SV = 9> <Delay = 1.23>
ST_40 : Operation 328 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 328 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 41 <SV = 10> <Delay = 7.30>
ST_41 : Operation 329 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 329 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 330 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 331 [1/1] (7.30ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_4, i32 %output_fm_buffer_0_load_1, i4 15" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 331 'write' 'write_ln131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc.i21" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 332 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 42 <SV = 9> <Delay = 7.30>
ST_42 : Operation 333 [5/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 333 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 7.30>
ST_43 : Operation 334 [4/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 334 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 11> <Delay = 7.30>
ST_44 : Operation 335 [3/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 335 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 12> <Delay = 7.30>
ST_45 : Operation 336 [2/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 336 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 13> <Delay = 7.30>
ST_46 : Operation 337 [1/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 337 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_129_3.i" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 338 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 47 <SV = 7> <Delay = 2.01>
ST_47 : Operation 339 [1/1] (0.00ns)   --->   "%empty_86 = phi i9 %empty_87, void %memset.loop.i23.split, i9 0, void %memset.loop.i23.preheader"   --->   Operation 339 'phi' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 340 [1/1] (0.77ns)   --->   "%exitcond6414 = icmp_eq  i9 %empty_86, i9 289"   --->   Operation 340 'icmp' 'exitcond6414' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 341 [1/1] (0.77ns)   --->   "%empty_87 = add i9 %empty_86, i9 1"   --->   Operation 341 'add' 'empty_87' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6414, void %memset.loop.i23.split, void %_Z21export_buffer_tile_c3PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit"   --->   Operation 342 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 343 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%p_cast63 = zext i9 %empty_86"   --->   Operation 344 'zext' 'p_cast63' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast63"   --->   Operation 345 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 346 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr_1"   --->   Operation 346 'store' 'store_ln0' <Predicate = (!exitcond6414)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_47 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i23"   --->   Operation 347 'br' 'br_ln0' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv3.cpp:32]   --->   Operation 348 'br' 'br_ln32' <Predicate = (exitcond6414)> <Delay = 0.00>

State 48 <SV = 2> <Delay = 0.87>
ST_48 : Operation 349 [1/1] (0.00ns)   --->   "%yr_1 = load i8 %yr" [src/conv3.cpp:79]   --->   Operation 349 'load' 'yr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 350 [1/1] (0.76ns)   --->   "%icmp_ln79 = icmp_eq  i8 %yr_1, i8 255" [src/conv3.cpp:79]   --->   Operation 350 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 351 [1/1] (0.76ns)   --->   "%add_ln79 = add i8 %yr_1, i8 1" [src/conv3.cpp:79]   --->   Operation 351 'add' 'add_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_80_11.split, void %for.end143" [src/conv3.cpp:79]   --->   Operation 352 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 353 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:79]   --->   Operation 353 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:79]   --->   Operation 354 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yr_1, i10 0" [src/conv3.cpp:82]   --->   Operation 355 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i18 %shl_ln" [src/conv3.cpp:82]   --->   Operation 356 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln82_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yr_1, i2 0" [src/conv3.cpp:82]   --->   Operation 357 'bitconcatenate' 'shl_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i10 %shl_ln82_1" [src/conv3.cpp:82]   --->   Operation 358 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 359 [1/1] (0.87ns)   --->   "%sub_ln82 = sub i19 %zext_ln82, i19 %zext_ln82_1" [src/conv3.cpp:82]   --->   Operation 359 'sub' 'sub_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i19 %sub_ln82" [src/conv3.cpp:80]   --->   Operation 360 'sext' 'sext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 361 [1/1] (0.42ns)   --->   "%br_ln80 = br void %for.body111" [src/conv3.cpp:80]   --->   Operation 361 'br' 'br_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_48 : Operation 362 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [src/conv3.cpp:88]   --->   Operation 362 'ret' 'ret_ln88' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 49 <SV = 3> <Delay = 1.19>
ST_49 : Operation 363 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %VITIS_LOOP_80_11.split, i8 %add_ln80, void %for.body111.split" [src/conv3.cpp:80]   --->   Operation 363 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 364 [1/1] (0.76ns)   --->   "%icmp_ln80 = icmp_eq  i8 %xr, i8 255" [src/conv3.cpp:80]   --->   Operation 364 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 365 [1/1] (0.76ns)   --->   "%add_ln80 = add i8 %xr, i8 1" [src/conv3.cpp:80]   --->   Operation 365 'add' 'add_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body111.split, void %for.inc138" [src/conv3.cpp:80]   --->   Operation 366 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln82_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xr, i2 0" [src/conv3.cpp:82]   --->   Operation 367 'bitconcatenate' 'shl_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i10 %shl_ln82_2" [src/conv3.cpp:82]   --->   Operation 368 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82 = add i64 %zext_ln82_2, i64 %output_ftmap_read" [src/conv3.cpp:82]   --->   Operation 369 'add' 'add_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 370 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82_1 = add i64 %add_ln82, i64 %sext_ln80" [src/conv3.cpp:82]   --->   Operation 370 'add' 'add_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_1, i32 2, i32 63" [src/conv3.cpp:82]   --->   Operation 371 'partselect' 'trunc_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i62 %trunc_ln" [src/conv3.cpp:82]   --->   Operation 372 'sext' 'sext_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 373 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln82" [src/conv3.cpp:82]   --->   Operation 373 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 374 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 %add_ln79, i8 %yr" [src/conv3.cpp:79]   --->   Operation 374 'store' 'store_ln79' <Predicate = (icmp_ln80)> <Delay = 0.42>
ST_49 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_80_11" [src/conv3.cpp:79]   --->   Operation 375 'br' 'br_ln79' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 50 <SV = 4> <Delay = 7.30>
ST_50 : Operation 376 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 376 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 5> <Delay = 7.30>
ST_51 : Operation 377 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 377 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 6> <Delay = 7.30>
ST_52 : Operation 378 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 378 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 7> <Delay = 7.30>
ST_53 : Operation 379 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 379 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 8> <Delay = 7.30>
ST_54 : Operation 380 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 380 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 9> <Delay = 7.30>
ST_55 : Operation 381 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 381 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 10> <Delay = 7.30>
ST_56 : Operation 382 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 382 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 11> <Delay = 7.30>
ST_57 : Operation 383 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 383 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 12> <Delay = 7.30>
ST_58 : Operation 384 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 384 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i32 %gmem_addr_read" [src/conv3.cpp:82]   --->   Operation 385 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>

State 59 <SV = 13> <Delay = 7.30>
ST_59 : Operation 386 [1/1] (1.01ns)   --->   "%add_ln82_2 = add i32 %gmem_addr_read, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:82]   --->   Operation 386 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 387 [1/1] (1.00ns)   --->   "%add_ln83 = add i31 %trunc_ln82_1, i31 %trunc_ln82" [src/conv3.cpp:83]   --->   Operation 387 'add' 'add_ln83' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln82_2, i32 31" [src/conv3.cpp:83]   --->   Operation 388 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 389 [1/1] (0.41ns)   --->   "%select_ln83 = select i1 %tmp_3, i31 0, i31 %add_ln83" [src/conv3.cpp:83]   --->   Operation 389 'select' 'select_ln83' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 390 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 390 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 14> <Delay = 7.30>
ST_60 : Operation 391 [1/1] (0.00ns)   --->   "%select_ln83_cast = zext i31 %select_ln83" [src/conv3.cpp:83]   --->   Operation 391 'zext' 'select_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 392 [1/1] (7.30ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %select_ln83_cast, i4 15" [src/conv3.cpp:82]   --->   Operation 392 'write' 'write_ln82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 15> <Delay = 7.30>
ST_61 : Operation 393 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 393 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 16> <Delay = 7.30>
ST_62 : Operation 394 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 394 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 17> <Delay = 7.30>
ST_63 : Operation 395 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 395 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 18> <Delay = 7.30>
ST_64 : Operation 396 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 396 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 19> <Delay = 7.30>
ST_65 : Operation 397 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:80]   --->   Operation 397 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 398 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv3.cpp:80]   --->   Operation 398 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 399 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 399 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body111" [src/conv3.cpp:80]   --->   Operation 400 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                        (alloca           ) [ 011111111111111111111111111111111111111111111111000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111]
conv3_weights_read        (read             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
input_ftmap_read          (read             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
store_ln31                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tj_1                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln31                  (add              ) [ 000111111111111111111111111111111111111111111111000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln31    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp                       (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111000000000000000000]
zext_ln32                 (zext             ) [ 000111111111111111111111111111111111111111111111000000000000000000]
br_ln32                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
yr                        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111]
trunc_ln82                (trunc            ) [ 000000000000000000000000000000000000000000000000111111111111111111]
store_ln79                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ti                        (phi              ) [ 000111111111111111111111111111111111111111111110000000000000000000]
icmp_ln32                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln32                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln32                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln32         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln104                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
store_ln31                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty                     (phi              ) [ 000010000000000000000000000000000000000000000000000000000000000000]
exitcond273               (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_75                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast56                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln106                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
nin                       (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000]
phi_mul                   (phi              ) [ 000001111111111111000000000000000000000000000000000000000000000000]
phi_mul49                 (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000]
add_ln106_1               (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln106_2               (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
icmp_ln106                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln106                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln106                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln106   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln106        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115                 (add              ) [ 000000111111111111000000000000000000000000000000000000000000000000]
br_ln107                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
by                        (phi              ) [ 000000100000000000000000000000000000000000000000000000000000000000]
zext_ln115                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_3               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
mul_ln107                 (mul              ) [ 000000011111111111000000000000000000000000000000000000000000000000]
zext_ln107_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln107                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln107                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln107                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln107   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln107        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp1                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp1_cast                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_76                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln51               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln51                   (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
yClamped                  (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln115_1               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sub_ln115                 (sub              ) [ 000000011111111111000000000000000000000000000000000000000000000000]
br_ln108                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln106                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
bx                        (phi              ) [ 000000010000000000000000000000000000000000000000000000000000000000]
zext_ln115_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_4               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln115_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_1    (getelementptr    ) [ 000000001111111111000000000000000000000000000000000000000000000000]
zext_ln108                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln108                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln108                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln108                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp4                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln111                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln111_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln111                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln111                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52_1               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_ln51_1                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_2             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_3             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln115_2               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_2              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_3              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln115_2               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln115_1              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5               (getelementptr    ) [ 000000001111111110000000000000000000000000000000000000000000000000]
br_ln107                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
gmem_load_1_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5_read          (read             ) [ 000000000000000001000000000000000000000000000000000000000000000000]
speclooptripcount_ln108   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln108        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln115               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln108                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
ty                        (phi              ) [ 000000000000000000101111111111111111100000000000000000000000000000]
ty_cast                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_77                  (add              ) [ 000000000000000000011111111111111111100000000000000000000000000000]
icmp_ln48                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln48                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln48                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln48    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln48         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln49                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln131                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
tx                        (phi              ) [ 000000000000000000010011111111111111100000000000000000000000000000]
tx_cast                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_78                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast60                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr   (getelementptr    ) [ 000000000000000000001111111111111111100000000000000000000000000000]
icmp_ln49                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln49                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln49                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln48                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
speclooptripcount_ln49    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln49         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load   (load             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln52                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
ky                        (phi              ) [ 000000000000000000000100000000000000000000000000000000000000000000]
conv_i_i119_lcssa_lcssa15 (phi              ) [ 000000000000000000000111111111111111100000000000000000000000000000]
zext_ln52                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52_2               (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln52                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln52                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln52    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln52         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_79                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62                 (zext             ) [ 000000000000000000000011111111111111100000000000000000000000000000]
shl_ln2                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln62_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_1               (zext             ) [ 000000000000000000000011111111111111100000000000000000000000000000]
br_ln53                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
store_ln62                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln49                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
kx                        (phi              ) [ 000000000000000000000010000000000000000000000000000000000000000000]
conv_i_i119_lcssa14       (phi              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
zext_ln53_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln53                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln53                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln53    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln53         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln57                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_2               (zext             ) [ 000000000000000000000001111111111111100000000000000000000000000000]
shl_ln62_2                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61                 (zext             ) [ 000000000000000000000001111111111111100000000000000000000000000000]
br_ln61                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln52                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
phi_mul51                 (phi              ) [ 000000000000000000000001000000000000000000000000000000000000000000]
add_ln62_7                (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln62_5                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_3               (zext             ) [ 000000000000000000000000110000000000000000000000000000000000000000]
mul_ln62                  (mul              ) [ 000000000000000000000000001000000000000000000000000000000000000000]
nin_1                     (phi              ) [ 000000000000000000000000001000000000000000000000000000000000000000]
empty_80                  (phi              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
phi_mul53                 (phi              ) [ 000000000000000000000000001000000000000000000000000000000000000000]
add_ln62_6                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_5               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2    (getelementptr    ) [ 000000000000000000000000000111111111100000000000000000000000000000]
icmp_ln61                 (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln61                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln61                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_8                (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln62_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_4               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_4                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_2                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62_2              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6               (getelementptr    ) [ 000000000000000000000000000111111111000000000000000000000000000000]
br_ln53                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
gmem_load_2_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6_read          (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62                (trunc            ) [ 000000000000000000000000000000000000100000000000000000000000000000]
speclooptripcount_ln61    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln61         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62_1               (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln62_2               (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
mul_ln62_1                (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln62_3                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_3                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62_1              (partselect       ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln61                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
ty_1                      (phi              ) [ 000000000000000000000000000000000000010000000000000000000000000000]
zext_ln131                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln131                 (add              ) [ 000000000000000000000000000000000000001111000000000000000000000000]
zext_ln128                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln128                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln128                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_81                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl10_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl2                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_shl11_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_82                  (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast35                  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp3                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp13_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp14                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_83                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln129                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4               (getelementptr    ) [ 000000000000000000000000000000000000001111111110000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
speclooptripcount_ln128   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln128        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_84                  (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln129                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
tx_1                      (phi              ) [ 000000000000000000000000000000000000000100000000000000000000000000]
zext_ln131_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln131_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_2 (getelementptr    ) [ 000000000000000000000000000000000000000010000000000000000000000000]
icmp_ln129                (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
add_ln129                 (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln129                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load_1 (load             ) [ 000000000000000000000000000000000000000001000000000000000000000000]
speclooptripcount_ln129   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln129        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln131               (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln129                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_85                  (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln128                  (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_86                  (phi              ) [ 000000000000000000000000000000000000000000000001000000000000000000]
exitcond6414              (icmp             ) [ 001111111111111111111111111111111111111111111111000000000000000000]
empty_87                  (add              ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast63                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
br_ln32                   (br               ) [ 001111111111111111111111111111111111111111111111000000000000000000]
yr_1                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln79                 (icmp             ) [ 000000000000000000000000000000000000000000000000111111111111111111]
add_ln79                  (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111]
br_ln79                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln79    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln79         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln82_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sub_ln82                  (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln80                 (sext             ) [ 000000000000000000000000000000000000000000000000011111111111111111]
br_ln80                   (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111]
ret_ln88                  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
xr                        (phi              ) [ 000000000000000000000000000000000000000000000000010000000000000000]
icmp_ln80                 (icmp             ) [ 000000000000000000000000000000000000000000000000111111111111111111]
add_ln80                  (add              ) [ 000000000000000000000000000000000000000000000000111111111111111111]
br_ln80                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
shl_ln82_2                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82_2               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln82                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln82_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln82                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000001111111111111111]
store_ln79                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000001000000]
trunc_ln82_1              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000001000000]
add_ln82_2                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln83                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln83               (select           ) [ 000000000000000000000000000000000000000000000000000000000000100000]
gmem_addr_req             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
select_ln83_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln82                (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln80    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_resp            (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln80                   (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i32.i19"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="tj_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="yr_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yr/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_ftmap_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv3_biases_0_0_val_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv3_weights_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_ftmap_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="gmem_addr_5_read_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="9"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/16 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_readreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/27 "/>
</bind>
</comp>

<comp id="263" class="1004" name="gmem_addr_6_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="9"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/35 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_writeresp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_84/38 empty_85/42 "/>
</bind>
</comp>

<comp id="275" class="1004" name="write_ln131_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="4"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/41 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_writeresp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/50 gmem_addr_req/59 gmem_addr_resp/61 "/>
</bind>
</comp>

<comp id="291" class="1004" name="gmem_addr_read_read_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="9"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/58 "/>
</bind>
</comp>

<comp id="297" class="1004" name="write_ln82_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="11"/>
<pin id="300" dir="0" index="2" bw="31" slack="0"/>
<pin id="301" dir="0" index="3" bw="1" slack="0"/>
<pin id="302" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/60 "/>
</bind>
</comp>

<comp id="306" class="1004" name="input_fm_buffer_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="14" slack="0"/>
<pin id="310" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln115/17 input_fm_buffer_load/35 "/>
</bind>
</comp>

<comp id="320" class="1004" name="input_fm_buffer_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="14" slack="0"/>
<pin id="324" dir="1" index="3" bw="14" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="output_fm_buffer_0_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="9" slack="0"/>
<pin id="331" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/19 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/19 store_ln62/21 output_fm_buffer_0_load_1/39 store_ln0/47 "/>
</bind>
</comp>

<comp id="340" class="1004" name="input_fm_buffer_addr_2_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="14" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/26 "/>
</bind>
</comp>

<comp id="347" class="1004" name="output_fm_buffer_0_addr_2_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="9" slack="0"/>
<pin id="351" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_2/39 "/>
</bind>
</comp>

<comp id="355" class="1004" name="output_fm_buffer_0_addr_1_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_1/47 "/>
</bind>
</comp>

<comp id="364" class="1005" name="ti_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="ti_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="empty_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="1"/>
<pin id="378" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="empty_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="14" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="nin_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nin (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="nin_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="phi_mul_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="phi_mul_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="410" class="1005" name="phi_mul49_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="23" slack="1"/>
<pin id="412" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul49 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="phi_mul49_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="0"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="1" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul49/5 "/>
</bind>
</comp>

<comp id="421" class="1005" name="by_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="1"/>
<pin id="423" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="by_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/6 "/>
</bind>
</comp>

<comp id="432" class="1005" name="bx_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="bx_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/7 "/>
</bind>
</comp>

<comp id="443" class="1005" name="ty_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="ty_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/18 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tx_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="1"/>
<pin id="457" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="tx_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/19 "/>
</bind>
</comp>

<comp id="467" class="1005" name="ky_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="1"/>
<pin id="469" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="471" class="1004" name="ky_phi_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="1" slack="1"/>
<pin id="475" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/21 "/>
</bind>
</comp>

<comp id="478" class="1005" name="conv_i_i119_lcssa_lcssa15_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i119_lcssa_lcssa15 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="conv_i_i119_lcssa_lcssa15_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="32" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i119_lcssa_lcssa15/21 "/>
</bind>
</comp>

<comp id="489" class="1005" name="kx_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="1"/>
<pin id="491" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="kx_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="1" slack="1"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/22 "/>
</bind>
</comp>

<comp id="500" class="1005" name="conv_i_i119_lcssa14_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i119_lcssa14 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="conv_i_i119_lcssa14_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="32" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i119_lcssa14/22 "/>
</bind>
</comp>

<comp id="512" class="1005" name="phi_mul51_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="1"/>
<pin id="514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul51 (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="phi_mul51_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="10" slack="0"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul51/23 "/>
</bind>
</comp>

<comp id="523" class="1005" name="nin_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="4"/>
<pin id="525" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="nin_1 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="nin_1_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="4"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin_1/26 "/>
</bind>
</comp>

<comp id="534" class="1005" name="empty_80_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="empty_80_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="4"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="32" slack="1"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_80/26 "/>
</bind>
</comp>

<comp id="546" class="1005" name="phi_mul53_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="4"/>
<pin id="548" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="phi_mul53 (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="phi_mul53_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="4"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="12" slack="0"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul53/26 "/>
</bind>
</comp>

<comp id="557" class="1005" name="ty_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="1"/>
<pin id="559" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty_1 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="ty_1_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="1" slack="1"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_1/37 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tx_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx_1 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="tx_1_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="1" slack="1"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_1/39 "/>
</bind>
</comp>

<comp id="579" class="1005" name="empty_86_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_86 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="empty_86_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="1" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_86/47 "/>
</bind>
</comp>

<comp id="590" class="1005" name="xr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="1"/>
<pin id="592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xr (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="xr_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xr/49 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mul_ln62_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="20" slack="0"/>
<pin id="604" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_1/36 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln31_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tj_1_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln31_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln31_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln32_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln82_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="31" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln79_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln32_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln32_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln31_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="1"/>
<pin id="659" dir="0" index="1" bw="4" slack="2"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="exitcond273_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="14" slack="0"/>
<pin id="663" dir="0" index="1" bw="13" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond273/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="empty_75_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_75/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_cast56_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast56/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln106_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="0" index="1" bw="19" slack="0"/>
<pin id="681" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln106_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="0" index="1" bw="6" slack="0"/>
<pin id="687" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln106_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln106_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln107_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="23" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln115_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="23" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="4"/>
<pin id="709" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln115_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln115_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="0" index="1" bw="5" slack="0"/>
<pin id="718" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln107_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mul_ln107_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="0"/>
<pin id="727" dir="0" index="1" bw="6" slack="0"/>
<pin id="728" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln107/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln107_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln107_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln107_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="2" slack="0"/>
<pin id="750" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp1_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="0"/>
<pin id="755" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="empty_76_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="0"/>
<pin id="759" dir="0" index="1" bw="8" slack="4"/>
<pin id="760" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_76/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="10" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln52_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="0"/>
<pin id="772" dir="0" index="1" bw="9" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_5_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="0" index="2" bw="5" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln51_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="0" index="2" bw="9" slack="0"/>
<pin id="788" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="or_ln51_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="yClamped_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="9" slack="0"/>
<pin id="801" dir="0" index="2" bw="10" slack="0"/>
<pin id="802" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="shl_ln1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="20" slack="0"/>
<pin id="808" dir="0" index="1" bw="10" slack="0"/>
<pin id="809" dir="0" index="2" bw="1" slack="0"/>
<pin id="810" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln115_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="0"/>
<pin id="816" dir="0" index="1" bw="10" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln115_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="0"/>
<pin id="824" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sub_ln115_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="20" slack="0"/>
<pin id="828" dir="0" index="1" bw="12" slack="0"/>
<pin id="829" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln115_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln115_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="1"/>
<pin id="838" dir="0" index="1" bw="5" slack="0"/>
<pin id="839" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_4/7 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln115_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="14" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln108_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="0"/>
<pin id="848" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln108_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="0" index="1" bw="5" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln108_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="4" slack="4"/>
<pin id="865" dir="0" index="2" bw="4" slack="4"/>
<pin id="866" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln111_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln111_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="0" index="1" bw="2" slack="0"/>
<pin id="877" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln111_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="0"/>
<pin id="882" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln111_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="6" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="10" slack="0"/>
<pin id="893" dir="0" index="2" bw="5" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln52_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="0"/>
<pin id="900" dir="0" index="1" bw="9" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_7_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="10" slack="0"/>
<pin id="907" dir="0" index="2" bw="5" slack="0"/>
<pin id="908" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="912" class="1004" name="or_ln51_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_1/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln51_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="0" index="2" bw="9" slack="0"/>
<pin id="922" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="select_ln51_3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="9" slack="0"/>
<pin id="929" dir="0" index="2" bw="10" slack="0"/>
<pin id="930" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_3/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="shl_ln115_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="0"/>
<pin id="936" dir="0" index="1" bw="10" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_2/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln115_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="12" slack="0"/>
<pin id="944" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln115_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="20" slack="1"/>
<pin id="948" dir="0" index="1" bw="12" slack="0"/>
<pin id="949" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln115_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="20" slack="0"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_3/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln115_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="20" slack="0"/>
<pin id="957" dir="0" index="1" bw="64" slack="2"/>
<pin id="958" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln5_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="62" slack="0"/>
<pin id="962" dir="0" index="1" bw="64" slack="0"/>
<pin id="963" dir="0" index="2" bw="3" slack="0"/>
<pin id="964" dir="0" index="3" bw="7" slack="0"/>
<pin id="965" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln115_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="62" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="gmem_addr_5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="62" slack="0"/>
<pin id="977" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="ty_cast_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="5" slack="0"/>
<pin id="982" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_cast/18 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="0"/>
<pin id="986" dir="0" index="1" bw="5" slack="0"/>
<pin id="987" dir="0" index="2" bw="1" slack="0"/>
<pin id="988" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="992" class="1004" name="empty_77_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="9" slack="0"/>
<pin id="994" dir="0" index="1" bw="5" slack="0"/>
<pin id="995" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_77/18 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln48_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="0"/>
<pin id="1000" dir="0" index="1" bw="5" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/18 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln48_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/18 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tx_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/19 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="empty_78_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="1"/>
<pin id="1016" dir="0" index="1" bw="5" slack="0"/>
<pin id="1017" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/19 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="p_cast60_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="9" slack="0"/>
<pin id="1021" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast60/19 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln49_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="0"/>
<pin id="1026" dir="0" index="1" bw="5" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/19 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln49_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/19 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln52_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="0"/>
<pin id="1038" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/21 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln52_2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="0"/>
<pin id="1042" dir="0" index="1" bw="3" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/21 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln52_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/21 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="empty_79_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="0"/>
<pin id="1054" dir="0" index="1" bw="5" slack="3"/>
<pin id="1055" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_79/21 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln62_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="0"/>
<pin id="1060" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/21 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="shl_ln2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="0"/>
<pin id="1064" dir="0" index="1" bw="3" slack="0"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/21 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="shl_ln62_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="5" slack="0"/>
<pin id="1072" dir="0" index="1" bw="3" slack="0"/>
<pin id="1073" dir="0" index="2" bw="1" slack="0"/>
<pin id="1074" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_1/21 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="zext_ln53_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="0"/>
<pin id="1080" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/21 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="add_ln62_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="7" slack="0"/>
<pin id="1084" dir="0" index="1" bw="5" slack="0"/>
<pin id="1085" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/21 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln62_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="0"/>
<pin id="1090" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/21 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln53_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="0"/>
<pin id="1094" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/22 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="icmp_ln53_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="0"/>
<pin id="1098" dir="0" index="1" bw="3" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/22 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="add_ln53_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/22 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="add_ln57_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="0"/>
<pin id="1110" dir="0" index="1" bw="5" slack="3"/>
<pin id="1111" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/22 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln62_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="5" slack="0"/>
<pin id="1116" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/22 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="shl_ln62_2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="5" slack="0"/>
<pin id="1120" dir="0" index="1" bw="3" slack="0"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_2/22 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln61_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="0"/>
<pin id="1128" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/22 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln62_7_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="0"/>
<pin id="1132" dir="0" index="1" bw="6" slack="0"/>
<pin id="1133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_7/23 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="zext_ln62_5_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="14" slack="0"/>
<pin id="1138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_5/26 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="icmp_ln61_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="6" slack="0"/>
<pin id="1142" dir="0" index="1" bw="6" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/26 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln61_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/26 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="add_ln62_8_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="12" slack="0"/>
<pin id="1154" dir="0" index="1" bw="8" slack="0"/>
<pin id="1155" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_8/26 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="add_ln62_1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="5" slack="4"/>
<pin id="1160" dir="0" index="1" bw="12" slack="0"/>
<pin id="1161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/26 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="zext_ln62_4_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="12" slack="0"/>
<pin id="1165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_4/26 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="add_ln62_4_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="0"/>
<pin id="1169" dir="0" index="1" bw="64" slack="13"/>
<pin id="1170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_4/26 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln62_2_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="0"/>
<pin id="1174" dir="0" index="1" bw="7" slack="5"/>
<pin id="1175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/26 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="trunc_ln62_2_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="62" slack="0"/>
<pin id="1179" dir="0" index="1" bw="64" slack="0"/>
<pin id="1180" dir="0" index="2" bw="3" slack="0"/>
<pin id="1181" dir="0" index="3" bw="7" slack="0"/>
<pin id="1182" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_2/26 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sext_ln62_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="62" slack="0"/>
<pin id="1189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/26 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="gmem_addr_6_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="0" index="1" bw="62" slack="0"/>
<pin id="1194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/26 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="trunc_ln62_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/35 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln62_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="20" slack="1"/>
<pin id="1203" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/36 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sext_ln62_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="0"/>
<pin id="1207" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_2/36 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="shl_ln62_3_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="51" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="10"/>
<pin id="1213" dir="0" index="2" bw="1" slack="0"/>
<pin id="1214" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_3/36 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln62_3_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="51" slack="0"/>
<pin id="1220" dir="0" index="1" bw="51" slack="0"/>
<pin id="1221" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/36 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="trunc_ln62_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="0" index="1" bw="51" slack="0"/>
<pin id="1227" dir="0" index="2" bw="6" slack="0"/>
<pin id="1228" dir="0" index="3" bw="7" slack="0"/>
<pin id="1229" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_1/36 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="zext_ln131_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="0"/>
<pin id="1236" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/37 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_2_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="9" slack="0"/>
<pin id="1240" dir="0" index="1" bw="5" slack="0"/>
<pin id="1241" dir="0" index="2" bw="1" slack="0"/>
<pin id="1242" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/37 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="add_ln131_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="9" slack="0"/>
<pin id="1248" dir="0" index="1" bw="5" slack="0"/>
<pin id="1249" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/37 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="zext_ln128_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="5" slack="0"/>
<pin id="1254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/37 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln128_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="0" index="1" bw="5" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/37 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="add_ln128_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/37 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="empty_81_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="5" slack="0"/>
<pin id="1270" dir="0" index="1" bw="8" slack="5"/>
<pin id="1271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_81/37 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="p_shl1_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="18" slack="0"/>
<pin id="1275" dir="0" index="1" bw="8" slack="0"/>
<pin id="1276" dir="0" index="2" bw="1" slack="0"/>
<pin id="1277" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/37 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_shl10_cast_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="18" slack="0"/>
<pin id="1283" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/37 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="p_shl2_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="10" slack="0"/>
<pin id="1287" dir="0" index="1" bw="8" slack="0"/>
<pin id="1288" dir="0" index="2" bw="1" slack="0"/>
<pin id="1289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/37 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="p_shl11_cast_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="10" slack="0"/>
<pin id="1295" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/37 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="empty_82_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="18" slack="0"/>
<pin id="1299" dir="0" index="1" bw="10" slack="0"/>
<pin id="1300" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_82/37 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="p_cast35_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="19" slack="0"/>
<pin id="1305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast35/37 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp3_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="10" slack="0"/>
<pin id="1309" dir="0" index="1" bw="4" slack="4"/>
<pin id="1310" dir="0" index="2" bw="4" slack="4"/>
<pin id="1311" dir="0" index="3" bw="1" slack="0"/>
<pin id="1312" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/37 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="tmp13_cast_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="10" slack="0"/>
<pin id="1319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp13_cast/37 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp14_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="19" slack="0"/>
<pin id="1323" dir="0" index="1" bw="64" slack="6"/>
<pin id="1324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/37 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="empty_83_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="64" slack="0"/>
<pin id="1328" dir="0" index="1" bw="10" slack="0"/>
<pin id="1329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/37 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="trunc_ln4_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="62" slack="0"/>
<pin id="1334" dir="0" index="1" bw="64" slack="0"/>
<pin id="1335" dir="0" index="2" bw="3" slack="0"/>
<pin id="1336" dir="0" index="3" bw="7" slack="0"/>
<pin id="1337" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/37 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="sext_ln129_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="62" slack="0"/>
<pin id="1344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/37 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="gmem_addr_4_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="0"/>
<pin id="1348" dir="0" index="1" bw="62" slack="0"/>
<pin id="1349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/37 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="zext_ln131_1_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="5" slack="0"/>
<pin id="1354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/39 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="add_ln131_1_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="9" slack="2"/>
<pin id="1358" dir="0" index="1" bw="5" slack="0"/>
<pin id="1359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_1/39 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="zext_ln131_2_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="9" slack="0"/>
<pin id="1363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/39 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="icmp_ln129_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="5" slack="0"/>
<pin id="1368" dir="0" index="1" bw="5" slack="0"/>
<pin id="1369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/39 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="add_ln129_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="5" slack="0"/>
<pin id="1374" dir="0" index="1" bw="1" slack="0"/>
<pin id="1375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/39 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="exitcond6414_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="9" slack="0"/>
<pin id="1380" dir="0" index="1" bw="9" slack="0"/>
<pin id="1381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6414/47 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="empty_87_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="9" slack="0"/>
<pin id="1386" dir="0" index="1" bw="1" slack="0"/>
<pin id="1387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_87/47 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="p_cast63_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="9" slack="0"/>
<pin id="1392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast63/47 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="yr_1_load_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="1"/>
<pin id="1397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yr_1/48 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="icmp_ln79_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="0"/>
<pin id="1400" dir="0" index="1" bw="1" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/48 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="add_ln79_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="0"/>
<pin id="1406" dir="0" index="1" bw="1" slack="0"/>
<pin id="1407" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/48 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="shl_ln_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="18" slack="0"/>
<pin id="1412" dir="0" index="1" bw="8" slack="0"/>
<pin id="1413" dir="0" index="2" bw="1" slack="0"/>
<pin id="1414" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/48 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="zext_ln82_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="18" slack="0"/>
<pin id="1420" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/48 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="shl_ln82_1_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="10" slack="0"/>
<pin id="1424" dir="0" index="1" bw="8" slack="0"/>
<pin id="1425" dir="0" index="2" bw="1" slack="0"/>
<pin id="1426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln82_1/48 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="zext_ln82_1_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="0"/>
<pin id="1432" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/48 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="sub_ln82_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="18" slack="0"/>
<pin id="1436" dir="0" index="1" bw="10" slack="0"/>
<pin id="1437" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln82/48 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="sext_ln80_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="19" slack="0"/>
<pin id="1442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/48 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="icmp_ln80_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="0"/>
<pin id="1446" dir="0" index="1" bw="1" slack="0"/>
<pin id="1447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/49 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="add_ln80_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="0"/>
<pin id="1452" dir="0" index="1" bw="1" slack="0"/>
<pin id="1453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/49 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="shl_ln82_2_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="10" slack="0"/>
<pin id="1458" dir="0" index="1" bw="8" slack="0"/>
<pin id="1459" dir="0" index="2" bw="1" slack="0"/>
<pin id="1460" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln82_2/49 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="zext_ln82_2_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="10" slack="0"/>
<pin id="1466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_2/49 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="add_ln82_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="10" slack="0"/>
<pin id="1470" dir="0" index="1" bw="64" slack="3"/>
<pin id="1471" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/49 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="add_ln82_1_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="64" slack="0"/>
<pin id="1475" dir="0" index="1" bw="19" slack="1"/>
<pin id="1476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/49 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="trunc_ln_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="62" slack="0"/>
<pin id="1480" dir="0" index="1" bw="64" slack="0"/>
<pin id="1481" dir="0" index="2" bw="3" slack="0"/>
<pin id="1482" dir="0" index="3" bw="7" slack="0"/>
<pin id="1483" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/49 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="sext_ln82_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="62" slack="0"/>
<pin id="1490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/49 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="gmem_addr_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="0"/>
<pin id="1494" dir="0" index="1" bw="62" slack="0"/>
<pin id="1495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/49 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="store_ln79_store_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="1"/>
<pin id="1500" dir="0" index="1" bw="8" slack="2"/>
<pin id="1501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/49 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="trunc_ln82_1_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="0"/>
<pin id="1504" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_1/58 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="add_ln82_2_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="0" index="1" bw="32" slack="13"/>
<pin id="1509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/59 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="add_ln83_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="31" slack="1"/>
<pin id="1512" dir="0" index="1" bw="31" slack="12"/>
<pin id="1513" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/59 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_3_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="0"/>
<pin id="1516" dir="0" index="1" bw="32" slack="0"/>
<pin id="1517" dir="0" index="2" bw="6" slack="0"/>
<pin id="1518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/59 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="select_ln83_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="1" slack="0"/>
<pin id="1525" dir="0" index="2" bw="31" slack="0"/>
<pin id="1526" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/59 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="select_ln83_cast_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="31" slack="1"/>
<pin id="1532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln83_cast/60 "/>
</bind>
</comp>

<comp id="1534" class="1007" name="grp_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="10" slack="0"/>
<pin id="1536" dir="0" index="1" bw="5" slack="2"/>
<pin id="1537" dir="0" index="2" bw="5" slack="0"/>
<pin id="1538" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="1539" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln62_5/23 zext_ln62_3/23 mul_ln62/23 add_ln62_6/25 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tj_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="4" slack="0"/>
<pin id="1545" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1550" class="1005" name="output_ftmap_read_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="64" slack="3"/>
<pin id="1552" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1556" class="1005" name="conv3_biases_0_0_val_read_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1562" class="1005" name="conv3_weights_read_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="64" slack="13"/>
<pin id="1564" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="1567" class="1005" name="input_ftmap_read_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="64" slack="4"/>
<pin id="1569" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1575" class="1005" name="add_ln31_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="4" slack="1"/>
<pin id="1577" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="tmp_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="5"/>
<pin id="1582" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1585" class="1005" name="zext_ln32_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="10" slack="4"/>
<pin id="1587" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="yr_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="0"/>
<pin id="1592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="yr "/>
</bind>
</comp>

<comp id="1597" class="1005" name="trunc_ln82_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="31" slack="12"/>
<pin id="1599" dir="1" index="1" bw="31" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="add_ln32_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="4" slack="0"/>
<pin id="1607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="empty_75_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="14" slack="0"/>
<pin id="1615" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="add_ln106_1_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="23" slack="0"/>
<pin id="1620" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="add_ln106_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="10" slack="0"/>
<pin id="1625" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106_2 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="add_ln106_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="6" slack="0"/>
<pin id="1633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="add_ln115_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="64" slack="2"/>
<pin id="1638" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="mul_ln107_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="14" slack="1"/>
<pin id="1643" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln107 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="add_ln107_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="5" slack="0"/>
<pin id="1651" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="sub_ln115_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="20" slack="1"/>
<pin id="1656" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln115 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="input_fm_buffer_addr_1_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="14" slack="10"/>
<pin id="1661" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="add_ln108_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="5" slack="0"/>
<pin id="1669" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="gmem_addr_5_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="1"/>
<pin id="1674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="gmem_addr_5_read_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1683" class="1005" name="empty_77_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="9" slack="1"/>
<pin id="1685" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="add_ln48_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="5" slack="0"/>
<pin id="1693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="output_fm_buffer_0_addr_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="9" slack="1"/>
<pin id="1698" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="1704" class="1005" name="add_ln49_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="5" slack="0"/>
<pin id="1706" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="output_fm_buffer_0_load_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="1"/>
<pin id="1711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="1717" class="1005" name="add_ln52_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="3" slack="0"/>
<pin id="1719" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="zext_ln62_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="10" slack="2"/>
<pin id="1724" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="zext_ln62_1_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="64" slack="5"/>
<pin id="1729" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln62_1 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="add_ln53_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="3" slack="0"/>
<pin id="1737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="zext_ln62_2_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="14" slack="3"/>
<pin id="1742" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln62_2 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="zext_ln61_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="12" slack="4"/>
<pin id="1747" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="add_ln62_7_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="10" slack="0"/>
<pin id="1752" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62_7 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="input_fm_buffer_addr_2_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="14" slack="9"/>
<pin id="1757" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_2 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="add_ln61_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="6" slack="0"/>
<pin id="1765" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="add_ln62_8_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="12" slack="0"/>
<pin id="1770" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62_8 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="gmem_addr_6_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="1"/>
<pin id="1775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="trunc_ln62_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="20" slack="1"/>
<pin id="1781" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="trunc_ln62_1_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="1"/>
<pin id="1786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62_1 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="add_ln131_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="9" slack="2"/>
<pin id="1791" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="add_ln128_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="5" slack="0"/>
<pin id="1799" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="gmem_addr_4_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="1"/>
<pin id="1804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="output_fm_buffer_0_addr_2_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="9" slack="1"/>
<pin id="1810" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="add_ln129_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="5" slack="0"/>
<pin id="1818" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="output_fm_buffer_0_load_1_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="1"/>
<pin id="1823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="empty_87_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="9" slack="0"/>
<pin id="1831" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty_87 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="add_ln79_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="8" slack="1"/>
<pin id="1839" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="sext_ln80_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="64" slack="1"/>
<pin id="1844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="add_ln80_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="8" slack="0"/>
<pin id="1852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="gmem_addr_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="32" slack="1"/>
<pin id="1857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1862" class="1005" name="gmem_addr_read_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="1"/>
<pin id="1864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1867" class="1005" name="trunc_ln82_1_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="31" slack="1"/>
<pin id="1869" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82_1 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="select_ln83_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="31" slack="1"/>
<pin id="1874" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="215"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="116" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="118" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="116" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="118" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="172" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="174" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="178" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="283"><net_src comp="180" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="289"><net_src comp="116" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="118" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="204" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="206" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="305"><net_src comp="208" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="64" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="64" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="347" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="84" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="454"><net_src comp="447" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="458"><net_src comp="84" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="466"><net_src comp="459" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="470"><net_src comp="132" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="487"><net_src comp="481" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="488"><net_src comp="481" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="492"><net_src comp="132" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="510"><net_src comp="478" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="511"><net_src comp="504" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="66" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="544"><net_src comp="500" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="538" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="549"><net_src comp="148" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="84" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="84" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="182" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="52" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="609"><net_src comp="36" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="38" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="610" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="40" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="50" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="610" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="610" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="52" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="368" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="38" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="368" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="40" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="665"><net_src comp="380" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="58" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="380" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="60" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="380" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="682"><net_src comp="414" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="72" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="402" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="391" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="76" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="391" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="78" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="414" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="425" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="398" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="86" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="425" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="425" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="88" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="425" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="90" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="731" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="96" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="767"><net_src comp="98" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="757" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="100" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="757" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="102" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="757" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="100" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="789"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="68" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="102" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="762" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="770" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="784" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="757" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="104" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="798" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="68" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="819"><net_src comp="106" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="798" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="108" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="806" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="436" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="849"><net_src comp="436" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="436" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="88" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="436" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="90" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="867"><net_src comp="50" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="364" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="364" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="873"><net_src comp="862" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="846" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="96" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="870" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="98" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="100" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="884" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="102" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="98" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="884" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="100" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="916"><net_src comp="890" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="898" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="904" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="68" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="102" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="931"><net_src comp="912" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="918" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="884" pin="2"/><net_sink comp="926" pin=2"/></net>

<net id="939"><net_src comp="106" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="926" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="108" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="966"><net_src comp="110" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="955" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="112" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="114" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="973"><net_src comp="960" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="0" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="447" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="122" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="447" pin="4"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="36" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="984" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="980" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="447" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="124" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="447" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="90" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="459" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1022"><net_src comp="1014" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1028"><net_src comp="459" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="124" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="459" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="90" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="471" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1044"><net_src comp="471" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="134" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="471" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="136" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1036" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="443" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="142" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="471" pin="4"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="36" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1075"><net_src comp="144" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="471" pin="4"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="108" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1081"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="1062" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1078" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="493" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="493" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="134" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="493" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="136" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1092" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="455" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1117"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="144" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="493" pin="4"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="108" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1129"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="516" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="74" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="1136" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1144"><net_src comp="527" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="76" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="527" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="78" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="550" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="150" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="550" pin="4"/><net_sink comp="1158" pin=1"/></net>

<net id="1166"><net_src comp="1158" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1183"><net_src comp="110" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1185"><net_src comp="112" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1186"><net_src comp="114" pin="0"/><net_sink comp="1177" pin=3"/></net>

<net id="1190"><net_src comp="1177" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1195"><net_src comp="0" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1200"><net_src comp="263" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="1201" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1208"><net_src comp="313" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1215"><net_src comp="154" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="534" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="156" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1222"><net_src comp="1210" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="601" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1230"><net_src comp="158" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="160" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="162" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1237"><net_src comp="561" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="122" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="561" pin="4"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="36" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1250"><net_src comp="1238" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1234" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1255"><net_src comp="561" pin="4"/><net_sink comp="1252" pin=0"/></net>

<net id="1260"><net_src comp="561" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="124" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="561" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="90" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="1252" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1278"><net_src comp="164" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="1268" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1280"><net_src comp="68" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1284"><net_src comp="1273" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="166" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1268" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="108" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1296"><net_src comp="1285" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1301"><net_src comp="1281" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1293" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1306"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1313"><net_src comp="168" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="364" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1315"><net_src comp="364" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1316"><net_src comp="108" pin="0"/><net_sink comp="1307" pin=3"/></net>

<net id="1320"><net_src comp="1307" pin="4"/><net_sink comp="1317" pin=0"/></net>

<net id="1325"><net_src comp="1303" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1330"><net_src comp="1321" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1317" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1338"><net_src comp="110" pin="0"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1340"><net_src comp="112" pin="0"/><net_sink comp="1332" pin=2"/></net>

<net id="1341"><net_src comp="114" pin="0"/><net_sink comp="1332" pin=3"/></net>

<net id="1345"><net_src comp="1332" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1350"><net_src comp="0" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1342" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1355"><net_src comp="572" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1360"><net_src comp="1352" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1364"><net_src comp="1356" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1370"><net_src comp="572" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="124" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1376"><net_src comp="572" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="90" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="583" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="184" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1388"><net_src comp="583" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="186" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1393"><net_src comp="583" pin="4"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1402"><net_src comp="1395" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="190" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="1395" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="192" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1415"><net_src comp="164" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1416"><net_src comp="1395" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1417"><net_src comp="68" pin="0"/><net_sink comp="1410" pin=2"/></net>

<net id="1421"><net_src comp="1410" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1427"><net_src comp="166" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="1395" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="108" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1433"><net_src comp="1422" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1438"><net_src comp="1418" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="1430" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1443"><net_src comp="1434" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1448"><net_src comp="594" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1449"><net_src comp="190" pin="0"/><net_sink comp="1444" pin=1"/></net>

<net id="1454"><net_src comp="594" pin="4"/><net_sink comp="1450" pin=0"/></net>

<net id="1455"><net_src comp="192" pin="0"/><net_sink comp="1450" pin=1"/></net>

<net id="1461"><net_src comp="166" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="594" pin="4"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="108" pin="0"/><net_sink comp="1456" pin=2"/></net>

<net id="1467"><net_src comp="1456" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1472"><net_src comp="1464" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1477"><net_src comp="1468" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1484"><net_src comp="110" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1485"><net_src comp="1473" pin="2"/><net_sink comp="1478" pin=1"/></net>

<net id="1486"><net_src comp="112" pin="0"/><net_sink comp="1478" pin=2"/></net>

<net id="1487"><net_src comp="114" pin="0"/><net_sink comp="1478" pin=3"/></net>

<net id="1491"><net_src comp="1478" pin="4"/><net_sink comp="1488" pin=0"/></net>

<net id="1496"><net_src comp="0" pin="0"/><net_sink comp="1492" pin=0"/></net>

<net id="1497"><net_src comp="1488" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="1505"><net_src comp="291" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1519"><net_src comp="198" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="1506" pin="2"/><net_sink comp="1514" pin=1"/></net>

<net id="1521"><net_src comp="200" pin="0"/><net_sink comp="1514" pin=2"/></net>

<net id="1527"><net_src comp="1514" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="202" pin="0"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="1510" pin="2"/><net_sink comp="1522" pin=2"/></net>

<net id="1533"><net_src comp="1530" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1540"><net_src comp="516" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1541"><net_src comp="86" pin="0"/><net_sink comp="1534" pin=2"/></net>

<net id="1542"><net_src comp="1534" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1546"><net_src comp="212" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1549"><net_src comp="1543" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1553"><net_src comp="220" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1559"><net_src comp="226" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1565"><net_src comp="232" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1570"><net_src comp="238" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1578"><net_src comp="619" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1583"><net_src comp="625" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1588"><net_src comp="633" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1593"><net_src comp="216" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1595"><net_src comp="1590" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1596"><net_src comp="1590" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1600"><net_src comp="637" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="1608"><net_src comp="651" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1616"><net_src comp="667" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1621"><net_src comp="678" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1626"><net_src comp="684" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1634"><net_src comp="696" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1639"><net_src comp="706" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1644"><net_src comp="725" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1652"><net_src comp="741" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1657"><net_src comp="826" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1662"><net_src comp="320" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1670"><net_src comp="856" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1675"><net_src comp="974" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1681"><net_src comp="251" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1686"><net_src comp="992" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1694"><net_src comp="1004" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1699"><net_src comp="327" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1707"><net_src comp="1030" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1712"><net_src comp="334" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1720"><net_src comp="1046" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1725"><net_src comp="1058" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1730"><net_src comp="1088" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1738"><net_src comp="1102" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1743"><net_src comp="1114" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1748"><net_src comp="1126" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1753"><net_src comp="1130" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1758"><net_src comp="340" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1766"><net_src comp="1146" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1771"><net_src comp="1152" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1776"><net_src comp="1191" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1778"><net_src comp="1773" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1782"><net_src comp="1197" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1787"><net_src comp="1224" pin="4"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1792"><net_src comp="1246" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1800"><net_src comp="1262" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1805"><net_src comp="1346" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1807"><net_src comp="1802" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1811"><net_src comp="347" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1819"><net_src comp="1372" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1824"><net_src comp="334" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1832"><net_src comp="1384" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1840"><net_src comp="1404" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1845"><net_src comp="1440" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="1853"><net_src comp="1450" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1858"><net_src comp="1492" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1861"><net_src comp="1855" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1865"><net_src comp="291" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1870"><net_src comp="1502" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1875"><net_src comp="1522" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1530" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {38 41 42 43 44 45 46 59 60 61 62 63 64 65 }
	Port: input_fm_buffer | {4 17 }
	Port: output_fm_buffer_0 | {21 47 }
 - Input state : 
	Port: conv3 : gmem | {8 9 10 11 12 13 14 15 16 27 28 29 30 31 32 33 34 35 50 51 52 53 54 55 56 57 58 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {35 36 }
	Port: conv3 : output_fm_buffer_0 | {19 20 39 40 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		tmp : 1
		zext_ln32 : 2
		store_ln79 : 1
	State 3
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
	State 4
		exitcond273 : 1
		empty_75 : 1
		br_ln0 : 2
		p_cast56 : 1
		input_fm_buffer_addr : 2
		store_ln0 : 3
	State 5
		add_ln106_1 : 1
		add_ln106_2 : 1
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
		zext_ln107 : 1
		add_ln115 : 2
	State 6
		zext_ln115 : 1
		add_ln115_3 : 2
		zext_ln107_1 : 3
		mul_ln107 : 4
		zext_ln107_2 : 1
		icmp_ln107 : 1
		add_ln107 : 1
		br_ln107 : 2
		tmp1 : 2
		tmp1_cast : 3
		empty_76 : 4
		tmp_4 : 5
		icmp_ln52 : 5
		tmp_5 : 5
		select_ln51 : 6
		or_ln51 : 6
		yClamped : 7
		shl_ln1 : 8
		shl_ln115_1 : 8
		sext_ln115 : 9
		sub_ln115 : 10
	State 7
		zext_ln115_1 : 1
		add_ln115_4 : 2
		zext_ln115_2 : 3
		input_fm_buffer_addr_1 : 4
		zext_ln108 : 1
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln111 : 1
		add_ln111_1 : 2
		sext_ln111 : 3
		add_ln111 : 4
		tmp_6 : 5
		icmp_ln52_1 : 5
		tmp_7 : 5
		or_ln51_1 : 6
		select_ln51_2 : 6
		select_ln51_3 : 7
		shl_ln115_2 : 8
		sext_ln115_2 : 9
		add_ln115_1 : 10
		sext_ln115_3 : 11
		add_ln115_2 : 12
		trunc_ln5 : 13
		sext_ln115_1 : 14
		gmem_addr_5 : 15
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		ty_cast : 1
		tmp_1 : 1
		empty_77 : 2
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
	State 19
		tx_cast : 1
		empty_78 : 2
		p_cast60 : 3
		output_fm_buffer_0_addr : 4
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		output_fm_buffer_0_load : 5
	State 20
	State 21
		zext_ln52 : 1
		icmp_ln52_2 : 1
		add_ln52 : 1
		br_ln52 : 2
		empty_79 : 2
		zext_ln62 : 3
		shl_ln2 : 1
		shl_ln62_1 : 1
		zext_ln53 : 2
		add_ln62 : 3
		zext_ln62_1 : 4
		store_ln62 : 1
	State 22
		zext_ln53_1 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		add_ln57 : 2
		zext_ln62_2 : 3
		shl_ln62_2 : 1
		zext_ln61 : 2
	State 23
		add_ln62_7 : 1
		add_ln62_5 : 1
		zext_ln62_3 : 2
		mul_ln62 : 3
	State 24
	State 25
		add_ln62_6 : 1
	State 26
		zext_ln62_5 : 1
		input_fm_buffer_addr_2 : 2
		icmp_ln61 : 1
		add_ln61 : 1
		br_ln61 : 2
		add_ln62_8 : 1
		add_ln62_1 : 1
		zext_ln62_4 : 2
		add_ln62_4 : 3
		add_ln62_2 : 4
		trunc_ln62_2 : 5
		sext_ln62 : 6
		gmem_addr_6 : 7
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		sext_ln62_2 : 1
		mul_ln62_1 : 2
		add_ln62_3 : 3
		trunc_ln62_1 : 4
	State 37
		zext_ln131 : 1
		tmp_2 : 1
		add_ln131 : 2
		zext_ln128 : 1
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		empty_81 : 2
		p_shl1 : 3
		p_shl10_cast : 4
		p_shl2 : 3
		p_shl11_cast : 4
		empty_82 : 5
		p_cast35 : 6
		tmp13_cast : 1
		tmp14 : 7
		empty_83 : 8
		trunc_ln4 : 9
		sext_ln129 : 10
		gmem_addr_4 : 11
	State 38
	State 39
		zext_ln131_1 : 1
		add_ln131_1 : 2
		zext_ln131_2 : 3
		output_fm_buffer_0_addr_2 : 4
		icmp_ln129 : 1
		add_ln129 : 1
		br_ln129 : 2
		output_fm_buffer_0_load_1 : 5
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		exitcond6414 : 1
		empty_87 : 1
		br_ln0 : 2
		p_cast63 : 1
		output_fm_buffer_0_addr_1 : 2
		store_ln0 : 3
	State 48
		icmp_ln79 : 1
		add_ln79 : 1
		br_ln79 : 2
		shl_ln : 1
		zext_ln82 : 2
		shl_ln82_1 : 1
		zext_ln82_1 : 2
		sub_ln82 : 3
		sext_ln80 : 4
	State 49
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		shl_ln82_2 : 1
		zext_ln82_2 : 2
		add_ln82 : 3
		add_ln82_1 : 4
		trunc_ln : 5
		sext_ln82 : 6
		gmem_addr : 7
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		tmp_3 : 1
		select_ln83 : 2
	State 60
		write_ln82 : 1
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln31_fu_619            |    0    |    0    |    12   |
|          |            add_ln32_fu_651            |    0    |    0    |    12   |
|          |            empty_75_fu_667            |    0    |    0    |    21   |
|          |           add_ln106_1_fu_678          |    0    |    0    |    30   |
|          |           add_ln106_2_fu_684          |    0    |    0    |    17   |
|          |            add_ln106_fu_696           |    0    |    0    |    13   |
|          |            add_ln115_fu_706           |    0    |    0    |    71   |
|          |           add_ln115_3_fu_715          |    0    |    0    |    17   |
|          |            add_ln107_fu_741           |    0    |    0    |    12   |
|          |              tmp1_fu_747              |    0    |    0    |    12   |
|          |            empty_76_fu_757            |    0    |    0    |    15   |
|          |           add_ln115_4_fu_836          |    0    |    0    |    21   |
|          |            add_ln108_fu_856           |    0    |    0    |    12   |
|          |           add_ln111_1_fu_874          |    0    |    0    |    12   |
|          |            add_ln111_fu_884           |    0    |    0    |    15   |
|          |           add_ln115_1_fu_946          |    0    |    0    |    27   |
|          |           add_ln115_2_fu_955          |    0    |    0    |    71   |
|          |            empty_77_fu_992            |    0    |    0    |    16   |
|          |            add_ln48_fu_1004           |    0    |    0    |    12   |
|          |            empty_78_fu_1014           |    0    |    0    |    16   |
|          |            add_ln49_fu_1030           |    0    |    0    |    12   |
|          |            add_ln52_fu_1046           |    0    |    0    |    10   |
|          |            empty_79_fu_1052           |    0    |    0    |    12   |
|    add   |            add_ln62_fu_1082           |    0    |    0    |    14   |
|          |            add_ln53_fu_1102           |    0    |    0    |    10   |
|          |            add_ln57_fu_1108           |    0    |    0    |    12   |
|          |           add_ln62_7_fu_1130          |    0    |    0    |    17   |
|          |            add_ln61_fu_1146           |    0    |    0    |    13   |
|          |           add_ln62_8_fu_1152          |    0    |    0    |    19   |
|          |           add_ln62_1_fu_1158          |    0    |    0    |    19   |
|          |           add_ln62_4_fu_1167          |    0    |    0    |    64   |
|          |           add_ln62_2_fu_1172          |    0    |    0    |    64   |
|          |           add_ln62_3_fu_1218          |    0    |    0    |    58   |
|          |           add_ln131_fu_1246           |    0    |    0    |    16   |
|          |           add_ln128_fu_1262           |    0    |    0    |    12   |
|          |            empty_81_fu_1268           |    0    |    0    |    15   |
|          |             tmp14_fu_1321             |    0    |    0    |    64   |
|          |            empty_83_fu_1326           |    0    |    0    |    64   |
|          |          add_ln131_1_fu_1356          |    0    |    0    |    16   |
|          |           add_ln129_fu_1372           |    0    |    0    |    12   |
|          |            empty_87_fu_1384           |    0    |    0    |    16   |
|          |            add_ln79_fu_1404           |    0    |    0    |    15   |
|          |            add_ln80_fu_1450           |    0    |    0    |    15   |
|          |            add_ln82_fu_1468           |    0    |    0    |    64   |
|          |           add_ln82_1_fu_1473          |    0    |    0    |    64   |
|          |           add_ln82_2_fu_1506          |    0    |    0    |    39   |
|          |            add_ln83_fu_1510           |    0    |    0    |    38   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln31_fu_613           |    0    |    0    |    12   |
|          |            icmp_ln32_fu_645           |    0    |    0    |    12   |
|          |           exitcond273_fu_661          |    0    |    0    |    21   |
|          |           icmp_ln106_fu_690           |    0    |    0    |    13   |
|          |           icmp_ln107_fu_735           |    0    |    0    |    12   |
|          |            icmp_ln52_fu_770           |    0    |    0    |    17   |
|          |           icmp_ln108_fu_850           |    0    |    0    |    12   |
|          |           icmp_ln52_1_fu_898          |    0    |    0    |    17   |
|   icmp   |            icmp_ln48_fu_998           |    0    |    0    |    12   |
|          |           icmp_ln49_fu_1024           |    0    |    0    |    12   |
|          |          icmp_ln52_2_fu_1040          |    0    |    0    |    10   |
|          |           icmp_ln53_fu_1096           |    0    |    0    |    10   |
|          |           icmp_ln61_fu_1140           |    0    |    0    |    13   |
|          |           icmp_ln128_fu_1256          |    0    |    0    |    12   |
|          |           icmp_ln129_fu_1366          |    0    |    0    |    12   |
|          |          exitcond6414_fu_1378         |    0    |    0    |    16   |
|          |           icmp_ln79_fu_1398           |    0    |    0    |    15   |
|          |           icmp_ln80_fu_1444           |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |           mul_ln62_1_fu_601           |    2    |    0    |    20   |
|          |            mul_ln107_fu_725           |    0    |    0    |    62   |
|----------|---------------------------------------|---------|---------|---------|
|          |            sub_ln115_fu_826           |    0    |    0    |    27   |
|    sub   |            empty_82_fu_1297           |    0    |    0    |    25   |
|          |            sub_ln82_fu_1434           |    0    |    0    |    25   |
|----------|---------------------------------------|---------|---------|---------|
|          |           select_ln51_fu_784          |    0    |    0    |    9    |
|          |            yClamped_fu_798            |    0    |    0    |    10   |
|  select  |          select_ln51_2_fu_918         |    0    |    0    |    9    |
|          |          select_ln51_3_fu_926         |    0    |    0    |    10   |
|          |          select_ln83_fu_1522          |    0    |    0    |    31   |
|----------|---------------------------------------|---------|---------|---------|
|    or    |             or_ln51_fu_792            |    0    |    0    |    2    |
|          |            or_ln51_1_fu_912           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
| addmuladd|              grp_fu_1534              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_220     |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_226 |    0    |    0    |    0    |
|          |     conv3_weights_read_read_fu_232    |    0    |    0    |    0    |
|   read   |      input_ftmap_read_read_fu_238     |    0    |    0    |    0    |
|          |      gmem_addr_5_read_read_fu_251     |    0    |    0    |    0    |
|          |      gmem_addr_6_read_read_fu_263     |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_291      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_244          |    0    |    0    |    0    |
|          |           grp_readreq_fu_256          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_268         |    0    |    0    |    0    |
|          |          grp_writeresp_fu_284         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln131_write_fu_275       |    0    |    0    |    0    |
|          |        write_ln82_write_fu_297        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_625              |    0    |    0    |    0    |
|          |             shl_ln1_fu_806            |    0    |    0    |    0    |
|          |           shl_ln115_1_fu_814          |    0    |    0    |    0    |
|          |              tmp4_fu_862              |    0    |    0    |    0    |
|          |           shl_ln115_2_fu_934          |    0    |    0    |    0    |
|          |              tmp_1_fu_984             |    0    |    0    |    0    |
|          |            shl_ln2_fu_1062            |    0    |    0    |    0    |
|          |           shl_ln62_1_fu_1070          |    0    |    0    |    0    |
|bitconcatenate|           shl_ln62_2_fu_1118          |    0    |    0    |    0    |
|          |           shl_ln62_3_fu_1210          |    0    |    0    |    0    |
|          |             tmp_2_fu_1238             |    0    |    0    |    0    |
|          |             p_shl1_fu_1273            |    0    |    0    |    0    |
|          |             p_shl2_fu_1285            |    0    |    0    |    0    |
|          |              tmp3_fu_1307             |    0    |    0    |    0    |
|          |             shl_ln_fu_1410            |    0    |    0    |    0    |
|          |           shl_ln82_1_fu_1422          |    0    |    0    |    0    |
|          |           shl_ln82_2_fu_1456          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln32_fu_633           |    0    |    0    |    0    |
|          |            p_cast56_fu_673            |    0    |    0    |    0    |
|          |           zext_ln107_fu_702           |    0    |    0    |    0    |
|          |           zext_ln115_fu_711           |    0    |    0    |    0    |
|          |          zext_ln107_1_fu_721          |    0    |    0    |    0    |
|          |          zext_ln107_2_fu_731          |    0    |    0    |    0    |
|          |          zext_ln115_1_fu_832          |    0    |    0    |    0    |
|          |          zext_ln115_2_fu_841          |    0    |    0    |    0    |
|          |           zext_ln108_fu_846           |    0    |    0    |    0    |
|          |           zext_ln111_fu_870           |    0    |    0    |    0    |
|          |             ty_cast_fu_980            |    0    |    0    |    0    |
|          |            tx_cast_fu_1010            |    0    |    0    |    0    |
|          |            p_cast60_fu_1019           |    0    |    0    |    0    |
|          |           zext_ln52_fu_1036           |    0    |    0    |    0    |
|          |           zext_ln62_fu_1058           |    0    |    0    |    0    |
|          |           zext_ln53_fu_1078           |    0    |    0    |    0    |
|   zext   |          zext_ln62_1_fu_1088          |    0    |    0    |    0    |
|          |          zext_ln53_1_fu_1092          |    0    |    0    |    0    |
|          |          zext_ln62_2_fu_1114          |    0    |    0    |    0    |
|          |           zext_ln61_fu_1126           |    0    |    0    |    0    |
|          |          zext_ln62_5_fu_1136          |    0    |    0    |    0    |
|          |          zext_ln62_4_fu_1163          |    0    |    0    |    0    |
|          |           zext_ln131_fu_1234          |    0    |    0    |    0    |
|          |           zext_ln128_fu_1252          |    0    |    0    |    0    |
|          |          p_shl10_cast_fu_1281         |    0    |    0    |    0    |
|          |          p_shl11_cast_fu_1293         |    0    |    0    |    0    |
|          |           tmp13_cast_fu_1317          |    0    |    0    |    0    |
|          |          zext_ln131_1_fu_1352         |    0    |    0    |    0    |
|          |          zext_ln131_2_fu_1361         |    0    |    0    |    0    |
|          |            p_cast63_fu_1390           |    0    |    0    |    0    |
|          |           zext_ln82_fu_1418           |    0    |    0    |    0    |
|          |          zext_ln82_1_fu_1430          |    0    |    0    |    0    |
|          |          zext_ln82_2_fu_1464          |    0    |    0    |    0    |
|          |        select_ln83_cast_fu_1530       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           trunc_ln82_fu_637           |    0    |    0    |    0    |
|   trunc  |           trunc_ln62_fu_1197          |    0    |    0    |    0    |
|          |          trunc_ln82_1_fu_1502         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            tmp1_cast_fu_753           |    0    |    0    |    0    |
|          |           sext_ln115_fu_822           |    0    |    0    |    0    |
|          |           sext_ln111_fu_880           |    0    |    0    |    0    |
|          |          sext_ln115_2_fu_942          |    0    |    0    |    0    |
|          |          sext_ln115_3_fu_951          |    0    |    0    |    0    |
|          |          sext_ln115_1_fu_970          |    0    |    0    |    0    |
|   sext   |           sext_ln62_fu_1187           |    0    |    0    |    0    |
|          |          sext_ln62_1_fu_1201          |    0    |    0    |    0    |
|          |          sext_ln62_2_fu_1205          |    0    |    0    |    0    |
|          |            p_cast35_fu_1303           |    0    |    0    |    0    |
|          |           sext_ln129_fu_1342          |    0    |    0    |    0    |
|          |           sext_ln80_fu_1440           |    0    |    0    |    0    |
|          |           sext_ln82_fu_1488           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp_4_fu_762             |    0    |    0    |    0    |
|          |              tmp_5_fu_776             |    0    |    0    |    0    |
| bitselect|              tmp_6_fu_890             |    0    |    0    |    0    |
|          |              tmp_7_fu_904             |    0    |    0    |    0    |
|          |             tmp_3_fu_1514             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            trunc_ln5_fu_960           |    0    |    0    |    0    |
|          |          trunc_ln62_2_fu_1177         |    0    |    0    |    0    |
|partselect|          trunc_ln62_1_fu_1224         |    0    |    0    |    0    |
|          |           trunc_ln4_fu_1332           |    0    |    0    |    0    |
|          |            trunc_ln_fu_1478           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    3    |    0    |   1683  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       add_ln106_1_reg_1618       |   23   |
|       add_ln106_2_reg_1623       |   10   |
|        add_ln106_reg_1631        |    6   |
|        add_ln107_reg_1649        |    5   |
|        add_ln108_reg_1667        |    5   |
|        add_ln115_reg_1636        |   64   |
|        add_ln128_reg_1797        |    5   |
|        add_ln129_reg_1816        |    5   |
|        add_ln131_reg_1789        |    9   |
|         add_ln31_reg_1575        |    4   |
|         add_ln32_reg_1605        |    4   |
|         add_ln48_reg_1691        |    5   |
|         add_ln49_reg_1704        |    5   |
|         add_ln52_reg_1717        |    3   |
|         add_ln53_reg_1735        |    3   |
|         add_ln61_reg_1763        |    6   |
|        add_ln62_7_reg_1750       |   10   |
|        add_ln62_8_reg_1768       |   12   |
|         add_ln79_reg_1837        |    8   |
|         add_ln80_reg_1850        |    8   |
|            bx_reg_432            |    5   |
|            by_reg_421            |    5   |
|conv3_biases_0_0_val_read_reg_1556|   32   |
|    conv3_weights_read_reg_1562   |   64   |
|    conv_i_i119_lcssa14_reg_500   |   32   |
| conv_i_i119_lcssa_lcssa15_reg_478|   32   |
|         empty_75_reg_1613        |   14   |
|         empty_77_reg_1683        |    9   |
|         empty_80_reg_534         |   32   |
|         empty_86_reg_579         |    9   |
|         empty_87_reg_1829        |    9   |
|           empty_reg_376          |   14   |
|       gmem_addr_4_reg_1802       |   32   |
|     gmem_addr_5_read_reg_1678    |   32   |
|       gmem_addr_5_reg_1672       |   32   |
|       gmem_addr_6_reg_1773       |   32   |
|      gmem_addr_read_reg_1862     |   32   |
|        gmem_addr_reg_1855        |   32   |
|  input_fm_buffer_addr_1_reg_1659 |   14   |
|  input_fm_buffer_addr_2_reg_1755 |   14   |
|     input_ftmap_read_reg_1567    |   64   |
|            kx_reg_489            |    3   |
|            ky_reg_467            |    3   |
|        mul_ln107_reg_1641        |   14   |
|           nin_1_reg_523          |    6   |
|            nin_reg_387           |    6   |
|output_fm_buffer_0_addr_2_reg_1808|    9   |
| output_fm_buffer_0_addr_reg_1696 |    9   |
|output_fm_buffer_0_load_1_reg_1821|   32   |
| output_fm_buffer_0_load_reg_1709 |   32   |
|    output_ftmap_read_reg_1550    |   64   |
|         phi_mul49_reg_410        |   23   |
|         phi_mul51_reg_512        |   10   |
|         phi_mul53_reg_546        |   12   |
|          phi_mul_reg_398         |   10   |
|       select_ln83_reg_1872       |   31   |
|        sext_ln80_reg_1842        |   64   |
|        sub_ln115_reg_1654        |   20   |
|            ti_reg_364            |    4   |
|            tj_reg_1543           |    4   |
|           tmp_reg_1580           |    8   |
|       trunc_ln62_1_reg_1784      |   32   |
|        trunc_ln62_reg_1779       |   20   |
|       trunc_ln82_1_reg_1867      |   31   |
|        trunc_ln82_reg_1597       |   31   |
|           tx_1_reg_568           |    5   |
|            tx_reg_455            |    5   |
|           ty_1_reg_557           |    5   |
|            ty_reg_443            |    5   |
|            xr_reg_590            |    8   |
|            yr_reg_1590           |    8   |
|        zext_ln32_reg_1585        |   10   |
|        zext_ln61_reg_1745        |   12   |
|       zext_ln62_1_reg_1727       |   64   |
|       zext_ln62_2_reg_1740       |   14   |
|        zext_ln62_reg_1722        |   10   |
+----------------------------------+--------+
|               Total              |  1365  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_268 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_284 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_313  |  p0  |   3  |  14  |   42   ||    14   |
|   grp_access_fu_313  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_334  |  p0  |   5  |   9  |   45   ||    26   |
|   grp_access_fu_334  |  p1  |   2  |  32  |   64   ||    9    |
|      ti_reg_364      |  p0  |   2  |   4  |    8   ||    9    |
|    phi_mul_reg_398   |  p0  |   2  |  10  |   20   ||    9    |
|      ty_reg_443      |  p0  |   2  |   5  |   10   ||    9    |
|      tx_reg_455      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_1534     |  p1  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   278  ||  4.942  ||   103   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |  1683  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   103  |
|  Register |    -   |    -   |  1365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |  1365  |  1786  |
+-----------+--------+--------+--------+--------+
