Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot systolic_tb_behav xil_defaultlib.systolic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a_out' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/systolic.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a_out' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/systolic.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/systolic.v" Line 1. Module systolic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/systolic.v" Line 1. Module systolic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.systolic
Compiling module xil_defaultlib.systolic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot systolic_tb_behav
