;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 200, -0
	JMN 100, 3
	SUB <10, 2
	CMP -207, <-120
	SUB @-121, 103
	SUB -207, <-120
	DJN 0, -3
	SUB @121, 103
	MOV -1, <-20
	SUB 0, -2
	DJN 0, -3
	SUB @-127, 100
	SLT 20, @12
	SUB @3, @20
	SUB @121, 103
	DJN 100, 20
	SUB -207, <-120
	CMP -207, <-120
	CMP @126, 106
	ADD 130, 200
	SUB @13, 20
	SUB <10, 2
	JMN 0, #30
	JMN 100, 3
	SPL @410, 250
	SPL @410, 250
	SPL @410, 250
	SUB @-121, 103
	ADD 31, 200
	SUB @3, @20
	SUB @121, 106
	SUB @13, 20
	DJN 0, -3
	JMN 100, 3
	CMP -207, <-120
	CMP @13, 20
	SUB #-207, <-120
	ADD 0, -3
	DJN 100, 3
	SUB @3, @20
	ADD 210, 60
	ADD 210, 60
	CMP -207, <-120
	DJN 0, -3
	ADD 210, 30
	SPL 0, <332
