#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 11 17:58:56 2025
# Process ID: 27452
# Current directory: C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1
# Command line: vivado.exe -log CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl
# Log file: C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/CPU_top.vds
# Journal file: C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_top.tcl -notrace
Command: synth_design -top CPU_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 341.141 ; gain = 101.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_top.v:22]
INFO: [Synth 8-638] synthesizing module 'IFetch' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (1#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (2#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'registers' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/registers.v:1]
INFO: [Synth 8-256] done synthesizing module 'registers' (3#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/registers.v:1]
INFO: [Synth 8-638] synthesizing module 'immGen' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/immGen.v:1]
INFO: [Synth 8-256] done synthesizing module 'immGen' (4#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/immGen.v:1]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/control.v:23]
INFO: [Synth 8-256] done synthesizing module 'control' (6#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'regWriteMUX' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/regWriteMUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'regWriteMUX' (7#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/regWriteMUX.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/DataMem.v:22]
	Parameter IOaddress bound to: -1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (8#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (9#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-638] synthesizing module 'CPU_state' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_state' (10#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_state.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:58]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'sevenSegmentDisplay' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:11]
	Parameter maxcnt bound to: 50000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:80]
WARNING: [Synth 8-5788] Register current_value_reg in module sevenSegmentDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:65]
INFO: [Synth 8-256] done synthesizing module 'sevenSegmentDisplay' (12#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:11]
INFO: [Synth 8-638] synthesizing module 'switchInput' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/switchInput.v:23]
INFO: [Synth 8-256] done synthesizing module 'switchInput' (13#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/switchInput.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (14#1) [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_top.v:22]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[5]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 393.801 ; gain = 153.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 393.801 ; gain = 153.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/dcp2/RAM_in_context.xdc] for cell 'dataMem/udram'
Finished Parsing XDC File [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/dcp2/RAM_in_context.xdc] for cell 'dataMem/udram'
Parsing XDC File [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/dcp3/prgrom_in_context.xdc] for cell 'ifetch/urom'
Finished Parsing XDC File [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-27452-SHT/dcp3/prgrom_in_context.xdc] for cell 'ifetch/urom'
Parsing XDC File [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/constrs_1/new/CPUconstaint.xdc]
Finished Parsing XDC File [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/constrs_1/new/CPUconstaint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/constrs_1/new/CPUconstaint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 732.613 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dataMem/udram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ifetch/urom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 734.160 ; gain = 494.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 734.160 ; gain = 494.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dataMem/udram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ifetch/urom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 734.160 ; gain = 494.020
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:37]
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "branch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUsrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "regWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "PCtoALU" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "regtoPC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CPU_state'
INFO: [Synth 8-5544] ROM "WBen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEMen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IFen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
                 iSTATE0 |                             0010 |                              000
                 iSTATE1 |                             0100 |                              001
                 iSTATE2 |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CPU_state'
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 734.160 ; gain = 494.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	  10 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IFetch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module immGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module regWriteMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataMem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module CPU_state 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module sevenSegmentDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module switchInput 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:37]
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control/branch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "control/memRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control/ALUop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "control/memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control/ALUsrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "control/regWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "control/PCtoALU" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[5]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 734.160 ; gain = 494.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 742.684 ; gain = 502.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 764.430 ; gain = 524.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][15] )
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][31]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][30]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][29]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][28]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][27]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][26]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][25]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][24]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][23]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][22]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][21]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][20]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][19]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][18]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][17]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][16]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][15]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][14]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][13]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][12]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][11]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][10]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][9]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][8]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][7]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][6]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][5]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][4]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][3]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][2]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][1]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][0]) is unused and will be removed from module CPU_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM           |         1|
|2     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |prgrom |     1|
|3     |BUFG   |     3|
|4     |CARRY4 |    51|
|5     |LUT1   |     2|
|6     |LUT2   |    85|
|7     |LUT3   |   132|
|8     |LUT4   |   140|
|9     |LUT5   |   209|
|10    |LUT6   |   819|
|11    |MUXF7  |   260|
|12    |MUXF8  |    64|
|13    |FDCE   |  1122|
|14    |FDPE   |     1|
|15    |FDRE   |     4|
|16    |LD     |    33|
|17    |IBUF   |    12|
|18    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  3025|
|2     |  ALU                 |ALU                 |    57|
|3     |  cpu_state           |CPU_state           |     5|
|4     |  dataMem             |DataMem             |   126|
|5     |  decoder             |decoder             |  1865|
|6     |    dut1              |registers           |  1865|
|7     |  ifetch              |IFetch              |   783|
|8     |  regWriteMUX         |regWriteMUX         |    32|
|9     |  sevenSegmentDisplay |sevenSegmentDisplay |    82|
|10    |  switchInput         |switchInput         |    36|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 808.027 ; gain = 567.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 808.027 ; gain = 227.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 808.027 ; gain = 567.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 808.027 ; gain = 577.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/15755/SUSTech_CS202_Computer-Organization_proj/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 808.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 11 17:59:48 2025...
