# vsim -c -do "run -all;exit;" tb 
# Start time: 11:24:31 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_if(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO reg_seq.sv(94) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG2 ======
# UVM_INFO reg_seq.sv(98) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Initial REG2 -> Desired: 0, Mirrored: 0
# UVM_INFO reg_seq.sv(103) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After set REG2 -> Desired: 11, Mirrored: 0
# UVM_INFO driver.sv(75) @ 50: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 11
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(108) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After update  REG2 -> Desired: 11, Mirrored: 11, Read: 0
# -----MONITOR BEGIN-----
# UVM_INFO driver.sv(75) @ 130: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 11
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(115) @ 150: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After write REG2 -> Desired: 11, Mirrored: 11, Read: 0
# -----MONITOR BEGIN-----
# UVM_INFO driver.sv(88) @ 210: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 0
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(119) @ 230: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After read REG2 -> Desired: 0, Mirrored: 0, Read: 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 250: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO monitor.sv(37) @ 250: uvm_test_top.env.agent_inst.mon [MON] Mode : Write RDATA : 17 ADDR : 8
# UVM_INFO scoreboard.sv(200) @ 250: uvm_test_top.env.scb [SCOREBOARD] ------------------ FINAL SCOREBOARD REPORT ------------------
# UVM_INFO scoreboard.sv(201) @ 250: uvm_test_top.env.scb [SCOREBOARD] Total Matches   : 0
# UVM_INFO scoreboard.sv(202) @ 250: uvm_test_top.env.scb [SCOREBOARD] Total Mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   17
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     3
# [MON]     1
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     3
# [SEQ]     6
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ns  Iteration: 53  Instance: /tb
# End time: 11:24:34 on Jul 24,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
