#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 28 16:36:34 2016
# Process ID: 17091
# Current directory: /home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_1/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_1/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1279.215 ; gain = 363.664 ; free physical = 100 ; free virtual = 3735
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1319.234 ; gain = 32.016 ; free physical = 100 ; free virtual = 3735
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 121fdcea8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a9932b4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1713.727 ; gain = 0.000 ; free physical = 34 ; free virtual = 3395

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1483 cells.
Phase 2 Constant Propagation | Checksum: 239c26ea8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1713.727 ; gain = 0.000 ; free physical = 34 ; free virtual = 3351

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4862 unconnected nets.
INFO: [Opt 31-11] Eliminated 1754 unconnected cells.
Phase 3 Sweep | Checksum: f04af4b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1713.727 ; gain = 0.000 ; free physical = 82 ; free virtual = 3400

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1713.727 ; gain = 0.000 ; free physical = 80 ; free virtual = 3399
Ending Logic Optimization Task | Checksum: f04af4b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1713.727 ; gain = 0.000 ; free physical = 80 ; free virtual = 3398

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f04af4b5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1713.727 ; gain = 0.000 ; free physical = 78 ; free virtual = 3397
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1713.727 ; gain = 434.512 ; free physical = 78 ; free virtual = 3397
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1745.742 ; gain = 0.000 ; free physical = 73 ; free virtual = 3397
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1745.754 ; gain = 0.000 ; free physical = 63 ; free virtual = 3405
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1745.754 ; gain = 0.000 ; free physical = 62 ; free virtual = 3404

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 53e5a21e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1745.754 ; gain = 0.000 ; free physical = 62 ; free virtual = 3405
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 53e5a21e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.742 ; gain = 18.988 ; free physical = 49 ; free virtual = 3398

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 53e5a21e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.742 ; gain = 18.988 ; free physical = 49 ; free virtual = 3398

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 2092584a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.742 ; gain = 18.988 ; free physical = 49 ; free virtual = 3398
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6a6cddf9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.742 ; gain = 18.988 ; free physical = 49 ; free virtual = 3398

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 108249d49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1764.742 ; gain = 18.988 ; free physical = 30 ; free virtual = 3373
Phase 1.2.1 Place Init Design | Checksum: 170b36065

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1775.387 ; gain = 29.633 ; free physical = 32 ; free virtual = 3350
Phase 1.2 Build Placer Netlist Model | Checksum: 170b36065

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1775.387 ; gain = 29.633 ; free physical = 32 ; free virtual = 3350

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 170b36065

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1775.387 ; gain = 29.633 ; free physical = 31 ; free virtual = 3350
Phase 1.3 Constrain Clocks/Macros | Checksum: 170b36065

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1775.387 ; gain = 29.633 ; free physical = 31 ; free virtual = 3350
Phase 1 Placer Initialization | Checksum: 170b36065

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1775.387 ; gain = 29.633 ; free physical = 31 ; free virtual = 3350

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 162fba576

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3343

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 162fba576

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3343

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cadad627

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 30 ; free virtual = 3323

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb7f7afb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 30 ; free virtual = 3322

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1cb7f7afb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 30 ; free virtual = 3322

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a68a5163

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 34 ; free virtual = 3322

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a68a5163

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 34 ; free virtual = 3322

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1c4d8f995

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3319
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1c4d8f995

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3319

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c4d8f995

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3319

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c4d8f995

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 30 ; free virtual = 3318
Phase 3.7 Small Shape Detail Placement | Checksum: 1c4d8f995

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 29 ; free virtual = 3318

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16b2fdabe

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 28 ; free virtual = 3317
Phase 3 Detail Placement | Checksum: 16b2fdabe

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3317

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 13178d580

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 29 ; free virtual = 3311

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 13178d580

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3311

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 13178d580

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 180afb148

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 180afb148

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 180afb148

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.774. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 116978a04

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310
Phase 4.1.3 Post Placement Optimization | Checksum: 116978a04

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310
Phase 4.1 Post Commit Optimization | Checksum: 116978a04

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 116978a04

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3310

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 116978a04

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 29 ; free virtual = 3309

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 116978a04

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 29 ; free virtual = 3308
Phase 4.4 Placer Reporting | Checksum: 116978a04

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3308

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 8479f4ae

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3308
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8479f4ae

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 32 ; free virtual = 3308
Ending Placer Task | Checksum: 647eecad

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.398 ; gain = 53.645 ; free physical = 31 ; free virtual = 3308
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1799.398 ; gain = 53.648 ; free physical = 30 ; free virtual = 3306
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.398 ; gain = 0.000 ; free physical = 38 ; free virtual = 3300
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1799.398 ; gain = 0.000 ; free physical = 62 ; free virtual = 3292
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1799.398 ; gain = 0.000 ; free physical = 54 ; free virtual = 3284
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1799.398 ; gain = 0.000 ; free physical = 56 ; free virtual = 3286
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 15f36961 ConstDB: 0 ShapeSum: 4e8b834c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5f1ec03b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1844.648 ; gain = 45.250 ; free physical = 54 ; free virtual = 3214

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5f1ec03b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1849.648 ; gain = 50.250 ; free physical = 53 ; free virtual = 3214

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5f1ec03b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1862.648 ; gain = 63.250 ; free physical = 39 ; free virtual = 3202
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b7bc8bf3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1881.648 ; gain = 82.250 ; free physical = 60 ; free virtual = 3210
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.911  | TNS=0.000  | WHS=-0.160 | THS=-159.626|

Phase 2 Router Initialization | Checksum: 201f45ceb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 34 ; free virtual = 3183

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6b8357ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 43 ; free virtual = 3153

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 103aec2a5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 46 ; free virtual = 3153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 199b35bb5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 46 ; free virtual = 3153

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2ca935707

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 48 ; free virtual = 3154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20c358525

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 50 ; free virtual = 3156
Phase 4 Rip-up And Reroute | Checksum: 20c358525

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 51 ; free virtual = 3157

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27d996ea9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 58 ; free virtual = 3165
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.521  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 27d996ea9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 58 ; free virtual = 3165

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27d996ea9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 58 ; free virtual = 3165
Phase 5 Delay and Skew Optimization | Checksum: 27d996ea9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 59 ; free virtual = 3165

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 24640503e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 59 ; free virtual = 3165
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.521  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 27595d673

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 59 ; free virtual = 3165

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.49184 %
  Global Horizontal Routing Utilization  = 5.91981 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c35ce2ef

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 59 ; free virtual = 3165

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c35ce2ef

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 59 ; free virtual = 3165

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2311b2be6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 60 ; free virtual = 3167

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.521  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2311b2be6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 60 ; free virtual = 3167
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 60 ; free virtual = 3167

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1890.641 ; gain = 91.242 ; free physical = 59 ; free virtual = 3167
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1906.648 ; gain = 0.000 ; free physical = 30 ; free virtual = 3167
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/mikkeljaedicke/Zynq_Book/small_motor3/small_motor3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr 28 16:39:29 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2233.020 ; gain = 302.348 ; free physical = 30 ; free virtual = 2859
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 16:39:30 2016...
