// Seed: 84611745
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign id_1 = id_3;
  logic id_4 = id_3;
  assign id_4 = id_3 + &1;
  assign id_0 = id_3;
  always id_3 <= 1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wor   id_4
);
  final begin
    if (id_0)
      if (1)
        #id_6 begin
          if (id_2) id_1 = id_6;
        end
    `define pp_7 0
    #id_8 `pp_7 <= id_6 - id_6 && 1 && 1;
    $display(1);
    while (id_8) id_1 <= (1 ^ id_3);
  end
  wire id_9;
  module_0(
      id_1, id_1
  );
endmodule
