$date
	Thu Sep  8 11:11:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab3q3_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module Q $end
$var wire 1 ! f $end
$var wire 1 & l $end
$var wire 1 ' m $end
$var wire 1 ( n $end
$var wire 1 ) o $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
#40
0%
1$
#60
1%
#80
0%
0$
1#
#100
1%
#120
0%
1$
#140
1!
1&
1%
#160
0!
0&
0%
0$
0#
1"
#180
1%
#200
0%
1$
#220
1!
1'
1%
#240
0!
0'
0%
0$
1#
#260
1!
1(
1%
#280
0(
1)
0%
1$
#300
1&
1'
1(
1%
#320
