0.6
2018.3
Dec  7 2018
00:33:28
C:/Archlabs/lab06/lab06.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sim_1/imports/new/CPU_tb.v,1591541464,verilog,,,,CPU_tb,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/new/Alu.v,1592314784,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/Ctr.v,,Alu,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/Ctr.v,1593503143,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMEM.v,,Ctr,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/aluCtr.v,1592314006,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,,aluCtr,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,1591585782,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v,,Registers,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,1591605854,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/jumpaddressgen.v,,dataMemory,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/signext.v,1592312652,verilog,,C:/Archlabs/lab06/lab06.srcs/sim_1/imports/new/CPU_tb.v,,signext,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v,1593505203,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/MEMWB.v,,InstMemory,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MuxAlu.v,1591423843,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Muxwritereg.v,,MuxAlu,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Muxwritereg.v,1591440297,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/PC.v,,muxWriteReg,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/PC.v,1592380004,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/Pcadd4.v,,PC,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v,1593506897,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/addressgen.v,,Top,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/muxMemory.v,1591525162,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/muxpc.v,,muxMemory,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/AdvanceDecide.v,1593506884,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/new/Alu.v,,AdvanceDecide,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMEM.v,1591585901,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX.v,,EXMEM,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX.v,1593494694,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID.v,,IDEX,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID.v,1591585759,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v,,IFID,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/MEMWB.v,1591585939,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/MuxAlu.v,,MEMWB,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/Pcadd4.v,1593497732,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,,Pcadd4,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/addressgen.v,1591583992,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/aluCtr.v,,addressgen,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/jumpaddressgen.v,1593506922,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/muxMemory.v,,jumpaddressgen,,,,,,,,
C:/Archlabs/lab06/lab06.srcs/sources_1/new/muxpc.v,1592380181,verilog,,C:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/signext.v,,muxpc,,,,,,,,
