m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA/18.1/Lab2Store/Lab24/Top/software_new/Lab2/obj/default/runtime/sim/mentor
valtera_reset_controller
!s110 1644075975
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I5dIa7PH;`meX5<WI2_UQW2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1643724064
8D:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_controller.v
FD:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1644075975.000000
!s107 D:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z4 o-work rst_controller
Z5 tCvgOpt 0
valtera_reset_synchronizer
!s110 1644075976
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I:=P^1Y>41cT20kOaL8SXI0
R1
R0
R2
8D:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_synchronizer.v
FD:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1644075976.000000
!s107 D:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/Lab2Store/Lab24/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R4
R5
