Analysis & Synthesis report for ARM
Mon May 01 10:28:42 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "DecodeStage:DS|ControlUnit:CU"
 18. SignalTap II Logic Analyzer Settings
 19. Elapsed Time Per Partition
 20. Connections to In-System Debugging Instance "auto_signaltap_0"
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 01 10:28:42 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ARM                                             ;
; Top-level Entity Name              ; ARM                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,815                                           ;
;     Total combinational functions  ; 3,392                                           ;
;     Dedicated logic registers      ; 3,421                                           ;
; Total registers                    ; 3421                                            ;
; Total pins                         ; 418                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 134,144                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARM                ; ARM                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; WriteBackStage.v                 ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/WriteBackStage.v               ;         ;
; Val2_Gen.v                       ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/Val2_Gen.v                     ;         ;
; status_reg.v                     ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/status_reg.v                   ;         ;
; SRAM_Controller.v                ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/SRAM_Controller.v              ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/RegisterFile.v                 ;         ;
; MemAccessReg.v                   ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/MemAccessReg.v                 ;         ;
; HazardDetectionUnit.v            ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/HazardDetectionUnit.v          ;         ;
; FreqDivider.v                    ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/FreqDivider.v                  ;         ;
; ForwardingUnit.v                 ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/ForwardingUnit.v               ;         ;
; FetchStage.v                     ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/FetchStage.v                   ;         ;
; FetchReg.v                       ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/FetchReg.v                     ;         ;
; ExecuteStage.v                   ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/ExecuteStage.v                 ;         ;
; ExecuteReg.v                     ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/ExecuteReg.v                   ;         ;
; DecodeStage.v                    ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/DecodeStage.v                  ;         ;
; DecodeReg.v                      ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/DecodeReg.v                    ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/ControlUnit.v                  ;         ;
; Condition_Check.v                ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/Condition_Check.v              ;         ;
; ARM.v                            ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/ARM.v                          ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/ALU.v                          ;         ;
; adder_addr.v                     ; yes             ; User Verilog HDL File        ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/adder_addr.v                   ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_cv14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/altsyncram_cv14.tdf         ;         ;
; db/altsyncram_kjq1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/altsyncram_kjq1.tdf         ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_7oc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/mux_7oc.tdf                 ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/decode_rqf.tdf              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_fdi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cntr_fdi.tdf                ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cmpr_ccc.tdf                ;         ;
; db/cntr_m4j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cntr_m4j.tdf                ;         ;
; db/cntr_qbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cntr_qbi.tdf                ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cmpr_9cc.tdf                ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cntr_gui.tdf                ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/db/cmpr_5cc.tdf                ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5,815    ;
;                                             ;          ;
; Total combinational functions               ; 3392     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2123     ;
;     -- 3 input functions                    ; 830      ;
;     -- <=2 input functions                  ; 439      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3131     ;
;     -- arithmetic mode                      ; 261      ;
;                                             ;          ;
; Total registers                             ; 3421     ;
;     -- Dedicated logic registers            ; 3421     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 418      ;
; Total memory bits                           ; 134144   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1570     ;
; Total fan-out                               ; 25985    ;
; Average fan-out                             ; 3.53     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ARM                                                                                                                                  ; 3392 (2)          ; 3421 (0)     ; 134144      ; 0            ; 0       ; 0         ; 418  ; 0            ; |ARM                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |DecodeReg:DR|                                                                                                                     ; 706 (706)         ; 127 (127)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|DecodeReg:DR                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |DecodeStage:DS|                                                                                                                   ; 85 (8)            ; 480 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|DecodeStage:DS                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Condition_Check:CC|                                                                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|DecodeStage:DS|Condition_Check:CC                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |ControlUnit:CU|                                                                                                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|DecodeStage:DS|ControlUnit:CU                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |RegisterFile:RF|                                                                                                               ; 52 (52)           ; 480 (480)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|DecodeStage:DS|RegisterFile:RF                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ExecuteReg:ER|                                                                                                                    ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ExecuteReg:ER                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ExecuteStage:ES|                                                                                                                  ; 1113 (182)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ExecuteStage:ES                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |ALU:ALU1|                                                                                                                      ; 426 (426)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ExecuteStage:ES|ALU:ALU1                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |Val2_Gen:VAL2GENERATOR|                                                                                                        ; 505 (505)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |FetchReg:FR|                                                                                                                      ; 31 (31)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|FetchReg:FR                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |FetchStage:FS|                                                                                                                    ; 192 (192)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|FetchStage:FS                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |FreqDivider:FD|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|FreqDivider:FD                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |HazardDetectionUnit:HDU|                                                                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|HazardDetectionUnit:HDU                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |MemAccessReg:MAR|                                                                                                                 ; 0 (0)             ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|MemAccessReg:MAR                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |SRAM_Controller:SC|                                                                                                               ; 107 (107)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|SRAM_Controller:SC                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |WriteBackStage:WBS|                                                                                                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|WriteBackStage:WBS                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                 ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                   ; 990 (1)           ; 2489 (260)   ; 134144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                         ; 989 (0)           ; 2229 (0)     ; 134144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                     ; 989 (19)          ; 2229 (552)   ; 134144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                      ; work         ;
;                   |decode_rqf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                                                          ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                              ; work         ;
;                   |mux_7oc:auto_generated|                                                                                            ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 134144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                         ; work         ;
;                |altsyncram_cv14:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 134144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cv14:auto_generated                                                                                                                                                                          ; work         ;
;                   |altsyncram_kjq1:altsyncram1|                                                                                       ; 0 (0)             ; 0 (0)        ; 134144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cv14:auto_generated|altsyncram_kjq1:altsyncram1                                                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 83 (83)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                             ; 610 (2)           ; 1320 (4)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                               ; 260 (0)           ; 650 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 390 (390)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 260 (0)           ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 303 (0)           ; 650 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 390 (390)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 303 (43)          ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 45 (45)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                       ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 216 (13)          ; 197 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                              ; work         ;
;                   |cntr_fdi:auto_generated|                                                                                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fdi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                     ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                       ; work         ;
;                   |cntr_m4j:auto_generated|                                                                                           ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                           ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                             ; work         ;
;                   |cntr_qbi:auto_generated|                                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                ; work         ;
;                   |cntr_gui:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 131 (131)         ; 131 (131)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                   ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                   ; work         ;
;    |status_reg:sr|                                                                                                                    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|status_reg:sr                                                                                                                                                                                                                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cv14:auto_generated|altsyncram_kjq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 131          ; 1024         ; 131          ; 134144 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; SRAM_Controller:SC|SRAM_ADDR[0]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[1]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[2]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[3]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[4]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[5]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[6]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[7]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[8]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[9]                     ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[10]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[11]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[12]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[13]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[14]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[15]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[16]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; SRAM_Controller:SC|SRAM_ADDR[17]                    ; SRAM_Controller:SC|SRAM_ADDR[17]                ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[1]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[0]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[2]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[3]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[4]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[5]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[6]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[7]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[8]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[9]      ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[10]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[11]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[12]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[13]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[14]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[15]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[16]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[17]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[18]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; SRAM_Controller:SC|Data_out[0]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[10]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[11]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[12]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[13]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[14]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[15]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[16]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[17]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[18]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[19]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[1]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[20]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[21]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[22]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[23]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[24]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[25]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[26]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[27]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[28]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[29]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[2]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[30]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[31]                     ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[3]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[4]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[5]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[6]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[7]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[8]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; SRAM_Controller:SC|Data_out[9]                      ; SRAM_Controller:SC|Data_out                     ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[30]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[29]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[28]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[27]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[26]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[25]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[24]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[23]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[22]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[21]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[20]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[19]     ; ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] ; yes                    ;
; Number of user-specified and inferred latches = 82  ;                                                 ;                        ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; HazardDetectionUnit:HDU|hazard_detect~0                ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DecodeReg:DR|Signed_imm_24[9,13,17,21]                                                                                                                                                                   ; Merged with DecodeReg:DR|Signed_imm_24[23]                                                                                                                                                                           ;
; DecodeReg:DR|Shift_operand[7]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[23]                                                                                                                                                                           ;
; DecodeReg:DR|Signed_imm_24[7,11,15,19]                                                                                                                                                                   ; Merged with DecodeReg:DR|Signed_imm_24[23]                                                                                                                                                                           ;
; DecodeReg:DR|Signed_imm_24[8,10,12,14,16,18,20]                                                                                                                                                          ; Merged with DecodeReg:DR|Signed_imm_24[22]                                                                                                                                                                           ;
; DecodeReg:DR|Shift_operand[6]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[6]                                                                                                                                                                            ;
; DecodeReg:DR|Shift_operand[5]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[5]                                                                                                                                                                            ;
; DecodeReg:DR|Shift_operand[4]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[4]                                                                                                                                                                            ;
; DecodeReg:DR|Shift_operand[3]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[3]                                                                                                                                                                            ;
; DecodeReg:DR|Shift_operand[2]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[2]                                                                                                                                                                            ;
; DecodeReg:DR|Shift_operand[1]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[1]                                                                                                                                                                            ;
; DecodeReg:DR|Shift_operand[0]                                                                                                                                                                            ; Merged with DecodeReg:DR|Signed_imm_24[0]                                                                                                                                                                            ;
; FetchReg:FR|Instruction[10]                                                                                                                                                                              ; Merged with FetchReg:FR|Instruction[27]                                                                                                                                                                              ;
; FetchReg:FR|Instruction[9]                                                                                                                                                                               ; Merged with FetchReg:FR|Instruction[11]                                                                                                                                                                              ;
; FetchReg:FR|Instruction[5]                                                                                                                                                                               ; Merged with FetchReg:FR|Instruction[7]                                                                                                                                                                               ;
; DecodeReg:DR|Signed_imm_24[5,22]                                                                                                                                                                         ; Merged with DecodeReg:DR|Signed_imm_24[23]                                                                                                                                                                           ;
; DecodeReg:DR|Shift_operand[9]                                                                                                                                                                            ; Merged with DecodeReg:DR|Shift_operand[11]                                                                                                                                                                           ;
; DecodeReg:DR|PC[1]                                                                                                                                                                                       ; Merged with DecodeReg:DR|PC[0]                                                                                                                                                                                       ;
; FetchReg:FR|PC[1]                                                                                                                                                                                        ; Merged with FetchReg:FR|PC[0]                                                                                                                                                                                        ;
; FetchStage:FS|PC_Reg[1]                                                                                                                                                                                  ; Merged with FetchStage:FS|PC_Reg[0]                                                                                                                                                                                  ;
; FetchReg:FR|PC[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; DecodeReg:DR|PC[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; FetchStage:FS|PC_Reg[0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; Total Number of Removed Registers = 35                                                                                                                                                                   ;                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                 ;
; Total Number of Removed Registers = 23                                                                                                                                                                   ;                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                 ;
+-------------------+---------------------------+---------------------------------------------+
; Register name     ; Reason for Removal        ; Registers Removed due to This Register      ;
+-------------------+---------------------------+---------------------------------------------+
; FetchReg:FR|PC[0] ; Stuck at GND              ; DecodeReg:DR|PC[0], FetchStage:FS|PC_Reg[0] ;
;                   ; due to stuck port data_in ;                                             ;
+-------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3421  ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 1919  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1862  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]                                                                                                                                 ; 3       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]                                                                                                                                 ; 3       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]                                                                                                                                 ; 3       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]                                                                                                                                 ; 3       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]                                                                                                                                 ; 3       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[6][1]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[7][1]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[10][1]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[11][1]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[14][1]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[5][0]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[7][0]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[9][0]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[11][0]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[13][0]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[5][2]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[6][2]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[7][2]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[13][2]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[12][2]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[14][2]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[13][3]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[10][3]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[9][3]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[8][3]                                                                                                                                 ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[11][3]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[12][3]                                                                                                                                ; 2       ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[14][3]                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; Total number of inverted registers = 42                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ARM|SRAM_Controller:SC|counter[1]                                                                                                                                       ;
; 3:1                ; 57 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |ARM|DecodeReg:DR|PC[3]                                                                                                                                                  ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |ARM|FetchReg:FR|Instruction[3]                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |ARM|DecodeReg:DR|EXE_CMD[3]                                                                                                                                             ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |ARM|DecodeReg:DR|Val_Rm[0]                                                                                                                                              ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |ARM|DecodeReg:DR|Val_Rn[18]                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |ARM|SRAM_Controller:SC|SRAM_ADDR[8]                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM|ExecuteStage:ES|Val1[13]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM|ExecuteStage:ES|Val2[19]                                                                                                                                            ;
; 16:1               ; 29 bits   ; 290 LEs       ; 174 LEs              ; 116 LEs                ; No         ; |ARM|ExecuteStage:ES|ALU:ALU1|ALU_res[16]                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |ARM|ExecuteStage:ES|ALU:ALU1|ALU_res[1]                                                                                                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[8]                                                                                                                      ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[5]                                                                                                                      ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[18]                                                                                                                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[26]                                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[29]                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31]                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 57690                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 52084                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 805                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 391                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:DS|ControlUnit:CU"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; up_status ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 130                 ; 130              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; Top                            ; 00:00:06     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                      ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                       ; Details ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------+---------+
; CLOCK_50                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][0]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][1]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][1]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][1]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[1][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][0]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][0]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][0]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][1]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[2][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][0]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][1]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][2]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[3][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][0]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][0]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][0]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][10]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][11]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][12]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][13]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][14]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][15]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][16]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][17]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][18]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][19]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][1]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][1]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][1]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][20]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][21]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][22]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][23]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][24]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][25]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][26]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][27]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][28]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][29]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][2]~_wirecell ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][30]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][31]          ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][3]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][4]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][5]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][6]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][7]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][8]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][9]           ; N/A     ;
; DecodeStage:DS|RegisterFile:RF|Reg_File[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DecodeStage:DS|RegisterFile:RF|Reg_File[4][9]           ; N/A     ;
; SW[16]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                  ; N/A     ;
; SW[16]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                  ; N/A     ;
; SW[16]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                  ; N/A     ;
; SW[17]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                  ; N/A     ;
; SW[17]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                  ; N/A     ;
; SW[17]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                  ; N/A     ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 01 10:28:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file writebackstage.v
    Info (12023): Found entity 1: WriteBackStage
Info (12021): Found 1 design units, including 1 entities, in source file val2_gen.v
    Info (12023): Found entity 1: Val2_Gen
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file status_reg.v
    Info (12023): Found entity 1: status_reg
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file memaccessstage.v
    Info (12023): Found entity 1: MemAccessStage
Info (12021): Found 1 design units, including 1 entities, in source file memaccessreg.v
    Info (12023): Found entity 1: MemAccessReg
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionunit.v
    Info (12023): Found entity 1: HazardDetectionUnit
Info (12021): Found 1 design units, including 1 entities, in source file freqdivider.v
    Info (12023): Found entity 1: FreqDivider
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit
Info (12021): Found 1 design units, including 1 entities, in source file fetchstage.v
    Info (12023): Found entity 1: FetchStage
Info (12021): Found 1 design units, including 1 entities, in source file fetchreg.v
    Info (12023): Found entity 1: FetchReg
Info (12021): Found 1 design units, including 1 entities, in source file executestage.v
    Info (12023): Found entity 1: ExecuteStage
Info (12021): Found 1 design units, including 1 entities, in source file executereg.v
    Info (12023): Found entity 1: ExecuteReg
Info (12021): Found 1 design units, including 1 entities, in source file decodestage.v
    Info (12023): Found entity 1: DecodeStage
Info (12021): Found 1 design units, including 1 entities, in source file decodereg.v
    Info (12023): Found entity 1: DecodeReg
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file condition_check.v
    Info (12023): Found entity 1: Condition_Check
Info (12021): Found 1 design units, including 1 entities, in source file arm.v
    Info (12023): Found entity 1: ARM
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file adder_addr.v
    Info (12023): Found entity 1: adder_addr
Warning (10236): Verilog HDL Implicit Net warning at ARM.v(319): created implicit net for "F_or_nH"
Info (12127): Elaborating entity "ARM" for the top level hierarchy
Warning (10034): Output port "HEX0" at ARM.v(193) has no driver
Warning (10034): Output port "HEX1" at ARM.v(194) has no driver
Warning (10034): Output port "HEX2" at ARM.v(195) has no driver
Warning (10034): Output port "HEX3" at ARM.v(196) has no driver
Warning (10034): Output port "HEX4" at ARM.v(197) has no driver
Warning (10034): Output port "HEX5" at ARM.v(198) has no driver
Warning (10034): Output port "HEX6" at ARM.v(199) has no driver
Warning (10034): Output port "HEX7" at ARM.v(200) has no driver
Warning (10034): Output port "DRAM_ADDR" at ARM.v(212) has no driver
Warning (10034): Output port "FL_ADDR" at ARM.v(225) has no driver
Warning (10034): Output port "OTG_ADDR" at ARM.v(240) has no driver
Warning (10034): Output port "VGA_R" at ARM.v(282) has no driver
Warning (10034): Output port "VGA_G" at ARM.v(283) has no driver
Warning (10034): Output port "VGA_B" at ARM.v(284) has no driver
Warning (10034): Output port "DRAM_LDQM" at ARM.v(213) has no driver
Warning (10034): Output port "DRAM_UDQM" at ARM.v(214) has no driver
Warning (10034): Output port "DRAM_WE_N" at ARM.v(215) has no driver
Warning (10034): Output port "DRAM_CAS_N" at ARM.v(216) has no driver
Warning (10034): Output port "DRAM_RAS_N" at ARM.v(217) has no driver
Warning (10034): Output port "DRAM_CS_N" at ARM.v(218) has no driver
Warning (10034): Output port "DRAM_BA_0" at ARM.v(219) has no driver
Warning (10034): Output port "DRAM_BA_1" at ARM.v(220) has no driver
Warning (10034): Output port "DRAM_CLK" at ARM.v(221) has no driver
Warning (10034): Output port "DRAM_CKE" at ARM.v(222) has no driver
Warning (10034): Output port "FL_WE_N" at ARM.v(226) has no driver
Warning (10034): Output port "FL_RST_N" at ARM.v(227) has no driver
Warning (10034): Output port "FL_OE_N" at ARM.v(228) has no driver
Warning (10034): Output port "FL_CE_N" at ARM.v(229) has no driver
Warning (10034): Output port "OTG_CS_N" at ARM.v(241) has no driver
Warning (10034): Output port "OTG_RD_N" at ARM.v(242) has no driver
Warning (10034): Output port "OTG_WR_N" at ARM.v(243) has no driver
Warning (10034): Output port "OTG_RST_N" at ARM.v(244) has no driver
Warning (10034): Output port "OTG_FSPEED" at ARM.v(245) has no driver
Warning (10034): Output port "OTG_LSPEED" at ARM.v(246) has no driver
Warning (10034): Output port "OTG_DACK0_N" at ARM.v(251) has no driver
Warning (10034): Output port "OTG_DACK1_N" at ARM.v(252) has no driver
Warning (10034): Output port "LCD_ON" at ARM.v(255) has no driver
Warning (10034): Output port "LCD_BLON" at ARM.v(256) has no driver
Warning (10034): Output port "LCD_RW" at ARM.v(257) has no driver
Warning (10034): Output port "LCD_EN" at ARM.v(258) has no driver
Warning (10034): Output port "LCD_RS" at ARM.v(259) has no driver
Warning (10034): Output port "TDO" at ARM.v(275) has no driver
Warning (10034): Output port "I2C_SCLK" at ARM.v(267) has no driver
Warning (10034): Output port "VGA_CLK" at ARM.v(277) has no driver
Warning (10034): Output port "VGA_HS" at ARM.v(278) has no driver
Warning (10034): Output port "VGA_VS" at ARM.v(279) has no driver
Warning (10034): Output port "VGA_BLANK" at ARM.v(280) has no driver
Warning (10034): Output port "VGA_SYNC" at ARM.v(281) has no driver
Warning (10034): Output port "ENET_CMD" at ARM.v(287) has no driver
Warning (10034): Output port "ENET_CS_N" at ARM.v(288) has no driver
Warning (10034): Output port "ENET_WR_N" at ARM.v(289) has no driver
Warning (10034): Output port "ENET_RD_N" at ARM.v(290) has no driver
Warning (10034): Output port "ENET_RST_N" at ARM.v(291) has no driver
Warning (10034): Output port "ENET_CLK" at ARM.v(293) has no driver
Warning (10034): Output port "AUD_DACDAT" at ARM.v(298) has no driver
Warning (10034): Output port "AUD_XCK" at ARM.v(300) has no driver
Warning (10034): Output port "TD_RESET" at ARM.v(305) has no driver
Info (12128): Elaborating entity "FreqDivider" for hierarchy "FreqDivider:FD"
Warning (10230): Verilog HDL assignment warning at FreqDivider.v(14): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "FetchStage" for hierarchy "FetchStage:FS"
Info (12128): Elaborating entity "FetchReg" for hierarchy "FetchReg:FR"
Info (12128): Elaborating entity "DecodeStage" for hierarchy "DecodeStage:DS"
Warning (10230): Verilog HDL assignment warning at DecodeStage.v(106): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "RegisterFile" for hierarchy "DecodeStage:DS|RegisterFile:RF"
Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(24): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "ControlUnit" for hierarchy "DecodeStage:DS|ControlUnit:CU"
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(62): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(29): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(104): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Condition_Check" for hierarchy "DecodeStage:DS|Condition_Check:CC"
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(21): variable "Z_SR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(23): variable "Z_SR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(25): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(27): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(29): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(31): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(33): variable "V" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(35): variable "V" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(37): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(37): variable "Z_SR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(39): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(39): variable "Z_SR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(41): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(41): variable "V" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(43): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(43): variable "V" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(45): variable "Z_SR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(45): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(45): variable "V" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(47): variable "Z_SR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(47): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Condition_Check.v(47): variable "V" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "DecodeReg" for hierarchy "DecodeReg:DR"
Info (12128): Elaborating entity "status_reg" for hierarchy "status_reg:sr"
Info (12128): Elaborating entity "ExecuteStage" for hierarchy "ExecuteStage:ES"
Info (12128): Elaborating entity "ALU" for hierarchy "ExecuteStage:ES|ALU:ALU1"
Info (12128): Elaborating entity "adder_addr" for hierarchy "ExecuteStage:ES|adder_addr:ADDEER_ADDR"
Info (12128): Elaborating entity "Val2_Gen" for hierarchy "ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"
Warning (10230): Verilog HDL assignment warning at Val2_Gen.v(21): truncated value with size 40 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at Val2_Gen.v(29): truncated value with size 64 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at Val2_Gen.v(14): inferring latch(es) for variable "Val2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Val2[0]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[1]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[2]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[3]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[4]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[5]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[6]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[7]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[8]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[9]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[10]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[11]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[12]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[13]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[14]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[15]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[16]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[17]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[18]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[19]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[20]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[21]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[22]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[23]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[24]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[25]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[26]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[27]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[28]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[29]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[30]" at Val2_Gen.v(20)
Info (10041): Inferred latch for "Val2[31]" at Val2_Gen.v(20)
Info (12128): Elaborating entity "ExecuteReg" for hierarchy "ExecuteReg:ER"
Info (12128): Elaborating entity "MemAccessReg" for hierarchy "MemAccessReg:MAR"
Info (12128): Elaborating entity "WriteBackStage" for hierarchy "WriteBackStage:WBS"
Info (12128): Elaborating entity "HazardDetectionUnit" for hierarchy "HazardDetectionUnit:HDU"
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:FU"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "SRAM_Controller:SC"
Warning (10230): Verilog HDL assignment warning at SRAM_Controller.v(59): truncated value with size 32 to match size of target (16)
Info (10041): Inferred latch for "Data_out[16]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[17]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[18]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[19]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[20]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[21]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[22]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[23]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[24]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[25]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[26]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[27]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[28]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[29]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[30]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[31]" at SRAM_Controller.v(68)
Info (10041): Inferred latch for "Data_out[0]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[1]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[2]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[3]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[4]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[5]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[6]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[7]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[8]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[9]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[10]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[11]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[12]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[13]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[14]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "Data_out[15]" at SRAM_Controller.v(66)
Info (10041): Inferred latch for "SRAM_ADDR[0]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[1]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[2]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[3]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[4]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[5]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[6]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[7]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[8]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[9]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[10]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[11]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[12]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[13]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[14]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[15]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[16]" at SRAM_Controller.v(61)
Info (10041): Inferred latch for "SRAM_ADDR[17]" at SRAM_Controller.v(61)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv14.tdf
    Info (12023): Found entity 1: altsyncram_cv14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjq1.tdf
    Info (12023): Found entity 1: altsyncram_kjq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fdi.tdf
    Info (12023): Found entity 1: cntr_fdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val2[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecuteStage:ES|Val1[31]" feeding internal logic into a wire
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|imm
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Warning (13012): Latch ExecuteStage:ES|Val2_Gen:VAL2GENERATOR|Val2[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DecodeReg:DR|MEM_W_EN
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (144001): Generated suppressed messages file D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/output_files/ARM.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 391 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 35 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 6518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 216 output pins
    Info (21060): Implemented 156 bidirectional pins
    Info (21061): Implemented 5964 logic cells
    Info (21064): Implemented 131 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 569 warnings
    Info: Peak virtual memory: 4713 megabytes
    Info: Processing ended: Mon May 01 10:28:42 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/University/Term8/DS II LAB/LAB6/LAB6/Verilog/output_files/ARM.map.smsg.


