Time resolution is 1 ps
$finish called at time : 10 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sim_1/new/bin22s_tb.v" Line 33
