# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/ADD.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/ALU_Control.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/new/AND.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Control_unit.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Data_Memory.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/EXMEM_reg.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/new/Forwarding_unit.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Harzard_Detection_Unit.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IDEX_reg.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IFID_reg.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Instruction_memory.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/MEMWB_reg.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Main.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/OR1.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Reg_File.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/SUB.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Write_Back.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/alu1.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/alu_top.v" \
"../../../../MIPS_Pipelined_5stage.srcs/sim_1/imports/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
