

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Thu Dec 12 13:58:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.116 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  218651207|  218651207|  0.875 sec|  0.875 sec|  218651208|  218651208|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_gemm_Pipeline_L2_fu_535        |kernel_gemm_Pipeline_L2        |     5003|     5003|  20.012 us|  20.012 us|   5003|   5003|       no|
        |grp_kernel_gemm_Pipeline_L21_fu_552       |kernel_gemm_Pipeline_L21       |    76803|    76803|   0.307 ms|   0.307 ms|  76803|  76803|       no|
        |grp_kernel_gemm_Pipeline_L22_fu_599       |kernel_gemm_Pipeline_L22       |     7683|     7683|  30.732 us|  30.732 us|   7683|   7683|       no|
        |grp_kernel_gemm_Pipeline_merlinL1_fu_610  |kernel_gemm_Pipeline_merlinL1  |      707|      707|   2.828 us|   2.828 us|    707|    707|       no|
        |grp_kernel_gemm_Pipeline_L3_fu_669        |kernel_gemm_Pipeline_L3        |     7684|     7684|  30.736 us|  30.736 us|   7684|   7684|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                               |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name           |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- merlinL5                     |  218574330|  218574330|  21857433|          -|          -|     10|        no|
        | + merlinL4_merlinL3_merlinL2  |   21841920|   21841920|       711|          -|          -|  30720|        no|
        +-------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      412|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|     5|    16349|    12797|    0|
|Memory               |      724|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     3637|    -|
|Register             |        -|     -|      653|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      814|     5|    17002|    16846|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       56|    ~0|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       18|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|   246|   424|    0|
    |grp_kernel_gemm_Pipeline_L2_fu_535        |kernel_gemm_Pipeline_L2              |        0|   0|  1090|   586|    0|
    |grp_kernel_gemm_Pipeline_L21_fu_552       |kernel_gemm_Pipeline_L21             |        0|   0|  1108|   810|    0|
    |grp_kernel_gemm_Pipeline_L22_fu_599       |kernel_gemm_Pipeline_L22             |        0|   0|  1008|   523|    0|
    |grp_kernel_gemm_Pipeline_L3_fu_669        |kernel_gemm_Pipeline_L3              |        0|   0|   803|  1229|    0|
    |grp_kernel_gemm_Pipeline_merlinL1_fu_610  |kernel_gemm_Pipeline_merlinL1        |        0|   5|  1531|  1140|    0|
    |merlin_gmem_kernel_gemm_128_0_m_axi_U     |merlin_gmem_kernel_gemm_128_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_128_C_m_axi_U     |merlin_gmem_kernel_gemm_128_C_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_64_0_m_axi_U      |merlin_gmem_kernel_gemm_64_0_m_axi   |       30|   0|  3521|  2695|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                     |       90|   5| 16349| 12797|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_7_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_10_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_11_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_12_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_13_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_14_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_15_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |A_7_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |B_7_0_buf_U     |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_40_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_41_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_42_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_43_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_44_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_45_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_46_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_47_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_48_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_49_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_50_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_51_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_52_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_53_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_54_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_55_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_56_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_57_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_58_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_59_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_60_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_61_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_62_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_63_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_64_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_65_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_66_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_67_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_68_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_69_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_70_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_71_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_72_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_73_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_74_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_75_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_76_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_77_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |B_7_0_buf_78_U  |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |C_buf_U         |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |C_buf_4_U       |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |C_buf_5_U       |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    |C_buf_6_U       |B_7_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7680|   32|     1|       245760|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      724|  0|   0|    0|347920| 1728|    54|     11133440|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_1030_p2            |         +|   0|  0|  20|          13|           1|
    |add_ln101_fu_924_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln106_fu_1025_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln111_1_fu_1005_p2            |         +|   0|  0|  17|          13|          13|
    |add_ln111_fu_984_p2               |         +|   0|  0|  20|          13|          13|
    |add_ln132_1_fu_871_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln132_2_fu_900_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln132_fu_821_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln84_fu_734_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln88_fu_774_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln95_1_fu_833_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln95_fu_839_p2                |         +|   0|  0|  12|           4|           1|
    |sub_ln111_fu_996_p2               |         -|   0|  0|  17|          13|          13|
    |sub_ln88_fu_764_p2                |         -|   0|  0|  29|          22|          22|
    |and_ln95_fu_918_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_845_p2              |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln106_fu_912_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln84_fu_728_p2               |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln95_fu_827_p2               |      icmp|   0|  0|  22|          15|          13|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_930_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln101_1_fu_944_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln101_2_fu_1036_p3         |    select|   0|  0|  13|           1|           1|
    |select_ln101_fu_936_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln95_1_fu_859_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln95_fu_851_p3             |    select|   0|  0|   9|           1|           1|
    |xor_ln95_fu_906_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 412|         247|         213|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_7_0_buf_10_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_10_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_10_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_11_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_11_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_11_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_12_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_12_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_12_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_13_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_13_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_13_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_14_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_14_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_14_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_15_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_15_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_15_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_16_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_16_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_16_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_17_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_17_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_17_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_18_address0                   |    14|          3|   10|         30|
    |A_7_0_buf_18_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_18_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_address0                      |    14|          3|   10|         30|
    |A_7_0_buf_ce0                           |    14|          3|    1|          3|
    |A_7_0_buf_we0                           |     9|          2|    1|          2|
    |B_7_0_buf_40_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_40_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_40_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_41_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_41_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_41_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_42_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_42_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_42_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_43_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_43_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_43_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_44_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_44_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_44_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_45_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_45_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_45_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_46_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_46_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_46_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_47_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_47_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_47_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_48_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_48_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_48_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_49_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_49_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_49_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_50_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_50_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_50_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_51_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_51_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_51_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_52_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_52_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_52_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_53_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_53_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_53_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_54_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_54_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_54_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_55_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_55_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_55_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_56_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_56_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_56_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_57_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_57_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_57_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_58_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_58_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_58_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_59_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_59_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_59_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_60_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_60_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_60_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_61_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_61_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_61_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_62_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_62_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_62_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_63_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_63_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_63_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_64_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_64_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_64_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_65_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_65_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_65_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_66_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_66_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_66_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_67_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_67_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_67_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_68_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_68_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_68_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_69_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_69_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_69_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_70_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_70_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_70_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_71_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_71_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_71_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_72_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_72_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_72_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_73_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_73_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_73_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_74_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_74_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_74_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_75_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_75_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_75_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_76_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_76_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_76_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_77_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_77_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_77_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_78_address0                   |    14|          3|   13|         39|
    |B_7_0_buf_78_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_78_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_address0                      |    14|          3|   13|         39|
    |B_7_0_buf_ce0                           |    14|          3|    1|          3|
    |B_7_0_buf_we0                           |     9|          2|    1|          2|
    |C_buf_4_address0                        |    20|          4|   13|         52|
    |C_buf_4_ce0                             |    20|          4|    1|          4|
    |C_buf_4_d0                              |    14|          3|   32|         96|
    |C_buf_4_we0                             |    14|          3|    1|          3|
    |C_buf_5_address0                        |    20|          4|   13|         52|
    |C_buf_5_ce0                             |    20|          4|    1|          4|
    |C_buf_5_d0                              |    14|          3|   32|         96|
    |C_buf_5_we0                             |    14|          3|    1|          3|
    |C_buf_6_address0                        |    20|          4|   13|         52|
    |C_buf_6_ce0                             |    20|          4|    1|          4|
    |C_buf_6_d0                              |    14|          3|   32|         96|
    |C_buf_6_we0                             |    14|          3|    1|          3|
    |C_buf_address0                          |    20|          4|   13|         52|
    |C_buf_ce0                               |    20|          4|    1|          4|
    |C_buf_d0                                |    14|          3|   32|         96|
    |C_buf_we0                               |    14|          3|    1|          3|
    |ap_NS_fsm                               |  1189|        224|    1|        224|
    |ap_done                                 |     9|          2|    1|          2|
    |i_2_fu_166                              |     9|          2|    4|          8|
    |i_sub_reg_490                           |     9|          2|    4|          8|
    |indvar_flatten12_reg_479                |     9|          2|   15|         30|
    |indvar_flatten_reg_501                  |     9|          2|   13|         26|
    |j_reg_513                               |     9|          2|    9|         18|
    |j_sub_reg_524                           |     9|          2|    4|          8|
    |merlin_gmem_kernel_gemm_128_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_0_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_64_0_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_64_0_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_64_0_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_0_blk_n_AR   |     9|          2|    1|          2|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  3637|        751| 1357|       4239|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_1050                                        |   64|   0|   64|          0|
    |add_ln111_1_reg_1158                                   |   13|   0|   13|          0|
    |add_ln132_2_reg_1130                                   |    9|   0|   10|          1|
    |add_ln132_reg_1106                                     |    7|   0|    8|          1|
    |add_ln84_reg_1089                                      |    4|   0|    4|          0|
    |add_ln95_1_reg_1114                                    |   15|   0|   15|          0|
    |ap_CS_fsm                                              |  223|   0|  223|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L21_fu_552_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L22_fu_599_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L2_fu_535_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L3_fu_669_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL1_fu_610_ap_start_reg  |    1|   0|    1|          0|
    |i_2_fu_166                                             |    4|   0|    4|          0|
    |i_sub_reg_490                                          |    4|   0|    4|          0|
    |icmp_ln101_reg_1119                                    |    1|   0|    1|          0|
    |indvar_flatten12_reg_479                               |   15|   0|   15|          0|
    |indvar_flatten_reg_501                                 |   13|   0|   13|          0|
    |j_reg_513                                              |    9|   0|    9|          0|
    |j_sub_reg_524                                          |    4|   0|    4|          0|
    |lshr_ln_reg_1152                                       |    2|   0|    2|          0|
    |merlin_gmem_kernel_gemm_128_C_addr_reg_1101            |   64|   0|   64|          0|
    |select_ln101_1_reg_1140                                |    9|   0|    9|          0|
    |select_ln101_reg_1135                                  |    4|   0|    4|          0|
    |select_ln95_1_reg_1124                                 |    4|   0|    4|          0|
    |trunc_ln106_reg_1147                                   |    2|   0|    2|          0|
    |trunc_ln2078_1_reg_1067                                |   58|   0|   58|          0|
    |trunc_ln2_reg_1094                                     |   58|   0|   58|          0|
    |trunc_ln_reg_1061                                      |   58|   0|   58|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  |  653|   0|  655|          2|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

