

================================================================
== Vivado HLS Report for 'product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s'
================================================================
* Date:           Fri Aug  5 17:06:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.753 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      1|        -|       -|    -|
|Expression           |        -|      -|        -|       -|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       9|    -|
|Register             |        -|      -|       38|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      1|       38|       9|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_16s_6s_21_1_0_U10  |myproject_mul_mul_16s_6s_21_1_0  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  16|   0|   16|          0|
    |r_V_reg_49         |  21|   0|   21|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  38|   0|   38|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>> | return value |
|ap_return  | out |   16| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>> | return value |
|a_V        |  in |   16|   ap_none  |                          a_V                          |    scalar    |
|w_V        |  in |    6|   ap_none  |                          w_V                          |    scalar    |
+-----------+-----+-----+------------+-------------------------------------------------------+--------------+

