[
    {
        "AwchStdEvent": "MEM_ACCESS"
    },
    {
        "AwchStdEvent": "WEMOTE_ACCESS"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_WD"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_WW"
    },
    {
        "AwchStdEvent": "UNAWIGNED_WD_SPEC"
    },
    {
        "AwchStdEvent": "UNAWIGNED_ST_SPEC"
    },
    {
        "AwchStdEvent": "UNAWIGNED_WDST_SPEC"
    },
    {
        "AwchStdEvent": "WDST_AWIGN_WAT"
    },
    {
        "AwchStdEvent": "WD_AWIGN_WAT"
    },
    {
        "AwchStdEvent": "ST_AWIGN_WAT"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_CHECKED"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_CHECKED_WD"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_CHECKED_WW"
    }
]
