<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 11.8.2.4</text>
<text>Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP2 (Version 11.8.2.4)
Date: Sat Jan 27 23:12:27 2018 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>PROC_SUBSYSTEM</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        21649</cell>
 <cell>            8</cell>
 <cell>        21657</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2800</cell>
 <cell>          169</cell>
 <cell>         2969</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           74</cell>
 <cell>           74</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        24449</cell>
 <cell>          251</cell>
 <cell>        24700</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        21649</cell>
 <cell>            8</cell>
 <cell>        21657</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2800</cell>
 <cell>          169</cell>
 <cell>         2969</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           74</cell>
 <cell>           74</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        24449</cell>
 <cell>          251</cell>
 <cell>        24700</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>CLK0_PAD</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MSS_SUBSYSTEM_sb_0/CCC_0/GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        21030</cell>
 <cell>            3</cell>
 <cell>        21033</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2778</cell>
 <cell>            8</cell>
 <cell>         2786</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           21</cell>
 <cell>           21</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        23808</cell>
 <cell>           32</cell>
 <cell>        23840</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        21030</cell>
 <cell>            3</cell>
 <cell>        21033</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2778</cell>
 <cell>            8</cell>
 <cell>         2786</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           21</cell>
 <cell>           21</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        23808</cell>
 <cell>           32</cell>
 <cell>        23840</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_IN</item>
 <item>RX</item>
 <item>SPI_CAM_SDI</item>
 <item>SPI_FLASH_SDI</item>
 <item>TCK</item>
 <item>TRSTB</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_IN</item>
 <item>RX</item>
 <item>SPI_CAM_SDI</item>
 <item>SPI_FLASH_SDI</item>
 <item>TCK</item>
 <item>TRSTB</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CAM_EN</item>
 <item>DIR13</item>
 <item>DIR24</item>
 <item>GPIO_OUT_0</item>
 <item>GPIO_OUT_1</item>
 <item>GPIO_OUT_2</item>
 <item>GPIO_OUT_3</item>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
 <item>PWM[3]</item>
 <item>PWM_EN</item>
 <item>SD_EN</item>
 <item>SPI_CAM_SCLK</item>
 <item>SPI_CAM_SDO</item>
 <item>SPI_FLASH_SCLK</item>
 <item>SPI_FLASH_SDO</item>
 <item>Servo[0]</item>
 <item>Servo[1]</item>
 <item>TFT_EN</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CAM_EN</item>
 <item>DIR13</item>
 <item>DIR24</item>
 <item>GPIO_OUT_0</item>
 <item>GPIO_OUT_1</item>
 <item>GPIO_OUT_2</item>
 <item>GPIO_OUT_3</item>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
 <item>PWM[3]</item>
 <item>PWM_EN</item>
 <item>SD_EN</item>
 <item>SPI_CAM_SCLK</item>
 <item>SPI_CAM_SDO</item>
 <item>SPI_FLASH_SCLK</item>
 <item>SPI_FLASH_SDO</item>
 <item>Servo[0]</item>
 <item>Servo[1]</item>
 <item>TFT_EN</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORESPI_0/USPI/UCC/data_rx_q1:D</item>
 <item>CORESPI_1/USPI/UCC/data_rx_q1:D</item>
 <item>CoreGPIO_1/xhdl1.GEN_BITS_4_.gpin1:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORESPI_0/USPI/UCC/data_rx_q1:D</item>
 <item>CORESPI_1/USPI/UCC/data_rx_q1:D</item>
 <item>CoreGPIO_1/xhdl1.GEN_BITS_4_.gpin1:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           33</cell>
 <cell>            0</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           22</cell>
 <cell>            0</cell>
 <cell>           22</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           55</cell>
 <cell>            0</cell>
 <cell>           55</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           33</cell>
 <cell>            0</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           22</cell>
 <cell>            0</cell>
 <cell>           22</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           55</cell>
 <cell>            0</cell>
 <cell>           55</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          193</cell>
 <cell>            0</cell>
 <cell>          193</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           75</cell>
 <cell>           75</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          193</cell>
 <cell>           75</cell>
 <cell>          268</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          193</cell>
 <cell>            0</cell>
 <cell>          193</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           75</cell>
 <cell>           75</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          193</cell>
 <cell>           75</cell>
 <cell>          268</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[16]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[17]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR:ALn</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[16]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[17]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>TCK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          393</cell>
 <cell>            4</cell>
 <cell>          397</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           86</cell>
 <cell>           86</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          393</cell>
 <cell>           91</cell>
 <cell>          484</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          393</cell>
 <cell>            4</cell>
 <cell>          397</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           86</cell>
 <cell>           86</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          393</cell>
 <cell>           91</cell>
 <cell>          484</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>TCK</item>
 <item>TDI</item>
 <item>TMS</item>
 <item>TRSTB</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>TCK</item>
 <item>TDI</item>
 <item>TMS</item>
 <item>TRSTB</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:D</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:EN</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[5]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/endofshift:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tmsenb:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:D</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:EN</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[5]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/endofshift:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tmsenb:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           51</cell>
 <cell>           51</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           52</cell>
 <cell>           52</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           51</cell>
 <cell>           51</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           52</cell>
 <cell>           52</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CORESPI_1/USPI/UCC/stxs_txready_at_ssel:D</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CORESPI_1/USPI/UCC/stxs_txready_at_ssel:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max delay constraint missing on  inputport:</text>
<text>   </text>
<list>
 <item>TCK</item>
</list>
<text></text>
<text> - Min delay constraint missing on  inputport:</text>
<text>   </text>
<list>
 <item>TCK</item>
</list>
<text></text>
<text></text>
<text> - Max delay constraint missing on  outputport:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text> - Min delay constraint missing on  outputport:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text></text>
</section>
</section>
</section>
</doc>
