/home/ubuntu/Desktop/OpenFPGA/build/openfpga/openfpga -batch -f counter_run.openfpga
Reading script file counter_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml counter.blif --clock_modeling ideal
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10893-g9eef18c4f
Revision: v8.0.0-10893-g9eef18c4f
Compiled: 2024-10-05T14:51:22
Compiler: GNU 11.4.0 on Linux-6.8.0-1012-oracle aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml counter.blif --clock_modeling ideal


Architecture file: /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml
Circuit name: counter

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: counter.net
Circuit placement file: counter.place
Circuit routing file: counter.route
Circuit SDC file: counter.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.19 seconds (max_rss 25.5 MiB, delta_rss +2.9 MiB)
Circuit file: counter.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 25.7 MiB, delta_rss +0.2 MiB)
# Clean circuit
Absorbed 8 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 25.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.9 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 27
    .input :       2
    .output:       8
    6-LUT  :       9
    dffr   :       8
  Nets  : 19
    Avg Fanout:     3.4
    Max Fanout:     8.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 83
  Timing Graph Edges: 120
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 8 pins (9.6%), 8 blocks (29.6%)
# Load Timing Constraints

SDC file 'counter.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'counter.blif'.

After removing unused inputs...
	total blocks: 27, total nets: 19, total inputs: 2, total outputs: 8
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     1/27        3%                            0     3 x 3     
     2/27        7%                            1     3 x 3     
     3/27       11%                            1     3 x 3     
     4/27       14%                            1     3 x 3     
     5/27       18%                            1     3 x 3     
     6/27       22%                            1     3 x 3     
     7/27       25%                            1     3 x 3     
     8/27       29%                            1     3 x 3     
     9/27       33%                            1     3 x 3     
    10/27       37%                            1     3 x 3     
    11/27       40%                            1     3 x 3     
    12/27       44%                            1     3 x 3     
    13/27       48%                            1     3 x 3     
    14/27       51%                            1     3 x 3     
    15/27       55%                            1     3 x 3     
    16/27       59%                            1     3 x 3     
    17/27       62%                            1     3 x 3     
Failed route at end, repack cluster trying detailed routing at each stage.
    18/27       66%                            0     3 x 3     
    19/27       70%                            1     3 x 3     
    20/27       74%                            1     3 x 3     
    21/27       77%                            1     3 x 3     
    22/27       81%                            1     3 x 3     
    23/27       85%                            1     3 x 3     
    24/27       88%                            1     3 x 3     
    25/27       92%                            1     3 x 3     
    26/27       96%                            1     3 x 3     
    27/27      100%                            1     3 x 3     
    28/27      103%                            1     3 x 3     
    29/27      107%                            1     3 x 3     
    30/27      111%                            1     3 x 3     
    31/27      114%                            1     3 x 3     
    32/27      118%                            1     3 x 3     
    33/27      122%                            1     3 x 3     
    34/27      125%                            1     3 x 3     
    35/27      129%                            1     3 x 3     
    36/27      133%                            2     3 x 3     
    37/27      137%                            3     3 x 3     
    38/27      140%                            4     3 x 3     
    39/27      144%                            5     3 x 3     
    40/27      148%                            6     3 x 3     
    41/27      151%                            7     3 x 3     
    42/27      155%                            8     3 x 3     
    43/27      159%                            9     3 x 3     
    44/27      162%                           10     3 x 3     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 6
  LEs used for logic and registers    : 0
  LEs used for logic only             : 6
  LEs used for registers only         : 0

Incr Slack updates 1 in 5.16e-06 sec
Full Max Req/Worst Slack updates 1 in 2.8e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.2e-06 sec
FPGA sized to 3 x 3 (auto)
Device Utilization: 0.25 (target 1.00)
	Block Utilization: 0.31 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.8                          0.2   
       clb          1                                      2                            8   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 9 out of 19 nets, 10 nets not absorbed.

Netlist conversion complete.

# Packing took 0.06 seconds (max_rss 26.9 MiB, delta_rss +0.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'counter.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.024305 seconds).
Warning 7: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 65.0 MiB, delta_rss +38.1 MiB)
Warning 8: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 10
Netlist num_blocks: 11
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 1.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 2
Netlist output pins: 8

Pb types usage...
  io         : 10
   inpad     : 2
   outpad    : 8
  clb        : 1
   fle       : 7
    ble5     : 9
     lut5    : 7
      lut    : 7
     ff      : 8
      dffr   : 8
    ble6     : 2
     lut6    : 2
      lut    : 2

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.25 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.31 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Warning 9: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 100
Y-direction routing channel width is 100
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 619
  RR Graph Edges: 2305
# Create Device took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 10: Found no more ample locations for SOURCE in io
Warning 11: Found no more ample locations for OPIN in io
Warning 12: Found no more ample locations for SOURCE in clb
Warning 13: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
Warning 14: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 64
Y-direction routing channel width is 64
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 475
  RR Graph Edges: 1633
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 15: Found no more ample locations for SOURCE in io
Warning 16: Found no more ample locations for OPIN in io
Warning 17: Found no more ample locations for SOURCE in clb
Warning 18: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing delta delays
Warning 19: No routing path for connection to sink_rr 163, leaving unrouted to retry later
Warning 20: No routing path for connection to sink_rr 195, leaving unrouted to retry later
Warning 21: No routing path for connection to sink_rr 195, leaving unrouted to retry later
Warning 22: No routing path for connection to sink_rr 40, leaving unrouted to retry later
Warning 23: No routing path for connection to sink_rr 40, leaving unrouted to retry later
Warning 24: No routing path for connection to sink_rr 195, leaving unrouted to retry later
## Computing delta delays took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 8 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 16

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.25 td_cost: 5.03203e-10
Initial placement estimated Critical Path Delay (CPD): 0.906 ns
Initial placement estimated setup Total Negative Slack (sTNS): -9.31931 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.906 ns

Initial placement estimated setup slack histogram:
[ -9.1e-10: -8.2e-10) 4 ( 16.7%) |*************************
[ -8.2e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -6.5e-10) 0 (  0.0%) |
[ -6.5e-10: -5.7e-10) 0 (  0.0%) |
[ -5.7e-10: -4.9e-10) 4 ( 16.7%) |*************************
[ -4.9e-10:   -4e-10) 0 (  0.0%) |
[   -4e-10: -3.2e-10) 8 ( 33.3%) |*************************************************
[ -3.2e-10: -2.3e-10) 0 (  0.0%) |
[ -2.3e-10: -1.5e-10) 0 (  0.0%) |
[ -1.5e-10: -6.6e-11) 8 ( 33.3%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 12
Warning 25: Starting t: 6 of 11 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.9e-06   0.999       0.25 5.0144e-10   0.906      -9.32   -0.906   0.417  0.0007    2.0     1.00        12  0.200
   2    0.0 0.0e+00   1.000       0.25 4.9996e-10   0.906      -9.31   -0.906   0.417  0.0003    2.0     1.00        24  0.950
## Placement Quench took 0.00 seconds (max_rss 65.1 MiB)
post-quench CPD = 0.906 (ns) 

BB estimate of min-dist (placement) wire length: 16

Completed placement consistency check successfully.

Swaps called: 35

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.906 ns, Fmax: 1103.75 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.906 ns
Placement estimated setup Total Negative Slack (sTNS): -9.31224 ns

Placement estimated setup slack histogram:
[ -9.1e-10: -8.2e-10) 4 ( 16.7%) |*************************
[ -8.2e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -6.5e-10) 0 (  0.0%) |
[ -6.5e-10: -5.7e-10) 0 (  0.0%) |
[ -5.7e-10: -4.9e-10) 4 ( 16.7%) |*************************
[ -4.9e-10:   -4e-10) 0 (  0.0%) |
[   -4e-10: -3.2e-10) 8 ( 33.3%) |*************************************************
[ -3.2e-10: -2.3e-10) 0 (  0.0%) |
[ -2.3e-10: -1.5e-10) 0 (  0.0%) |
[ -1.5e-10: -6.6e-11) 8 ( 33.3%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 0.906 ns (1103.75 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 0.906 ns (1103.75 MHz)

Placement cost: 0.999263, bb_cost: 0.25, td_cost: 4.99081e-10, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 35
	Swaps accepted: 16 (45.7 %)
	Swaps rejected: 12 (34.3 %)
	Swaps aborted:  7 (20.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                6.45             100.00          0.00           0.00         
                   Median                 32.26            70.00           10.00          20.00        
                   Centroid               29.03            22.22           77.78          0.00         
                   W. Centroid            22.58            57.14           42.86          0.00         
                   W. Median              6.45             50.00           50.00          0.00         

                   Centroid               3.23             0.00            0.00           100.00       


Placement Quench timing analysis took 4.216e-05 seconds (3.332e-05 STA, 8.84e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.005956 seconds (0.00591633 STA, 3.968e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 66 channels (binary search bounds: [-1, -1])
Warning 26: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 66
Y-direction routing channel width is 66
## Build tileable routing resource graph took 0.01 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 483
  RR Graph Edges: 1717
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 27: Found no more ample locations for SOURCE in io
Warning 28: Found no more ample locations for OPIN in io
Warning 29: Found no more ample locations for SOURCE in clb
Warning 30: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 4 ( 40.0%) |*************************************************
[      0.4:      0.5) 4 ( 40.0%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     245       8       8       2 ( 0.414%)      26 ( 9.8%)    0.906     -10.70     -0.906    -0.5280     -0.066      N/A
Incr Slack updates 4 in 1.452e-05 sec
Full Max Req/Worst Slack updates 1 in 2.84e-06 sec
Incr Max Req/Worst Slack updates 3 in 4.52e-06 sec
Incr Criticality updates 3 in 7.8e-06 sec
Full Criticality updates 1 in 5.16e-06 sec
   2    0.0     0.5    0     100       2       2       2 ( 0.414%)      26 ( 9.8%)    0.906     -10.70     -0.906    -0.5280     -0.066      N/A
   3    0.0     0.6    0     102       2       2       2 ( 0.414%)      26 ( 9.8%)    0.906     -10.70     -0.906    -0.5280     -0.066      N/A
   4    0.0     0.8    0     106       2       2       0 ( 0.000%)      28 (10.6%)    0.906     -10.86     -0.906    -0.5280     -0.066      N/A
Restoring best routing
Critical path: 0.906 ns
Successfully routed after 4 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*********************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 3 ( 30.0%) |*************************************************
[      0.5:      0.6) 2 ( 20.0%) |*********************************
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 3 ( 30.0%) |*************************************************
[      0.9:        1) 0 (  0.0%) |
Router Stats: total_nets_routed: 14 total_connections_routed: 14 total_heap_pushes: 553 total_heap_pops: 463 

Attempting to route at 34 channels (binary search bounds: [-1, 66])
Warning 31: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 34
Y-direction routing channel width is 34
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 355
  RR Graph Edges: 1093
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 32: Found no more ample locations for SOURCE in io
Warning 33: Found no more ample locations for OPIN in io
Warning 34: Found no more ample locations for SOURCE in clb
Warning 35: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 4 ( 40.0%) |*************************************************
[      0.4:      0.5) 4 ( 40.0%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     276       8       8       3 ( 0.845%)      38 (27.9%)    0.906     -11.65     -0.906    -0.5280     -0.066      N/A
   2    0.0     0.5    0     123       3       3       3 ( 0.845%)      38 (27.9%)    0.906     -11.65     -0.906    -0.5280     -0.066      N/A
   3    0.0     0.6    0     137       3       3       3 ( 0.845%)      40 (29.4%)    0.906     -11.81     -0.906    -0.5280     -0.066      N/A
   4    0.0     0.8    0     102       2       2       1 ( 0.282%)      40 (29.4%)    0.906     -11.81     -0.906    -0.5280     -0.066      N/A
   5    0.0     1.1    0      51       1       1       0 ( 0.000%)      42 (30.9%)    0.906     -11.97     -0.906    -0.5280     -0.066      N/A
Restoring best routing
Critical path: 0.906 ns
Successfully routed after 5 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*********************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 3 ( 30.0%) |*************************************************
[      0.7:      0.8) 2 ( 20.0%) |*********************************
[      0.8:      0.9) 1 ( 10.0%) |****************
[      0.9:        1) 2 ( 20.0%) |*********************************
Router Stats: total_nets_routed: 17 total_connections_routed: 17 total_heap_pushes: 689 total_heap_pops: 593 

Attempting to route at 18 channels (binary search bounds: [-1, 34])
Warning 36: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 18
Y-direction routing channel width is 18
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 291
  RR Graph Edges: 629
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 37: Found no more ample locations for SOURCE in io
Warning 38: Found no more ample locations for OPIN in io
Warning 39: Found no more ample locations for SOURCE in clb
Warning 40: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 8 ( 80.0%) |*************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 2 ( 20.0%) |************
## Initializing router criticalities took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Cannot route from clb[0].O[18] (RR node: 82 class: 22 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:82  (1,1,0)) to io[2].outpad[0] (RR node: 10 class: 4 capacity: 1 fan-in: 1 fan-out: 0 SINK:10  (1,0,0)) -- no possible path
Failed to route connection from '$abc$239$new_n24' to 'out:result[3]' for net 'result[3]' (#7)
Routing failed for sink 1 of net 7

Attempting to route at 26 channels (binary search bounds: [18, 34])
Warning 41: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 26
Y-direction routing channel width is 26
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 323
  RR Graph Edges: 913
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 42: Found no more ample locations for SOURCE in io
Warning 43: Found no more ample locations for OPIN in io
Warning 44: Found no more ample locations for SOURCE in clb
Warning 45: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 4 ( 40.0%) |*************************************************
[      0.4:      0.5) 4 ( 40.0%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     156       8       8       0 ( 0.000%)      32 (30.8%)    0.906     -11.19     -0.906    -0.5280     -0.066      N/A
Restoring best routing
Critical path: 0.906 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 2 ( 20.0%) |*************************************************
[      0.5:      0.6) 2 ( 20.0%) |*************************************************
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 2 ( 20.0%) |*************************************************
[      0.9:        1) 2 ( 20.0%) |*************************************************
Router Stats: total_nets_routed: 8 total_connections_routed: 8 total_heap_pushes: 156 total_heap_pops: 133 

Attempting to route at 22 channels (binary search bounds: [18, 26])
Warning 46: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 22
Y-direction routing channel width is 22
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 307
  RR Graph Edges: 705
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 47: Found no more ample locations for SOURCE in io
Warning 48: Found no more ample locations for OPIN in io
Warning 49: Found no more ample locations for SOURCE in clb
Warning 50: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 4 ( 40.0%) |*************************************************
[      0.4:      0.5) 4 ( 40.0%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     146       8       8       4 ( 1.303%)      28 (31.8%)    0.906     -10.88     -0.906    -0.5280     -0.066      N/A
   2    0.0     0.5    0      74       4       4       4 ( 1.303%)      28 (31.8%)    0.906     -10.88     -0.906    -0.5280     -0.066      N/A
   3    0.0     0.6    0      78       4       4       4 ( 1.303%)      28 (31.8%)    0.906     -10.88     -0.906    -0.5280     -0.066      N/A
   4    0.0     0.8    0      65       3       3       3 ( 0.977%)      30 (34.1%)    0.906     -11.03     -0.906    -0.5280     -0.066      N/A
   5    0.0     1.1    0      56       2       2       3 ( 0.977%)      30 (34.1%)    0.906     -11.03     -0.906    -0.5280     -0.066      N/A
   6    0.0     1.4    0      72       2       2       3 ( 0.977%)      30 (34.1%)    0.906     -11.03     -0.906    -0.5280     -0.066      N/A
   7    0.0     1.9    0      67       3       3       3 ( 0.977%)      38 (43.2%)    1.393     -11.66     -1.393    -0.5280     -0.066      N/A
   8    0.0     2.4    0     117       4       4       1 ( 0.326%)      42 (47.7%)    1.627     -11.97     -1.627    -0.5280     -0.066      N/A
   9    0.0     3.1    0      56       2       2       3 ( 0.977%)      34 (38.6%)    1.001     -11.34     -1.001    -0.5280     -0.066      N/A
  10    0.0     4.1    0      77       3       3       3 ( 0.977%)      42 (47.7%)    1.393     -11.97     -1.393    -0.5280     -0.066       15
  11    0.0     5.3    0     121       4       4       0 ( 0.000%)      54 (61.4%)    1.627     -12.90     -1.627    -0.5280     -0.066      inf
Restoring best routing
Critical path: 1.62724 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |********************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 5 ( 50.0%) |*************************************************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 2 ( 20.0%) |********************
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 1 ( 10.0%) |**********
Router Stats: total_nets_routed: 39 total_connections_routed: 39 total_heap_pushes: 929 total_heap_pops: 827 

Attempting to route at 20 channels (binary search bounds: [18, 22])
Warning 51: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 20
Y-direction routing channel width is 20
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 299
  RR Graph Edges: 561
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 52: Found no more ample locations for SOURCE in io
Warning 53: Found no more ample locations for OPIN in io
Warning 54: Found no more ample locations for SOURCE in clb
Warning 55: Found no more ample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 4 ( 40.0%) |*************************************************
[      0.4:      0.5) 4 ( 40.0%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     254       8       8      21 ( 7.023%)      64 (80.0%)    1.145     -13.62     -1.145    -0.5280     -0.066      N/A
   2    0.0     0.5    0     246       8       8      14 ( 4.682%)      64 (80.0%)    1.147     -13.63     -1.147    -0.5280     -0.066      N/A
   3    0.0     0.6    0     235       7       7      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      N/A
   4    0.0     0.8    0     190       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      N/A
   5    0.0     1.1    0     170       5       5      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      N/A
   6    0.0     1.4    0     165       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      N/A
   7    0.0     1.9    0     190       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      N/A
   8    0.0     2.4    0     159       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      N/A
   9    0.0     3.1    0     189       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      N/A
  10    0.0     4.1    0     158       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      inf
  11    0.0     5.3    0     189       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  12    0.0     6.9    0     154       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      162
  13    0.0     9.0    0     187       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  14    0.0    11.6    0     139       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      inf
  15    0.0    15.1    0     182       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  16    0.0    19.7    0     148       5       5      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      287
  17    0.0    25.6    0     137       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      377
  18    0.0    33.3    0     183       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  19    0.0    43.3    0     134       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      275
  20    0.0    56.2    0     183       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066     2181
  21    0.0    73.1    0     133       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      inf
  22    0.0    95.0    0     183       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  23    0.0   123.5    0     133       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      737
  24    0.0   160.6    0     184       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  25    0.0   208.8    0     162       5       5      12 ( 4.013%)      68 (85.0%)    1.301     -13.94     -1.301    -0.5280     -0.066      inf
  26    0.0   271.4    0     155       5       5      12 ( 4.013%)      68 (85.0%)    1.301     -13.94     -1.301    -0.5280     -0.066      inf
  27    0.0   352.8    0     174       5       5      16 ( 5.351%)      72 (90.0%)    1.301     -14.24     -1.301    -0.5280     -0.066      inf
  28    0.0   458.7    0     164       6       6      17 ( 5.686%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  29    0.0   596.3    0     153       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  30    0.0   775.1    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      inf
  31    0.0  1000.0    0     179       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  32    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      inf
  33    0.0  1000.0    0     175       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  34    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      inf
  35    0.0  1000.0    0     175       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  36    0.0  1000.0    0     143       5       5      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      inf
  37    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      687
  38    0.0  1000.0    0     175       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066     1035
  39    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      659
  40    0.0  1000.0    0     175       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      983
  41    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      404
  42    0.0  1000.0    0     175       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      520
  43    0.0  1000.0    0     141       5       5      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      434
  44    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      392
  45    0.0  1000.0    0     177       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      355
  46    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      336
  47    0.0  1000.0    0     177       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      399
  48    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      377
  49    0.0  1000.0    0     177       6       6      10 ( 3.344%)      64 (80.0%)    1.148     -13.63     -1.148    -0.5280     -0.066      351
  50    0.0  1000.0    0     132       5       5      12 ( 4.013%)      66 (82.5%)    1.148     -13.79     -1.148    -0.5280     -0.066      340
Routing failed.

Failed routing attempt
Total number of overused nodes: 12
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC   Block    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM    Name                                 
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- ------- -------
     0     224          2         1    CHANX      DEC_DIR     N/A       5      io       1       0       1       0
     1     228          2         1    CHANX      DEC_DIR     N/A       9      io       1       0       1       0
     2     231          2         1    CHANX      INC_DIR     N/A      12      io       1       0       1       0
     3     232          2         1    CHANX      DEC_DIR     N/A      13      io       1       0       1       0
     4     236          2         1    CHANX      DEC_DIR     N/A      17      io       1       0       1       0
     5     245          2         1    CHANX      INC_DIR     N/A       6     clb       1       1       1       1
     6     249          2         1    CHANX      INC_DIR     N/A      10     clb       1       1       1       1
     7     265          2         1    CHANY      INC_DIR     N/A       6      io       0       1       0       1
     8     269          2         1    CHANY      INC_DIR     N/A      10      io       0       1       0       1
     9     288          2         1    CHANY      DEC_DIR     N/A       9     clb       1       1       1       1
    10     292          2         1    CHANY      DEC_DIR     N/A      13     clb       1       1       1       1
    11     296          2         1    CHANY      DEC_DIR     N/A      17     clb       1       1       1       1

Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*********************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 2 ( 20.0%) |*********************************
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 1 ( 10.0%) |****************
[      0.8:      0.9) 2 ( 20.0%) |*********************************
[      0.9:        1) 3 ( 30.0%) |*************************************************
Router Stats: total_nets_routed: 279 total_connections_routed: 279 total_heap_pushes: 8222 total_heap_pops: 7550 
Warning 56: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 22
Y-direction routing channel width is 22
## Build tileable routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 307
  RR Graph Edges: 705
Best routing used a channel width factor of 22.
# Routing took 0.04 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -233610
Circuit successfully routed with a channel width factor of 22.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Found 0 mismatches between routing and packing results.
Fixed 0 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.8                          0.2   
       clb          1                                      2                            8   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 9 out of 19 nets, 10 nets not absorbed.


Average number of bends per net: 5.75000  Maximum # of bends: 16

Number of global nets: 2
Number of routed nets (nonglobal): 8
Wire length results (in units of 1 clb segments)...
	Total wirelength: 54, average net length: 6.75000
	Maximum net length: 17

Wire length results in terms of physical segments...
	Total wiring segments used: 54, average wire segments per net: 6.75000
	Maximum segments used by a net: 17
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 4 ( 50.0%) |*************************************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[        0:      0.1) 4 ( 50.0%) |*************************************************
Maximum routing channel utilization:      0.68 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   5.000       22
                         1      14   4.667       22
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   4.333       22
                         1      12   4.000       22

Total tracks in x-direction: 44, in y-direction: 44

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 53894
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 5542.74, per logic tile: 615.860

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4     44
                                                      Y      4     44

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.659

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.568

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.614

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0       0.614

Final hold Worst Negative Slack (hWNS): -0.066 ns
Final hold Total Negative Slack (hTNS): -0.528 ns

Final hold slack histogram:
[ -6.6e-11:  9.3e-11) 8 ( 33.3%) |*************************************************
[  9.3e-11:  2.5e-10) 0 (  0.0%) |
[  2.5e-10:  4.1e-10) 8 ( 33.3%) |*************************************************
[  4.1e-10:  5.7e-10) 5 ( 20.8%) |*******************************
[  5.7e-10:  7.3e-10) 0 (  0.0%) |
[  7.3e-10:  8.9e-10) 0 (  0.0%) |
[  8.9e-10:    1e-09) 2 (  8.3%) |************
[    1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.4e-09) 0 (  0.0%) |
[  1.4e-09:  1.5e-09) 1 (  4.2%) |******

Final critical path delay (least slack): 1.62724 ns, Fmax: 614.539 MHz
Final setup Worst Negative Slack (sWNS): -1.62724 ns
Final setup Total Negative Slack (sTNS): -12.9045 ns

Final setup slack histogram:
[ -1.6e-09: -1.5e-09) 1 (  4.2%) |******
[ -1.5e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 1 (  4.2%) |******
[   -1e-09: -8.5e-10) 5 ( 20.8%) |*******************************
[ -8.5e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -5.3e-10) 7 ( 29.2%) |*******************************************
[ -5.3e-10: -3.8e-10) 2 (  8.3%) |************
[ -3.8e-10: -2.2e-10) 0 (  0.0%) |
[ -2.2e-10: -6.6e-11) 8 ( 33.3%) |*************************************************

Final geomean non-virtual intra-domain period: 1.62724 ns (614.539 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.62724 ns (614.539 MHz)

Incr Slack updates 1 in 0.000689445 sec
Full Max Req/Worst Slack updates 1 in 4.52e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.64e-06 sec
Flow timing analysis took 0.0107779 seconds (0.00930439 STA, 0.00147353 slack) (83 full updates: 5 setup, 0 hold, 78 combined).
VPR succeeded
The entire flow of VPR took 0.41 seconds (max_rss 65.1 MiB)

Command line to execute: read_openfpga_arch -f /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga.xml
Reading XML architecture '/home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 57: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 58: Automatically set circuit model 'MULTI_MODE_DFFSRQ' to be default in its type.
Warning 59: Automatically set circuit model 'DFFR' to be default in its type.
Warning 60: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Done with 78 nodes mapping
Built 705 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[25%] Backannotated GSB[0][0]
[50%] Backannotated GSB[0][1]
[75%] Backannotated GSB[1][0]
[100%] Backannotated GSB[1][1]
Backannotated 4 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[25%] Sorted incoming edges for each routing track output node of GSB[0][0]
[50%] Sorted incoming edges for each routing track output node of GSB[0][1]
[75%] Sorted incoming edges for each routing track output node of GSB[1][0]
[100%] Sorted incoming edges for each routing track output node of GSB[1][1]
Sorted incoming edges for each routing track output node of 4 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[25%] Sorted incoming edges for each input pin node of GSB[0][0]
[50%] Sorted incoming edges for each input pin node of GSB[0][1]
[75%] Sorted incoming edges for each input pin node of GSB[1][0]
[100%] Sorted incoming edges for each input pin node of GSB[1][1]
Sorted incoming edges for each input pin node of 4 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 8 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_2level_tapbuf', input_size='7'
	model 'mux_2level_tapbuf', input_size='3'
	model 'mux_2level_tapbuf', input_size='4'
	model 'mux_2level_tapbuf', input_size='5'
	model 'mux_2level', input_size='61'
	model 'mux_1level_tapbuf', input_size='4'
	model 'mux_1level_tapbuf', input_size='3'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 42 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 4 unique general switch blocks from a total of 4 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.02 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--module: off
--filter: off
--depth: off
--exclude_empty_modules: off
--verbose: off
Warning 61: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Outputted 1 modules as root
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$239$new_n24'...Done
Repack clustered block 'out:result[0]'...Done
Repack clustered block 'out:result[1]'...Done
Repack clustered block 'out:result[2]'...Done
Repack clustered block 'out:result[3]'...Done
Repack clustered block 'out:result[4]'...Done
Repack clustered block 'out:result[5]'...Done
Repack clustered block 'out:result[6]'...Done
Repack clustered block 'out:result[7]'...Done
Repack clustered block 'clk'...Done
Repack clustered block 'reset'...Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'counter'

Reserved 439 configurable blocks
Reserved 2350 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 16 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Done
Generating bitstream for I/O grids...Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...
	Generating bitstream for Switch blocks[0][0]...
Added 'mem_top_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '263'
Added 2 bits to 'mem_top_track_0' under 'sb_0__0_'
Added 'mem_top_track_2' under 'sb_0__0_'
Prev node '224' for src_node '265'
Path: 0 -> Driver node '49' for src_node '265'
Path: 1 -> Driver node '224' for src_node '265'
Added 2 bits to 'mem_top_track_2' under 'sb_0__0_'
Added 'mem_top_track_4' under 'sb_0__0_'
Prev node '4294967295' for src_node '267'
Added 2 bits to 'mem_top_track_4' under 'sb_0__0_'
Added 'mem_top_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '269'
Added 2 bits to 'mem_top_track_6' under 'sb_0__0_'
Added 'mem_top_track_8' under 'sb_0__0_'
Prev node '230' for src_node '271'
Path: 0 -> Driver node '52' for src_node '271'
Path: 1 -> Driver node '230' for src_node '271'
Added 2 bits to 'mem_top_track_8' under 'sb_0__0_'
Added 'mem_top_track_10' under 'sb_0__0_'
Prev node '232' for src_node '273'
Path: 0 -> Driver node '53' for src_node '273'
Path: 1 -> Driver node '232' for src_node '273'
Added 2 bits to 'mem_top_track_10' under 'sb_0__0_'
Added 'mem_top_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '275'
Added 2 bits to 'mem_top_track_12' under 'sb_0__0_'
Added 'mem_top_track_14' under 'sb_0__0_'
Prev node '236' for src_node '277'
Path: 0 -> Driver node '55' for src_node '277'
Path: 1 -> Driver node '236' for src_node '277'
Added 2 bits to 'mem_top_track_14' under 'sb_0__0_'
Added 'mem_right_track_0' under 'sb_0__0_'
Prev node '284' for src_node '219'
Path: 0 -> Driver node '284' for src_node '219'
Added 2 bits to 'mem_right_track_0' under 'sb_0__0_'
Added 'mem_right_track_2' under 'sb_0__0_'
Prev node '264' for src_node '221'
Path: 0 -> Driver node '264' for src_node '221'
Added 2 bits to 'mem_right_track_2' under 'sb_0__0_'
Added 'mem_right_track_4' under 'sb_0__0_'
Prev node '266' for src_node '223'
Path: 0 -> Driver node '266' for src_node '223'
Added 2 bits to 'mem_right_track_4' under 'sb_0__0_'
Added 'mem_right_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '225'
Added 2 bits to 'mem_right_track_6' under 'sb_0__0_'
Added 'mem_right_track_8' under 'sb_0__0_'
Prev node '270' for src_node '227'
Path: 0 -> Driver node '270' for src_node '227'
Added 2 bits to 'mem_right_track_8' under 'sb_0__0_'
Added 'mem_right_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '229'
Added 2 bits to 'mem_right_track_10' under 'sb_0__0_'
Added 'mem_right_track_12' under 'sb_0__0_'
Prev node '274' for src_node '231'
Path: 0 -> Driver node '274' for src_node '231'
Added 2 bits to 'mem_right_track_12' under 'sb_0__0_'
Added 'mem_right_track_14' under 'sb_0__0_'
Prev node '276' for src_node '233'
Path: 0 -> Driver node '276' for src_node '233'
Added 2 bits to 'mem_right_track_14' under 'sb_0__0_'
Added 'mem_right_track_16' under 'sb_0__0_'
Prev node '108' for src_node '235'
Path: 0 -> Driver node '278' for src_node '235'
Path: 1 -> Driver node '108' for src_node '235'
Added 2 bits to 'mem_right_track_16' under 'sb_0__0_'
Added 'mem_right_track_18' under 'sb_0__0_'
Prev node '280' for src_node '237'
Path: 0 -> Driver node '280' for src_node '237'
Added 2 bits to 'mem_right_track_18' under 'sb_0__0_'
Added 'mem_right_track_20' under 'sb_0__0_'
Prev node '4294967295' for src_node '239'
Added 2 bits to 'mem_right_track_20' under 'sb_0__0_'
	Done

	Generating bitstream for Switch blocks[0][1]...
Added 'mem_right_track_0' under 'sb_0__1_'
Prev node '4294967295' for src_node '241'
Added 2 bits to 'mem_right_track_0' under 'sb_0__1_'
Added 'mem_right_track_2' under 'sb_0__1_'
Prev node '279' for src_node '243'
Path: 0 -> Driver node '204' for src_node '243'
Path: 1 -> Driver node '279' for src_node '243'
Added 2 bits to 'mem_right_track_2' under 'sb_0__1_'
Added 'mem_right_track_4' under 'sb_0__1_'
Prev node '277' for src_node '245'
Path: 0 -> Driver node '205' for src_node '245'
Path: 1 -> Driver node '277' for src_node '245'
Added 2 bits to 'mem_right_track_4' under 'sb_0__1_'
Added 'mem_right_track_6' under 'sb_0__1_'
Prev node '4294967295' for src_node '247'
Added 2 bits to 'mem_right_track_6' under 'sb_0__1_'
Added 'mem_right_track_8' under 'sb_0__1_'
Prev node '273' for src_node '249'
Path: 0 -> Driver node '207' for src_node '249'
Path: 1 -> Driver node '273' for src_node '249'
Added 2 bits to 'mem_right_track_8' under 'sb_0__1_'
Added 'mem_right_track_10' under 'sb_0__1_'
Prev node '271' for src_node '251'
Path: 0 -> Driver node '208' for src_node '251'
Path: 1 -> Driver node '271' for src_node '251'
Added 2 bits to 'mem_right_track_10' under 'sb_0__1_'
Added 'mem_right_track_12' under 'sb_0__1_'
Prev node '4294967295' for src_node '253'
Added 2 bits to 'mem_right_track_12' under 'sb_0__1_'
Added 'mem_right_track_14' under 'sb_0__1_'
Prev node '4294967295' for src_node '255'
Added 2 bits to 'mem_right_track_14' under 'sb_0__1_'
Added 'mem_bottom_track_1' under 'sb_0__1_'
Prev node '260' for src_node '264'
Path: 0 -> Driver node '260' for src_node '264'
Added 2 bits to 'mem_bottom_track_1' under 'sb_0__1_'
Added 'mem_bottom_track_3' under 'sb_0__1_'
Prev node '258' for src_node '266'
Path: 0 -> Driver node '258' for src_node '266'
Added 2 bits to 'mem_bottom_track_3' under 'sb_0__1_'
Added 'mem_bottom_track_5' under 'sb_0__1_'
Prev node '4294967295' for src_node '268'
Added 2 bits to 'mem_bottom_track_5' under 'sb_0__1_'
Added 'mem_bottom_track_7' under 'sb_0__1_'
Prev node '254' for src_node '270'
Path: 0 -> Driver node '254' for src_node '270'
Added 2 bits to 'mem_bottom_track_7' under 'sb_0__1_'
Added 'mem_bottom_track_9' under 'sb_0__1_'
Prev node '4294967295' for src_node '272'
Added 2 bits to 'mem_bottom_track_9' under 'sb_0__1_'
Added 'mem_bottom_track_11' under 'sb_0__1_'
Prev node '250' for src_node '274'
Path: 0 -> Driver node '250' for src_node '274'
Added 2 bits to 'mem_bottom_track_11' under 'sb_0__1_'
Added 'mem_bottom_track_13' under 'sb_0__1_'
Prev node '248' for src_node '276'
Path: 0 -> Driver node '248' for src_node '276'
Added 2 bits to 'mem_bottom_track_13' under 'sb_0__1_'
Added 'mem_bottom_track_15' under 'sb_0__1_'
Prev node '4294967295' for src_node '278'
Added 2 bits to 'mem_bottom_track_15' under 'sb_0__1_'
	Done

	Generating bitstream for Switch blocks[1][0]...
Added 'mem_top_track_0' under 'sb_1__0_'
Prev node '90' for src_node '285'
Path: 0 -> Driver node '90' for src_node '285'
Added 6 bits to 'mem_top_track_0' under 'sb_1__0_'
Added 'mem_top_track_2' under 'sb_1__0_'
Prev node '4294967295' for src_node '287'
Added 2 bits to 'mem_top_track_2' under 'sb_1__0_'
Added 'mem_top_track_4' under 'sb_1__0_'
Prev node '237' for src_node '289'
Path: 0 -> Driver node '92' for src_node '289'
Path: 1 -> Driver node '174' for src_node '289'
Path: 2 -> Driver node '237' for src_node '289'
Added 2 bits to 'mem_top_track_4' under 'sb_1__0_'
Added 'mem_top_track_6' under 'sb_1__0_'
Prev node '235' for src_node '291'
Path: 0 -> Driver node '93' for src_node '291'
Path: 1 -> Driver node '175' for src_node '291'
Path: 2 -> Driver node '235' for src_node '291'
Added 2 bits to 'mem_top_track_6' under 'sb_1__0_'
Added 'mem_top_track_8' under 'sb_1__0_'
Prev node '233' for src_node '293'
Path: 0 -> Driver node '94' for src_node '293'
Path: 1 -> Driver node '176' for src_node '293'
Path: 2 -> Driver node '233' for src_node '293'
Added 2 bits to 'mem_top_track_8' under 'sb_1__0_'
Added 'mem_top_track_10' under 'sb_1__0_'
Prev node '231' for src_node '295'
Path: 0 -> Driver node '90' for src_node '295'
Path: 1 -> Driver node '95' for src_node '295'
Path: 2 -> Driver node '177' for src_node '295'
Path: 3 -> Driver node '231' for src_node '295'
Added 6 bits to 'mem_top_track_10' under 'sb_1__0_'
Added 'mem_top_track_12' under 'sb_1__0_'
Prev node '4294967295' for src_node '297'
Added 6 bits to 'mem_top_track_12' under 'sb_1__0_'
Added 'mem_top_track_14' under 'sb_1__0_'
Prev node '227' for src_node '299'
Path: 0 -> Driver node '97' for src_node '299'
Path: 1 -> Driver node '227' for src_node '299'
Added 2 bits to 'mem_top_track_14' under 'sb_1__0_'
Added 'mem_top_track_16' under 'sb_1__0_'
Prev node '98' for src_node '301'
Path: 0 -> Driver node '98' for src_node '301'
Added 2 bits to 'mem_top_track_16' under 'sb_1__0_'
Added 'mem_top_track_18' under 'sb_1__0_'
Prev node '223' for src_node '303'
Path: 0 -> Driver node '99' for src_node '303'
Path: 1 -> Driver node '223' for src_node '303'
Added 2 bits to 'mem_top_track_18' under 'sb_1__0_'
Added 'mem_top_track_20' under 'sb_1__0_'
Prev node '4294967295' for src_node '305'
Added 2 bits to 'mem_top_track_20' under 'sb_1__0_'
Added 'mem_left_track_1' under 'sb_1__0_'
Prev node '100' for src_node '220'
Path: 0 -> Driver node '286' for src_node '220'
Path: 1 -> Driver node '100' for src_node '220'
Added 2 bits to 'mem_left_track_1' under 'sb_1__0_'
Added 'mem_left_track_3' under 'sb_1__0_'
Prev node '4294967295' for src_node '222'
Added 2 bits to 'mem_left_track_3' under 'sb_1__0_'
Added 'mem_left_track_5' under 'sb_1__0_'
Prev node '304' for src_node '224'
Path: 0 -> Driver node '304' for src_node '224'
Added 2 bits to 'mem_left_track_5' under 'sb_1__0_'
Added 'mem_left_track_7' under 'sb_1__0_'
Prev node '4294967295' for src_node '226'
Added 2 bits to 'mem_left_track_7' under 'sb_1__0_'
Added 'mem_left_track_9' under 'sb_1__0_'
Prev node '300' for src_node '228'
Path: 0 -> Driver node '300' for src_node '228'
Added 2 bits to 'mem_left_track_9' under 'sb_1__0_'
Added 'mem_left_track_11' under 'sb_1__0_'
Prev node '298' for src_node '230'
Path: 0 -> Driver node '298' for src_node '230'
Added 2 bits to 'mem_left_track_11' under 'sb_1__0_'
Added 'mem_left_track_13' under 'sb_1__0_'
Prev node '106' for src_node '232'
Path: 0 -> Driver node '296' for src_node '232'
Path: 1 -> Driver node '106' for src_node '232'
Added 2 bits to 'mem_left_track_13' under 'sb_1__0_'
Added 'mem_left_track_15' under 'sb_1__0_'
Prev node '4294967295' for src_node '234'
Added 2 bits to 'mem_left_track_15' under 'sb_1__0_'
Added 'mem_left_track_17' under 'sb_1__0_'
Prev node '292' for src_node '236'
Path: 0 -> Driver node '292' for src_node '236'
Added 2 bits to 'mem_left_track_17' under 'sb_1__0_'
Added 'mem_left_track_19' under 'sb_1__0_'
Prev node '109' for src_node '238'
Path: 0 -> Driver node '290' for src_node '238'
Path: 1 -> Driver node '109' for src_node '238'
Added 2 bits to 'mem_left_track_19' under 'sb_1__0_'
Added 'mem_left_track_21' under 'sb_1__0_'
Prev node '4294967295' for src_node '240'
Added 2 bits to 'mem_left_track_21' under 'sb_1__0_'
	Done

	Generating bitstream for Switch blocks[1][1]...
Added 'mem_bottom_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '286'
Added 2 bits to 'mem_bottom_track_1' under 'sb_1__1_'
Added 'mem_bottom_track_3' under 'sb_1__1_'
Prev node '4294967295' for src_node '288'
Added 2 bits to 'mem_bottom_track_3' under 'sb_1__1_'
Added 'mem_bottom_track_5' under 'sb_1__1_'
Prev node '4294967295' for src_node '290'
Added 6 bits to 'mem_bottom_track_5' under 'sb_1__1_'
Added 'mem_bottom_track_7' under 'sb_1__1_'
Prev node '96' for src_node '292'
Path: 0 -> Driver node '174' for src_node '292'
Path: 1 -> Driver node '91' for src_node '292'
Path: 2 -> Driver node '96' for src_node '292'
Added 6 bits to 'mem_bottom_track_7' under 'sb_1__1_'
Added 'mem_bottom_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '294'
Added 2 bits to 'mem_bottom_track_9' under 'sb_1__1_'
Added 'mem_bottom_track_11' under 'sb_1__1_'
Prev node '4294967295' for src_node '296'
Added 2 bits to 'mem_bottom_track_11' under 'sb_1__1_'
Added 'mem_bottom_track_13' under 'sb_1__1_'
Prev node '99' for src_node '298'
Path: 0 -> Driver node '177' for src_node '298'
Path: 1 -> Driver node '99' for src_node '298'
Added 2 bits to 'mem_bottom_track_13' under 'sb_1__1_'
Added 'mem_bottom_track_15' under 'sb_1__1_'
Prev node '257' for src_node '300'
Path: 0 -> Driver node '178' for src_node '300'
Path: 1 -> Driver node '90' for src_node '300'
Path: 2 -> Driver node '257' for src_node '300'
Added 2 bits to 'mem_bottom_track_15' under 'sb_1__1_'
Added 'mem_bottom_track_17' under 'sb_1__1_'
Prev node '4294967295' for src_node '302'
Added 2 bits to 'mem_bottom_track_17' under 'sb_1__1_'
Added 'mem_bottom_track_19' under 'sb_1__1_'
Prev node '261' for src_node '304'
Path: 0 -> Driver node '91' for src_node '304'
Path: 1 -> Driver node '261' for src_node '304'
Added 2 bits to 'mem_bottom_track_19' under 'sb_1__1_'
Added 'mem_bottom_track_21' under 'sb_1__1_'
Prev node '4294967295' for src_node '306'
Added 2 bits to 'mem_bottom_track_21' under 'sb_1__1_'
Added 'mem_left_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '242'
Added 2 bits to 'mem_left_track_1' under 'sb_1__1_'
Added 'mem_left_track_3' under 'sb_1__1_'
Prev node '285' for src_node '244'
Path: 0 -> Driver node '285' for src_node '244'
Added 2 bits to 'mem_left_track_3' under 'sb_1__1_'
Added 'mem_left_track_5' under 'sb_1__1_'
Prev node '4294967295' for src_node '246'
Added 2 bits to 'mem_left_track_5' under 'sb_1__1_'
Added 'mem_left_track_7' under 'sb_1__1_'
Prev node '289' for src_node '248'
Path: 0 -> Driver node '289' for src_node '248'
Added 2 bits to 'mem_left_track_7' under 'sb_1__1_'
Added 'mem_left_track_9' under 'sb_1__1_'
Prev node '291' for src_node '250'
Path: 0 -> Driver node '291' for src_node '250'
Added 2 bits to 'mem_left_track_9' under 'sb_1__1_'
Added 'mem_left_track_11' under 'sb_1__1_'
Prev node '293' for src_node '252'
Path: 0 -> Driver node '293' for src_node '252'
Added 2 bits to 'mem_left_track_11' under 'sb_1__1_'
Added 'mem_left_track_13' under 'sb_1__1_'
Prev node '295' for src_node '254'
Path: 0 -> Driver node '295' for src_node '254'
Added 2 bits to 'mem_left_track_13' under 'sb_1__1_'
Added 'mem_left_track_15' under 'sb_1__1_'
Prev node '4294967295' for src_node '256'
Added 2 bits to 'mem_left_track_15' under 'sb_1__1_'
	Done
Done
Generating bitstream for X-direction Connection blocks ...
	Generating bitstream for X-direction Connection Block [1][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:132 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:133 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:134 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:135 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:136 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:137 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__0_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:138 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:139 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:140 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_8' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:141 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_9' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'. Details: IPIN:142 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_10' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_10' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '11'. Details: IPIN:143 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_11' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_11' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '12'. Details: IPIN:144 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_12' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_12' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '13'. Details: IPIN:145 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_13' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_13' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '14'. Details: IPIN:146 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_14' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_14' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '15'. Details: IPIN:147 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_15' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_15' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '16'. Details: IPIN:148 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_16' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_16' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '17'. Details: IPIN:149 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_17' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_17' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '18'. Details: IPIN:150 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_18' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_18' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '19'. Details: IPIN:151 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_19' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_19' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:24 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_0' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:25 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_1' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:26 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_2' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:27 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_3' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:28 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_4' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:29 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_5' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:30 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_6' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:31 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_7' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_1__0_'
	Done

	Generating bitstream for X-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:211 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:212 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:213 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:214 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:215 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:216 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:217 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:218 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__1_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_1__1_'
	Done
Done
Generating bitstream for Y-direction Connection blocks ...
	Generating bitstream for Y-direction Connection Block [0][1]
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:56 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_0' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:57 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_1' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:58 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_2' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:59 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_3' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:60 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_4' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:61 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_5' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:62 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_6' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:63 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_7' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__1_'
	Done

	Generating bitstream for Y-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:179 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_0' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:180 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_1' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:181 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_2' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:182 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_3' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:183 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_4' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:184 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_5' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:185 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_6' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_1__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:186 side: (LEFT,) (2,1,0)
Added 'mem_left_ipin_7' under 'cby_1__1_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:112 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_0' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:113 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_1' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:114 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_2' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:115 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_3' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:116 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_4' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:117 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_5' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:118 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_6' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:119 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_7' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:120 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_8' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_8' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:121 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_9' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_9' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '10'. Details: IPIN:122 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_10' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_10' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '11'. Details: IPIN:123 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_11' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_11' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '12'. Details: IPIN:124 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_12' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_12' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '13'. Details: IPIN:125 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_13' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_13' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '14'. Details: IPIN:126 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_14' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_14' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '15'. Details: IPIN:127 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_15' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_15' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '16'. Details: IPIN:128 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_16' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_16' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '17'. Details: IPIN:129 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_17' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_17' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '18'. Details: IPIN:130 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_18' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_18' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '19'. Details: IPIN:131 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_19' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_19' under 'cby_1__1_'
	Done
Done
Done
Decoded 2350 configuration bits into 439 blocks

Build fabric-independent bitstream for implementation 'counter'
 took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Overwrite Bitstream


Overwrite Bitstream
 took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Warning 62: Directory path is empty and nothing will be created.
Write 2350 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 2350 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.01 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Build non-fabric bitstream for implementation 'counter'

Done

Build non-fabric bitstream for implementation 'counter'
 took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_18' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_20' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_20' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_19' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_21' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_10' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_11' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_12' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_13' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_14' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_15' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_16' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_17' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_18' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_19' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_right_2__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_top_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_21' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_10' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_11' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_12' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_13' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_14' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_15' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_16' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_17' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_18' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_19' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_1__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Built 2350 configuration bits for fabric

Build fabric dependent bitstream
 took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: off
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 63: Directory path is empty and nothing will be created.
Write 2350 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 2350 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--constant_undriven_inputs: off
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: off
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v' for primitive pb_type 'adder' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing Verilog netlists for logic tile 'mult_36' ...
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v' for primitive pb_type 'mult_36x36' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v' for pb_type 'mult_36x36_slice' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36_.v' for pb_type 'mult_36' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36_'...Done
Done

Writing Verilog netlists for logic tile 'memory' ...
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v' for primitive pb_type 'mem_1024x8_dp' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp'...Done
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_memory_.v' for pb_type 'memory' ...
Writing Verilog codes of pb_type 'logical_tile_memory_mode_memory_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Writing Verilog Netlist './SRC/lb/grid_memory.v' for physical_tile 'memory'...Done
Writing Verilog Netlist './SRC/lb/grid_mult_36.v' for physical_tile 'mult_36'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 71 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.04 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path counter_output_verilog.v  --include_signal_init --bitstream fabric_bitstream.bit --pin_constraints_file /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/pin_constraints_reset.xml --bus_group_file /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/counter8_bus_group.xml

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--dut_module: off
--bitstream: fabric_bitstream.bit
--simulator: off
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/pin_constraints_reset.xml
--bus_group_file, -bgf: /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/counter8_bus_group.xml
--reference_benchmark_file_path: counter_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Read Pin Constraints
Read Pin Constraints took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Read Bus Group
Read Bus Group took 0.00 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric

Warning 64: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'counter'
Will use 2351 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'counter' took 0.03 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.03 seconds (max_rss 65.1 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.4664 seconds

Thank you for using OpenFPGA!
Incr Slack updates 77 in 0.000201122 sec
Full Max Req/Worst Slack updates 5 in 1.12e-05 sec
Incr Max Req/Worst Slack updates 72 in 9.64e-05 sec
Incr Criticality updates 63 in 0.000184081 sec
Full Criticality updates 14 in 3.608e-05 sec
0