/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [9:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [23:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_16z | ~(celloutsig_1_8z[0]);
  assign celloutsig_0_7z = in_data[24] | ~(celloutsig_0_3z[0]);
  assign celloutsig_1_5z = celloutsig_1_0z[0] ^ celloutsig_1_0z[5];
  assign celloutsig_1_18z = celloutsig_1_0z / { 1'h1, celloutsig_1_10z[8:0] };
  assign celloutsig_1_16z = celloutsig_1_3z[15:0] == { celloutsig_1_0z[2:1], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_9z = { 1'h0, celloutsig_0_2z, celloutsig_0_4z } == celloutsig_0_0z[11:9];
  assign celloutsig_0_2z = { in_data[93:78], celloutsig_0_1z } == in_data[68:52];
  assign celloutsig_0_1z = celloutsig_0_0z[13:11] >= celloutsig_0_0z[12:10];
  assign celloutsig_1_2z = in_data[104:97] >= { celloutsig_1_0z[9:4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_24z = celloutsig_0_23z[14:10] > celloutsig_0_5z[5:1];
  assign celloutsig_0_4z = { celloutsig_0_0z[5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } && { celloutsig_0_0z[12:6], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z[14:6], celloutsig_0_5z } && { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_8z & ~(celloutsig_0_5z[9]);
  assign celloutsig_1_1z = celloutsig_1_0z[8] & ~(celloutsig_1_0z[6]);
  assign celloutsig_1_4z = celloutsig_1_2z ? in_data[120:116] : celloutsig_1_0z[5:1];
  assign celloutsig_1_8z = celloutsig_1_5z ? celloutsig_1_0z[7:4] : celloutsig_1_6z[4:1];
  assign celloutsig_0_0z = - in_data[46:31];
  assign celloutsig_0_23z = - { celloutsig_0_10z[4:0], celloutsig_0_11z[5:2], 1'h1, celloutsig_0_11z[0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z, 1'h1 };
  assign celloutsig_0_3z = - { in_data[43:42], celloutsig_0_2z };
  assign celloutsig_1_6z = - { in_data[110:106], celloutsig_1_0z };
  assign celloutsig_1_10z = ~ { celloutsig_1_6z[10:5], celloutsig_1_4z };
  assign celloutsig_0_5z = ~ in_data[55:36];
  assign celloutsig_1_15z = celloutsig_1_3z[19:8] <<< celloutsig_1_6z[13:2];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = in_data[23:16];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[164:155];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 24'h000000;
    else if (clkin_data[32]) celloutsig_1_3z = in_data[157:134];
  assign { celloutsig_0_11z[0], celloutsig_0_11z[2], celloutsig_0_11z[5:3] } = ~ { celloutsig_0_9z, celloutsig_0_7z, in_data[57:55] };
  assign celloutsig_0_11z[1] = 1'h1;
  assign { out_data[137:128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
