# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4

PortSystem              1.0

name                    verilator
version                 4.104
revision                0
categories              science electronics
license                 {LGPL-3 Artistic-2}
maintainers             {mcalhoun @MarcusCalhoun-Lopez} openmaintainer
platforms               darwin
description             Verilog compiler and simulator
long_description        Verilator is a ${description}.

homepage                https://www.veripool.org/wiki/verilator

master_sites            https://www.veripool.org/ftp

extract.suffix          .tgz

checksums               rmd160  071de6ea17075b8f8563579ce54a34b9f150f0c0 \
                        sha256  3c65e11b6dbd8f3119ee580f404b6db733f57f7ba167e7140ba03371e489dd72 \
                        size    2784494

compiler.cxx_standard   2014

installs_libs           no

depends_build-append    port:perl5.28
configure.perl          ${prefix}/bin/perl5.28

depends_build-append    port:flex
configure.env-append    LEX=${prefix}/bin/flex

depends_build-append    port:grep
configure.env-append    GREP=${prefix}/bin/grep

#avoid
#    In file included from ../V3ParseGrammar.cpp:22:
#    verilog.c:686:40: warning: '/*' within block comment [-Wcomment]
#        yVL_CLOCK = 610,               /* "/*verilator sc_clock*/"  */
#                                           ^
#    verilog.c:686:62: warning: missing terminating '"' character [-Winvalid-pp-token]
#        yVL_CLOCK = 610,               /* "/*verilator sc_clock*/"  */
#                                                                 ^
#    verilog.c:686:62: error: expected identifier
#depends_build-append    port:bison
#configure.env-append    YACC=${prefix}/bin/bison
configure.env-append    YACC=/usr/bin/bison

livecheck.url           https://www.veripool.org
livecheck.regex         "Verilator (\\d+(?:\\.\\d+)*) Released"
