{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708499753523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708499753531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 23:15:53 2024 " "Processing started: Tue Feb 20 23:15:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708499753531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499753531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499753531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708499754589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708499754589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5/synthesis/lab5.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_irq_mapper " "Found entity 1: lab5_irq_mapper" {  } { { "lab5/synthesis/submodules/lab5_irq_mapper.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0 " "Found entity 1: lab5_mm_interconnect_0" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab5_mm_interconnect_0_avalon_st_adapter" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab5_mm_interconnect_0_rsp_mux_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763533 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_mux " "Found entity 1: lab5_mm_interconnect_0_rsp_mux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_demux " "Found entity 1: lab5_mm_interconnect_0_rsp_demux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab5_mm_interconnect_0_cmd_mux_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_mux " "Found entity 1: lab5_mm_interconnect_0_cmd_mux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab5_mm_interconnect_0_cmd_demux_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_demux " "Found entity 1: lab5_mm_interconnect_0_cmd_demux" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_003_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763548 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_003 " "Found entity 2: lab5_mm_interconnect_0_router_003" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_002_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763550 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_002 " "Found entity 2: lab5_mm_interconnect_0_router_002" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_001_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763552 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_001 " "Found entity 2: lab5_mm_interconnect_0_router_001" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708499763554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_default_decode" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763555 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router " "Found entity 2: lab5_mm_interconnect_0_router" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab5/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_timer " "Found entity 1: lab5_timer" {  } { { "lab5/synthesis/submodules/lab5_timer.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_spi_0 " "Found entity 1: lab5_spi_0" {  } { { "lab5/synthesis/submodules/lab5_spi_0.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor " "Found entity 1: lab5_processor" {  } { { "lab5/synthesis/submodules/lab5_processor.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_register_bank_a_module " "Found entity 1: lab5_processor_cpu_register_bank_a_module" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_processor_cpu_register_bank_b_module " "Found entity 2: lab5_processor_cpu_register_bank_b_module" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_processor_cpu_nios2_oci_debug " "Found entity 3: lab5_processor_cpu_nios2_oci_debug" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_processor_cpu_nios2_oci_break " "Found entity 4: lab5_processor_cpu_nios2_oci_break" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_processor_cpu_nios2_oci_xbrk " "Found entity 5: lab5_processor_cpu_nios2_oci_xbrk" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab5_processor_cpu_nios2_oci_dbrk " "Found entity 6: lab5_processor_cpu_nios2_oci_dbrk" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab5_processor_cpu_nios2_oci_itrace " "Found entity 7: lab5_processor_cpu_nios2_oci_itrace" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab5_processor_cpu_nios2_oci_td_mode " "Found entity 8: lab5_processor_cpu_nios2_oci_td_mode" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab5_processor_cpu_nios2_oci_dtrace " "Found entity 9: lab5_processor_cpu_nios2_oci_dtrace" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab5_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab5_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab5_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab5_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab5_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab5_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab5_processor_cpu_nios2_oci_fifo " "Found entity 13: lab5_processor_cpu_nios2_oci_fifo" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab5_processor_cpu_nios2_oci_pib " "Found entity 14: lab5_processor_cpu_nios2_oci_pib" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab5_processor_cpu_nios2_oci_im " "Found entity 15: lab5_processor_cpu_nios2_oci_im" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab5_processor_cpu_nios2_performance_monitors " "Found entity 16: lab5_processor_cpu_nios2_performance_monitors" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab5_processor_cpu_nios2_avalon_reg " "Found entity 17: lab5_processor_cpu_nios2_avalon_reg" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab5_processor_cpu_ociram_sp_ram_module " "Found entity 18: lab5_processor_cpu_ociram_sp_ram_module" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab5_processor_cpu_nios2_ocimem " "Found entity 19: lab5_processor_cpu_nios2_ocimem" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab5_processor_cpu_nios2_oci " "Found entity 20: lab5_processor_cpu_nios2_oci" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab5_processor_cpu " "Found entity 21: lab5_processor_cpu" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_sysclk " "Found entity 1: lab5_processor_cpu_debug_slave_sysclk" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_tck " "Found entity 1: lab5_processor_cpu_debug_slave_tck" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_wrapper " "Found entity 1: lab5_processor_cpu_debug_slave_wrapper" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_test_bench " "Found entity 1: lab5_processor_cpu_test_bench" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_pio " "Found entity 1: lab5_pio" {  } { { "lab5/synthesis/submodules/lab5_pio.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_memory " "Found entity 1: lab5_memory" {  } { { "lab5/synthesis/submodules/lab5_memory.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5/synthesis/submodules/lab5_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_jtag_uart_sim_scfifo_w " "Found entity 1: lab5_jtag_uart_sim_scfifo_w" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763618 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_jtag_uart_scfifo_w " "Found entity 2: lab5_jtag_uart_scfifo_w" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763618 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_jtag_uart_sim_scfifo_r " "Found entity 3: lab5_jtag_uart_sim_scfifo_r" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763618 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_jtag_uart_scfifo_r " "Found entity 4: lab5_jtag_uart_scfifo_r" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763618 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_jtag_uart " "Found entity 5: lab5_jtag_uart" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5top " "Found entity 1: lab5top" {  } { { "lab5top.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499763621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499763621 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_spi_0.v(402) " "Verilog HDL or VHDL warning at lab5_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_spi_0.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1708499763633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5top " "Elaborating entity \"lab5top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708499763707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:u0 " "Elaborating entity \"lab5\" for hierarchy \"lab5:u0\"" {  } { { "lab5top.sv" "u0" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499763716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart lab5:u0\|lab5_jtag_uart:jtag_uart " "Elaborating entity \"lab5_jtag_uart\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\"" {  } { { "lab5/synthesis/lab5.v" "jtag_uart" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499763735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart_scfifo_w lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w " "Elaborating entity \"lab5_jtag_uart_scfifo_w\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "the_lab5_jtag_uart_scfifo_w" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499763745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "wfifo" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499763950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499763958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499763958 ""}  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499763958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499764008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499764008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499764032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499764032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499764056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499764056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499764112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499764112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499764194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499764194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499764248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499764248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart_scfifo_r lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_r:the_lab5_jtag_uart_scfifo_r " "Elaborating entity \"lab5_jtag_uart_scfifo_r\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_r:the_lab5_jtag_uart_scfifo_r\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "the_lab5_jtag_uart_scfifo_r" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "lab5_jtag_uart_alt_jtag_atlantic" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499764572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499764572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499764572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499764572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499764572 ""}  } { { "lab5/synthesis/submodules/lab5_jtag_uart.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499764572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499765124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499765254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_memory lab5:u0\|lab5_memory:memory " "Elaborating entity \"lab5_memory\" for hierarchy \"lab5:u0\|lab5_memory:memory\"" {  } { { "lab5/synthesis/lab5.v" "memory" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499765295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_memory.v" "the_altsyncram" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499765384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_memory.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499765397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_memory.hex " "Parameter \"init_file\" = \"lab5_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499765397 ""}  } { { "lab5/synthesis/submodules/lab5_memory.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499765397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46m1 " "Found entity 1: altsyncram_46m1" {  } { { "db/altsyncram_46m1.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/altsyncram_46m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499765465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499765465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46m1 lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_46m1:auto_generated " "Elaborating entity \"altsyncram_46m1\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_46m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499765466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499766357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499766357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_46m1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_46m1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_46m1.tdf" "decode3" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/altsyncram_46m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499766409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499766409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_46m1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_46m1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_46m1.tdf" "mux2" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/altsyncram_46m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_pio lab5:u0\|lab5_pio:pio " "Elaborating entity \"lab5_pio\" for hierarchy \"lab5:u0\|lab5_pio:pio\"" {  } { { "lab5/synthesis/lab5.v" "pio" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor lab5:u0\|lab5_processor:processor " "Elaborating entity \"lab5_processor\" for hierarchy \"lab5:u0\|lab5_processor:processor\"" {  } { { "lab5/synthesis/lab5.v" "processor" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu " "Elaborating entity \"lab5_processor_cpu\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\"" {  } { { "lab5/synthesis/submodules/lab5_processor.v" "cpu" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_test_bench lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_test_bench:the_lab5_processor_cpu_test_bench " "Elaborating entity \"lab5_processor_cpu_test_bench\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_test_bench:the_lab5_processor_cpu_test_bench\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_test_bench" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_register_bank_a_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a " "Elaborating entity \"lab5_processor_cpu_register_bank_a_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_register_bank_a" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_altsyncram" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499766992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499766994 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499766994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499767048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499767048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_register_bank_b_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_b_module:lab5_processor_cpu_register_bank_b " "Elaborating entity \"lab5_processor_cpu_register_bank_b_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_b_module:lab5_processor_cpu_register_bank_b\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_register_bank_b" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci " "Elaborating entity \"lab5_processor_cpu_nios2_oci\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_debug lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug " "Elaborating entity \"lab5_processor_cpu_nios2_oci_debug\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_debug" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_altera_std_synchronizer" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767171 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499767171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_break lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_break:the_lab5_processor_cpu_nios2_oci_break " "Elaborating entity \"lab5_processor_cpu_nios2_oci_break\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_break:the_lab5_processor_cpu_nios2_oci_break\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_break" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_xbrk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_xbrk:the_lab5_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"lab5_processor_cpu_nios2_oci_xbrk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_xbrk:the_lab5_processor_cpu_nios2_oci_xbrk\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_xbrk" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_dbrk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dbrk:the_lab5_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"lab5_processor_cpu_nios2_oci_dbrk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dbrk:the_lab5_processor_cpu_nios2_oci_dbrk\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_dbrk" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_itrace lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_itrace:the_lab5_processor_cpu_nios2_oci_itrace " "Elaborating entity \"lab5_processor_cpu_nios2_oci_itrace\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_itrace:the_lab5_processor_cpu_nios2_oci_itrace\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_itrace" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_dtrace lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"lab5_processor_cpu_nios2_oci_dtrace\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_dtrace" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_td_mode lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\|lab5_processor_cpu_nios2_oci_td_mode:lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab5_processor_cpu_nios2_oci_td_mode\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\|lab5_processor_cpu_nios2_oci_td_mode:lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_compute_input_tm_cnt lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab5_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo_wrptr_inc lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo_cnt_inc lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_pib lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_pib:the_lab5_processor_cpu_nios2_oci_pib " "Elaborating entity \"lab5_processor_cpu_nios2_oci_pib\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_pib:the_lab5_processor_cpu_nios2_oci_pib\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_pib" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_im lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_im:the_lab5_processor_cpu_nios2_oci_im " "Elaborating entity \"lab5_processor_cpu_nios2_oci_im\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_im:the_lab5_processor_cpu_nios2_oci_im\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_im" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_avalon_reg lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_avalon_reg:the_lab5_processor_cpu_nios2_avalon_reg " "Elaborating entity \"lab5_processor_cpu_nios2_avalon_reg\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_avalon_reg:the_lab5_processor_cpu_nios2_avalon_reg\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_avalon_reg" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_ocimem lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem " "Elaborating entity \"lab5_processor_cpu_nios2_ocimem\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_ocimem" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_ociram_sp_ram_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram " "Elaborating entity \"lab5_processor_cpu_ociram_sp_ram_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_ociram_sp_ram" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_altsyncram" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767395 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499767395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499767450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499767450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_wrapper lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper " "Elaborating entity \"lab5_processor_cpu_debug_slave_wrapper\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_debug_slave_wrapper" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_tck lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_tck:the_lab5_processor_cpu_debug_slave_tck " "Elaborating entity \"lab5_processor_cpu_debug_slave_tck\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_tck:the_lab5_processor_cpu_debug_slave_tck\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "the_lab5_processor_cpu_debug_slave_tck" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_sysclk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_sysclk:the_lab5_processor_cpu_debug_slave_sysclk " "Elaborating entity \"lab5_processor_cpu_debug_slave_sysclk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_sysclk:the_lab5_processor_cpu_debug_slave_sysclk\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "the_lab5_processor_cpu_debug_slave_sysclk" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "lab5_processor_cpu_debug_slave_phy" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708499767608 ""}  } { { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708499767608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_spi_0 lab5:u0\|lab5_spi_0:spi_0 " "Elaborating entity \"lab5_spi_0\" for hierarchy \"lab5:u0\|lab5_spi_0:spi_0\"" {  } { { "lab5/synthesis/lab5.v" "spi_0" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_timer lab5:u0\|lab5_timer:timer " "Elaborating entity \"lab5_timer\" for hierarchy \"lab5:u0\|lab5_timer:timer\"" {  } { { "lab5/synthesis/lab5.v" "timer" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab5_mm_interconnect_0\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab5/synthesis/lab5.v" "mm_interconnect_0" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_data_master_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_debug_mem_slave_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "memory_s1_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "pio_s1_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_data_master_agent" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499767988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router " "Elaborating entity \"lab5_mm_interconnect_0_router\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\|lab5_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\|lab5_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab5_mm_interconnect_0_router_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router_001" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_001_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\|lab5_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\|lab5_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_002 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab5_mm_interconnect_0_router_002\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router_002" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_002_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\|lab5_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\|lab5_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_003 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab5_mm_interconnect_0_router_003\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "router_003" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_003_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\|lab5_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\|lab5_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_demux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab5_mm_interconnect_0_cmd_demux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_demux" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_demux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab5_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_mux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab5_mm_interconnect_0_cmd_mux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_mux" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_mux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab5_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_demux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab5_mm_interconnect_0_rsp_demux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "rsp_demux" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_mux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab5_mm_interconnect_0_rsp_mux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "rsp_mux" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_mux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab5_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_avalon_st_adapter lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab5_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_irq_mapper lab5:u0\|lab5_irq_mapper:irq_mapper " "Elaborating entity \"lab5_irq_mapper\" for hierarchy \"lab5:u0\|lab5_irq_mapper:irq_mapper\"" {  } { { "lab5/synthesis/lab5.v" "irq_mapper" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab5/synthesis/lab5.v" "rst_controller" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/lab5.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499768319 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1708499769170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.20.23:16:12 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2024.02.20.23:16:12 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499772851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499775431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499775574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499778944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499779027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499779118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499779224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499779229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499779230 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1708499779937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499780152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499780228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499780231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499780285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780358 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499780358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708499780416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499780416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708499783051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red GND " "Pin \"red\" is stuck at GND" {  } { { "lab5top.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708499783904 "|lab5top|red"} { "Warning" "WMLS_MLS_STUCK_PIN" "green GND " "Pin \"green\" is stuck at GND" {  } { { "lab5top.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708499783904 "|lab5top|green"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue GND " "Pin \"blue\" is stuck at GND" {  } { { "lab5top.sv" "" { Text "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/lab5top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708499783904 "|lab5top|blue"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708499783904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499784096 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708499785272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499785522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/ELEX7660DigitalSystemDesign/lab5/output_files/lab5.map.smsg " "Generated suppressed messages file D:/Workspace/ELEX7660DigitalSystemDesign/lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499785966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708499788109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708499788109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2166 " "Implemented 2166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708499788351 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708499788351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1911 " "Implemented 1911 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708499788351 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1708499788351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708499788351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708499788392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 23:16:28 2024 " "Processing ended: Tue Feb 20 23:16:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708499788392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708499788392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708499788392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708499788392 ""}
