
isr_final_demo.elf:     file format elf32-littlenios2
isr_final_demo.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000801b4

Program Header:
    LOAD off    0x00001000 vaddr 0x00080000 paddr 0x00080000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00080020 paddr 0x00080020 align 2**12
         filesz 0x00001dc8 memsz 0x00001dc8 flags r-x
    LOAD off    0x00002de8 vaddr 0x00081de8 paddr 0x000820c8 align 2**12
         filesz 0x000002e0 memsz 0x000002e0 flags rw-
    LOAD off    0x000033a8 vaddr 0x000823a8 paddr 0x000823a8 align 2**12
         filesz 0x00000000 memsz 0x00000124 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00080000  00080000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00080020  00080020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001c08  000801b4  000801b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000002c  00081dbc  00081dbc  00002dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000002e0  00081de8  000820c8  00002de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000124  000823a8  000823a8  000033a8  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000030c8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000478  00000000  00000000  000030f0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000006b5  00000000  00000000  00003568  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000715d  00000000  00000000  00003c1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001bdb  00000000  00000000  0000ad7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000535a  00000000  00000000  0000c955  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000770  00000000  00000000  00011cb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000089f  00000000  00000000  00012420  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a47  00000000  00000000  00012cbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  00013708  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  00013728  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00014ff7  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00014ffa  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00014ffd  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00014ffe  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00014fff  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00015003  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00015007  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0001500b  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00015014  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0001501d  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000012  00000000  00000000  00015026  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000001a  00000000  00000000  00015038  2**0
                  CONTENTS, READONLY
 29 .jdi          000056a0  00000000  00000000  00015052  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0003da02  00000000  00000000  0001a6f2  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00080000 l    d  .entry	00000000 .entry
00080020 l    d  .exceptions	00000000 .exceptions
000801b4 l    d  .text	00000000 .text
00081dbc l    d  .rodata	00000000 .rodata
00081de8 l    d  .rwdata	00000000 .rwdata
000823a8 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000801ec l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00080314 l     F .text	00000058 interruptServiceRoutine
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00080778 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00081de8 l     O .rwdata	0000002c jtag_uart
000808b8 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00080b48 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_close.c
00080d44 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00080dc0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00080ea0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000811fc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00081338 l     F .text	000000dc alt_file_locked
0008159c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00081b98 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 impure.c
00081fbc l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 alt_exit.c
00081d58 l     F .text	00000040 alt_sim_halt
000807e4 g     F .text	0000005c alt_main
000823cc g     O .bss	00000100 alt_irq
000820c8 g       *ABS*	00000000 __flash_rwdata_start
00000000  w      *UND*	00000000 __errno
00080000 g     F .entry	0000001c __reset
00080020 g       *ABS*	00000000 __flash_exceptions_start
000823c8 g     O .bss	00000004 errno
000823b8 g     O .bss	00000004 alt_argv
0008a09c g       *ABS*	00000000 _gp
00081e3c g     O .rwdata	00000180 alt_fd_list
00081820 g     F .text	00000094 alt_find_dev
000812c0 g     F .text	00000078 alt_io_redirect
000809a0 g     F .text	00000104 altera_avalon_jtag_uart_read
00081a8c g     F .text	00000090 alt_icache_flush
000820b0 g     O .rwdata	00000004 alt_max_fd
00080538 g     F .text	000001c0 alt_irq_register
000820c4 g     O .rwdata	00000004 _global_impure_ptr
000824cc g       *ABS*	00000000 __bss_end
00081104 g     F .text	000000f8 alt_iic_isr_register
000816f4 g     F .text	0000010c alt_tick
000810bc g     F .text	00000048 alt_ic_irq_enabled
0008165c g     F .text	00000098 alt_alarm_stop
000823b0 g     O .bss	00000004 alt_irq_active
00080000 g       *ABS*	00000000 __alt_mem_onchip_mem
000800ec g     F .exceptions	000000c8 alt_irq_handler
00081e14 g     O .rwdata	00000028 alt_dev_null
00080da4 g     F .text	0000001c alt_dcache_flush_all
000820c8 g       *ABS*	00000000 __ram_rwdata_end
000820a8 g     O .rwdata	00000008 alt_dev_list
00081de8 g       *ABS*	00000000 __ram_rodata_end
0008036c g     F .text	000000b0 interrupt0
000824cc g       *ABS*	00000000 end
000823a8 g     O .bss	00000004 GP1_val
00085000 g       *ABS*	00000000 __alt_stack_pointer
00080bb8 g     F .text	00000090 alt_avalon_timer_sc_init
00080aa4 g     F .text	000000a4 altera_avalon_jtag_uart_write
00081b9c g     F .text	000001bc __call_exitprocs
000801b4 g     F .text	0000003c _start
000823c0 g     O .bss	00000004 _alt_tick_rate
000823c4 g     O .bss	00000004 _alt_nticks
00080874 g     F .text	00000044 alt_sys_init
00081de8 g       *ABS*	00000000 __ram_rwdata_start
00081dbc g       *ABS*	00000000 __ram_rodata_start
0008041c g     F .text	000000d0 interrupt1
000808f0 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
000819d4 g     F .text	000000b8 alt_get_fd
00081b3c g     F .text	0000003c memcmp
000824cc g       *ABS*	00000000 __alt_stack_base
000818b4 g     F .text	00000120 alt_find_file
00080dec g     F .text	000000b4 alt_dev_llist_insert
000823a8 g       *ABS*	00000000 __bss_start
000801f0 g     F .text	00000124 main
000823bc g     O .bss	00000004 alt_envp
00080948 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
000820b4 g     O .rwdata	00000004 alt_errno
000804ec g     F .text	0000004c interruptMode
00081dbc g       *ABS*	00000000 __flash_rodata_start
00080840 g     F .text	00000034 alt_irq_init
000815fc g     F .text	00000060 alt_release_fd
000820c0 g     O .rwdata	00000004 _impure_ptr
000823b4 g     O .bss	00000004 alt_argc
00080020 g       .exceptions	00000000 alt_irq_entry
000820a0 g     O .rwdata	00000008 alt_fs_list
00080020 g       *ABS*	00000000 __ram_exceptions_start
00080f30 g     F .text	00000050 alt_ic_isr_register
000820c8 g       *ABS*	00000000 _edata
000824cc g       *ABS*	00000000 _end
000801b4 g       *ABS*	00000000 __ram_exceptions_end
0008101c g     F .text	000000a0 alt_ic_irq_disable
00081800 g     F .text	00000020 altera_nios2_qsys_irq_init
00081b1c g     F .text	00000020 exit
00085000 g       *ABS*	00000000 __alt_data_end
00080020 g     F .exceptions	00000000 alt_exception
00081d98 g     F .text	00000020 _exit
00081b78 g     F .text	00000020 strlen
00081414 g     F .text	00000188 open
00080f00 g     F .text	00000030 alt_icache_flush_all
0008209c g     O .rwdata	00000004 alt_priority_mask
00080f80 g     F .text	0000009c alt_ic_irq_enable
000820b8 g     O .rwdata	00000008 alt_alarm_list
000823ac g     O .bss	00000004 GP0_val
00080c48 g     F .text	000000fc close
000806f8 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00080000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   80000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
   80004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   80008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   8000c:	00bffd16 	blt	zero,r2,80004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   80010:	00400234 	movhi	at,8
    ori r1, r1, %lo(_start)
   80014:	08406d14 	ori	at,at,436
    jmp r1
   80018:	0800683a 	jmp	at
   8001c:	00000000 	call	0 <__reset-0x80000>

Disassembly of section .exceptions:

00080020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
   80020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
   80024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
   80028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   8002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   80030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   80034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   80038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   8003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   80040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
   80044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
   80048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   8004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   80050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   80054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   80058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   8005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   80060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   80064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   80068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   8006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   80070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   80074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   80078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   8007c:	10000326 	beq	r2,zero,8008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   80080:	20000226 	beq	r4,zero,8008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   80084:	00800ec0 	call	800ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   80088:	00000306 	br	80098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
   8008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
   80090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
   80094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   80098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   8009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   800a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   800a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   800a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   800ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   800b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   800b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   800b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   800bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   800c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
   800c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   800c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   800cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   800d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   800d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   800d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   800dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   800e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
   800e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   800e8:	ef80083a 	eret

000800ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   800ec:	defff904 	addi	sp,sp,-28
   800f0:	dfc00615 	stw	ra,24(sp)
   800f4:	df000515 	stw	fp,20(sp)
   800f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   800fc:	0005313a 	rdctl	r2,ipending
   80100:	e0bffc15 	stw	r2,-16(fp)

  return active;
   80104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   80108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
   8010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   80110:	00800044 	movi	r2,1
   80114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   80118:	e0ffff17 	ldw	r3,-4(fp)
   8011c:	e0bffe17 	ldw	r2,-8(fp)
   80120:	1884703a 	and	r2,r3,r2
   80124:	1005003a 	cmpeq	r2,r2,zero
   80128:	1000161e 	bne	r2,zero,80184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   8012c:	e0bffd17 	ldw	r2,-12(fp)
   80130:	00c00234 	movhi	r3,8
   80134:	18c8f304 	addi	r3,r3,9164
   80138:	100490fa 	slli	r2,r2,3
   8013c:	10c5883a 	add	r2,r2,r3
   80140:	11400017 	ldw	r5,0(r2)
   80144:	e0bffd17 	ldw	r2,-12(fp)
   80148:	00c00234 	movhi	r3,8
   8014c:	18c8f304 	addi	r3,r3,9164
   80150:	100490fa 	slli	r2,r2,3
   80154:	10c5883a 	add	r2,r2,r3
   80158:	10800104 	addi	r2,r2,4
   8015c:	11000017 	ldw	r4,0(r2)
   80160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   80164:	0005313a 	rdctl	r2,ipending
   80168:	e0bffb15 	stw	r2,-20(fp)

  return active;
   8016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
   80170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
   80174:	e0bfff17 	ldw	r2,-4(fp)
   80178:	1004c03a 	cmpne	r2,r2,zero
   8017c:	103fe31e 	bne	r2,zero,8010c <alt_irq_handler+0x20>
   80180:	00000706 	br	801a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
   80184:	e0bffe17 	ldw	r2,-8(fp)
   80188:	1085883a 	add	r2,r2,r2
   8018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
   80190:	e0bffd17 	ldw	r2,-12(fp)
   80194:	10800044 	addi	r2,r2,1
   80198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   8019c:	003fde06 	br	80118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
   801a0:	e037883a 	mov	sp,fp
   801a4:	dfc00117 	ldw	ra,4(sp)
   801a8:	df000017 	ldw	fp,0(sp)
   801ac:	dec00204 	addi	sp,sp,8
   801b0:	f800283a 	ret

Disassembly of section .text:

000801b4 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   801b4:	06c00234 	movhi	sp,8
    ori sp, sp, %lo(__alt_stack_pointer)
   801b8:	ded40014 	ori	sp,sp,20480

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
   801bc:	06800234 	movhi	gp,8
    ori gp, gp, %lo(_gp)
   801c0:	d6a82714 	ori	gp,gp,41116
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   801c4:	00800234 	movhi	r2,8
    ori r2, r2, %lo(__bss_start)
   801c8:	1088ea14 	ori	r2,r2,9128

    movhi r3, %hi(__bss_end)
   801cc:	00c00234 	movhi	r3,8
    ori r3, r3, %lo(__bss_end)
   801d0:	18c93314 	ori	r3,r3,9420

    beq r2, r3, 1f
   801d4:	10c00326 	beq	r2,r3,801e4 <_start+0x30>

0:
    stw zero, (r2)
   801d8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   801dc:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   801e0:	10fffd36 	bltu	r2,r3,801d8 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   801e4:	00806f80 	call	806f8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   801e8:	00807e40 	call	807e4 <alt_main>

000801ec <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   801ec:	003fff06 	br	801ec <alt_after_alt_main>

000801f0 <main>:

static void interruptServiceRoutine();
int interruptMode();

int main()
{
   801f0:	defffb04 	addi	sp,sp,-20
   801f4:	dfc00415 	stw	ra,16(sp)
   801f8:	df000315 	stw	fp,12(sp)
   801fc:	df000304 	addi	fp,sp,12
	int readdata = 0;
   80200:	e03fff15 	stw	zero,-4(fp)

	// 0 -- HARDWARE  1 -- SOFTWARE
	int testingMode = 1;
   80204:	00800044 	movi	r2,1
   80208:	e0bffe15 	stw	r2,-8(fp)

	GP0_val = 0;
   8020c:	d020c415 	stw	zero,-31984(gp)
	GP1_val = 1;
   80210:	00800044 	movi	r2,1
   80214:	d0a0c315 	stw	r2,-31988(gp)


	int intMode = interruptMode();
   80218:	00804ec0 	call	804ec <interruptMode>
   8021c:	e0bffd15 	stw	r2,-12(fp)


	// Set up Control registers

	// Initialize the values of GP0 and GP1
	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val);
   80220:	d0e0c417 	ldw	r3,-31984(gp)
   80224:	00800604 	movi	r2,24
   80228:	10c00035 	stwio	r3,0(r2)
	IOWR_32DIRECT(REGFILE_0_BASE, GP1, GP1_val);
   8022c:	d0e0c317 	ldw	r3,-31988(gp)
   80230:	00800704 	movi	r2,28
   80234:	10c00035 	stwio	r3,0(r2)

	if (testingMode == HARDWARE)
   80238:	e0bffe17 	ldw	r2,-8(fp)
   8023c:	1004c03a 	cmpne	r2,r2,zero
   80240:	1000081e 	bne	r2,zero,80264 <main+0x74>
	{
		// Initliaze counter 0 to have the value of 1 second worth of counts
		IOWR_32DIRECT(REGFILE_0_BASE, T0CMP, SECOND);
   80244:	00c00404 	movi	r3,16
   80248:	00800c34 	movhi	r2,48
   8024c:	10abc204 	addi	r2,r2,-20728
   80250:	18800035 	stwio	r2,0(r3)
		// Initialize counter 1 to have a value smaller than counter 0
		IOWR_32DIRECT(REGFILE_0_BASE, T1CMP, SECOND/FREQUENCY);
   80254:	00c00504 	movi	r3,20
   80258:	00830d44 	movi	r2,3125
   8025c:	18800035 	stwio	r2,0(r3)
   80260:	00000906 	br	80288 <main+0x98>
	}
	else if (testingMode == SOFTWARE)
   80264:	e0bffe17 	ldw	r2,-8(fp)
   80268:	10800058 	cmpnei	r2,r2,1
   8026c:	1000061e 	bne	r2,zero,80288 <main+0x98>
	{
		// Initliaze counter 0 to have the value of 1 second worth of counts
		IOWR_32DIRECT(REGFILE_0_BASE, T0CMP, 0x1F);
   80270:	00c00404 	movi	r3,16
   80274:	008007c4 	movi	r2,31
   80278:	18800035 	stwio	r2,0(r3)
		// Initialize counter 1 to have a value smaller than counter 0
		IOWR_32DIRECT(REGFILE_0_BASE, T1CMP, 0xF);
   8027c:	00c00504 	movi	r3,20
   80280:	008003c4 	movi	r2,15
   80284:	18800035 	stwio	r2,0(r3)
	}

	// Reset both timers
	// T0RST(0) active high
	// T1RST(1) active high
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000003);
   80288:	00c00104 	movi	r3,4
   8028c:	008000c4 	movi	r2,3
   80290:	18800035 	stwio	r2,0(r3)

	// Enable both timers
	// T0CNTEN(2) active high
	// T1CNTEN(3) active high
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x0000000F);
   80294:	00c00104 	movi	r3,4
   80298:	008003c4 	movi	r2,15
   8029c:	18800035 	stwio	r2,0(r3)

	// Clear reset (keep timers active)
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x0000000C);
   802a0:	00c00104 	movi	r3,4
   802a4:	00800304 	movi	r2,12
   802a8:	18800035 	stwio	r2,0(r3)

	// Enable interrupts and the avalon interface interrupts
	// Enable T0INTEN(0) active high
	// Enable T1INTEN(1) active high
	// Enable AVINTDIS(5) active low
	IOWR_32DIRECT(REGFILE_0_BASE, INTCTL, 0x00000003);
   802ac:	0007883a 	mov	r3,zero
   802b0:	008000c4 	movi	r2,3
   802b4:	18800035 	stwio	r2,0(r3)

	// Register IRQ
	alt_irq_register(0,0, interruptServiceRoutine);
   802b8:	0009883a 	mov	r4,zero
   802bc:	000b883a 	mov	r5,zero
   802c0:	01800234 	movhi	r6,8
   802c4:	3180c504 	addi	r6,r6,788
   802c8:	00805380 	call	80538 <alt_irq_register>
   802cc:	00000006 	br	802d0 <main+0xe0>

	while (1)
	{
		// Poll
		if (intMode == POLL)
   802d0:	e0bffd17 	ldw	r2,-12(fp)
   802d4:	1004c03a 	cmpne	r2,r2,zero
   802d8:	103ffd1e 	bne	r2,zero,802d0 <main+0xe0>
		{
			// Poll T0INTSTS
			readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   802dc:	0005883a 	mov	r2,zero
   802e0:	10800037 	ldwio	r2,0(r2)
   802e4:	e0bfff15 	stw	r2,-4(fp)
			if (CHECK_BIT(readdata,2))
   802e8:	e0bfff17 	ldw	r2,-4(fp)
   802ec:	1080010c 	andi	r2,r2,4
   802f0:	1005003a 	cmpeq	r2,r2,zero
   802f4:	1000011e 	bne	r2,zero,802fc <main+0x10c>
			{
				/* UNCOMMENT THIS TO SHOW TIMER 1 INTERRUPT AND TIMER 0 INTERRUPT */
				// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000004);
				// while(1);
				interrupt0();
   802f8:	008036c0 	call	8036c <interrupt0>
			}
			if (CHECK_BIT(readdata,3))
   802fc:	e0bfff17 	ldw	r2,-4(fp)
   80300:	1080020c 	andi	r2,r2,8
   80304:	1005003a 	cmpeq	r2,r2,zero
   80308:	103ff11e 	bne	r2,zero,802d0 <main+0xe0>
			{
				/* UNCOMMENT THIS TO SHOW TIMER 1 INTERRUPT AND TIMER 1 INTERRUPT */
				// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000008);
				// while(1);
				interrupt1();
   8030c:	008041c0 	call	8041c <interrupt1>
		}
		// IRQ
		else if (intMode == AVALON)
		{
		}
	}
   80310:	003fef06 	br	802d0 <main+0xe0>

00080314 <interruptServiceRoutine>:
	return 0;
}


static void interruptServiceRoutine()
{
   80314:	defffd04 	addi	sp,sp,-12
   80318:	dfc00215 	stw	ra,8(sp)
   8031c:	df000115 	stw	fp,4(sp)
   80320:	df000104 	addi	fp,sp,4
	// Poll T0INTSTS
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   80324:	0005883a 	mov	r2,zero
   80328:	10800037 	ldwio	r2,0(r2)
   8032c:	e0bfff15 	stw	r2,-4(fp)
	if (CHECK_BIT(readdata,2))
   80330:	e0bfff17 	ldw	r2,-4(fp)
   80334:	1080010c 	andi	r2,r2,4
   80338:	1005003a 	cmpeq	r2,r2,zero
   8033c:	1000011e 	bne	r2,zero,80344 <interruptServiceRoutine+0x30>
	{
		/* UNCOMMENT THIS TO SHOW TIMER 1 OVERRUN AND TIMER 0 INTERRUPT */
		// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000004);
		// while(1);
		interrupt0();
   80340:	008036c0 	call	8036c <interrupt0>
	}
	if (CHECK_BIT(readdata,3))
   80344:	e0bfff17 	ldw	r2,-4(fp)
   80348:	1080020c 	andi	r2,r2,8
   8034c:	1005003a 	cmpeq	r2,r2,zero
   80350:	1000011e 	bne	r2,zero,80358 <interruptServiceRoutine+0x44>
	{
		/* UNCOMMENT THIS TO SHOW TIMER 1 OVERRUN AND TIMER 1 INTERRUPT */
		// IOWR_32DIRECT(REGFILE_0_BASE, TCTL, 0x00000008);
		// while(1);
		interrupt1();
   80354:	008041c0 	call	8041c <interrupt1>
	}
}
   80358:	e037883a 	mov	sp,fp
   8035c:	dfc00117 	ldw	ra,4(sp)
   80360:	df000017 	ldw	fp,0(sp)
   80364:	dec00204 	addi	sp,sp,8
   80368:	f800283a 	ret

0008036c <interrupt0>:


void interrupt0()
{
   8036c:	defffe04 	addi	sp,sp,-8
   80370:	df000115 	stw	fp,4(sp)
   80374:	df000104 	addi	fp,sp,4
	// Read current value of TCTL
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, TCTL);
   80378:	00800104 	movi	r2,4
   8037c:	10800037 	ldwio	r2,0(r2)
   80380:	e0bfff15 	stw	r2,-4(fp)
	// Modify reset bit to 1
	SET_BIT(readdata, 0);
   80384:	e0bfff17 	ldw	r2,-4(fp)
   80388:	10800054 	ori	r2,r2,1
   8038c:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   80390:	00c00104 	movi	r3,4
   80394:	e0bfff17 	ldw	r2,-4(fp)
   80398:	18800035 	stwio	r2,0(r3)
	// Disable the reset
	CLEAR_BIT(readdata, 0);
   8039c:	e0ffff17 	ldw	r3,-4(fp)
   803a0:	00bfff84 	movi	r2,-2
   803a4:	1884703a 	and	r2,r3,r2
   803a8:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   803ac:	00c00104 	movi	r3,4
   803b0:	e0bfff17 	ldw	r2,-4(fp)
   803b4:	18800035 	stwio	r2,0(r3)

	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val);
   803b8:	d0e0c417 	ldw	r3,-31984(gp)
   803bc:	00800604 	movi	r2,24
   803c0:	10c00035 	stwio	r3,0(r2)

	// Uncomment to show final count of Timer 1 events serviced
	// while(1);

	GP0_val = 0;
   803c4:	d020c415 	stw	zero,-31984(gp)
	GP1_val = 0;
   803c8:	d020c315 	stw	zero,-31988(gp)
	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val);
   803cc:	d0e0c417 	ldw	r3,-31984(gp)
   803d0:	00800604 	movi	r2,24
   803d4:	10c00035 	stwio	r3,0(r2)
	IOWR_32DIRECT(REGFILE_0_BASE, GP1, GP1_val);
   803d8:	d0e0c317 	ldw	r3,-31988(gp)
   803dc:	00800704 	movi	r2,28
   803e0:	10c00035 	stwio	r3,0(r2)

	// Clear the interrupt on 0
	readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   803e4:	0005883a 	mov	r2,zero
   803e8:	10800037 	ldwio	r2,0(r2)
   803ec:	e0bfff15 	stw	r2,-4(fp)
	CLEAR_BIT(readdata, 3);
   803f0:	e0ffff17 	ldw	r3,-4(fp)
   803f4:	00bffdc4 	movi	r2,-9
   803f8:	1884703a 	and	r2,r3,r2
   803fc:	e0bfff15 	stw	r2,-4(fp)
	//CLEAR_BIT(readdata, 4); // Clear OVR
	IOWR_32DIRECT(REGFILE_0_BASE, INTCTL, readdata);
   80400:	0007883a 	mov	r3,zero
   80404:	e0bfff17 	ldw	r2,-4(fp)
   80408:	18800035 	stwio	r2,0(r3)
}
   8040c:	e037883a 	mov	sp,fp
   80410:	df000017 	ldw	fp,0(sp)
   80414:	dec00104 	addi	sp,sp,4
   80418:	f800283a 	ret

0008041c <interrupt1>:

void interrupt1()
{
   8041c:	defffe04 	addi	sp,sp,-8
   80420:	df000115 	stw	fp,4(sp)
   80424:	df000104 	addi	fp,sp,4
	// Read current value of TCTL
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, TCTL);
   80428:	00800104 	movi	r2,4
   8042c:	10800037 	ldwio	r2,0(r2)
   80430:	e0bfff15 	stw	r2,-4(fp)
	// Modify reset bit to 1
	SET_BIT(readdata, 1);
   80434:	e0bfff17 	ldw	r2,-4(fp)
   80438:	10800094 	ori	r2,r2,2
   8043c:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   80440:	00c00104 	movi	r3,4
   80444:	e0bfff17 	ldw	r2,-4(fp)
   80448:	18800035 	stwio	r2,0(r3)
	// Disable the reset
	// Modify reset bit to 1
	CLEAR_BIT(readdata, 1);
   8044c:	e0ffff17 	ldw	r3,-4(fp)
   80450:	00bfff44 	movi	r2,-3
   80454:	1884703a 	and	r2,r3,r2
   80458:	e0bfff15 	stw	r2,-4(fp)
	// Write the reset
	IOWR_32DIRECT(REGFILE_0_BASE, TCTL, readdata);
   8045c:	00c00104 	movi	r3,4
   80460:	e0bfff17 	ldw	r2,-4(fp)
   80464:	18800035 	stwio	r2,0(r3)

	// Write the new values into the GP registers
	GP0_val = IORD_32DIRECT(REGFILE_0_BASE, GP0);
   80468:	00800604 	movi	r2,24
   8046c:	10800037 	ldwio	r2,0(r2)
   80470:	d0a0c415 	stw	r2,-31984(gp)
	IOWR_32DIRECT(REGFILE_0_BASE, GP0, GP0_val + 1);
   80474:	d0a0c417 	ldw	r2,-31984(gp)
   80478:	10c00044 	addi	r3,r2,1
   8047c:	00800604 	movi	r2,24
   80480:	10c00035 	stwio	r3,0(r2)
	GP1_val = IORD_32DIRECT(REGFILE_0_BASE, GP1);
   80484:	00800704 	movi	r2,28
   80488:	10800037 	ldwio	r2,0(r2)
   8048c:	d0a0c315 	stw	r2,-31988(gp)
	IOWR_32DIRECT(REGFILE_0_BASE, GP1, GP1_val * GP0_val);
   80490:	d0e0c317 	ldw	r3,-31988(gp)
   80494:	d0a0c417 	ldw	r2,-31984(gp)
   80498:	1887383a 	mul	r3,r3,r2
   8049c:	00800704 	movi	r2,28
   804a0:	10c00035 	stwio	r3,0(r2)

	// Clear the interrupt on 1
	readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   804a4:	0005883a 	mov	r2,zero
   804a8:	10800037 	ldwio	r2,0(r2)
   804ac:	e0bfff15 	stw	r2,-4(fp)
	CLEAR_BIT(readdata, 2);
   804b0:	e0ffff17 	ldw	r3,-4(fp)
   804b4:	00bffec4 	movi	r2,-5
   804b8:	1884703a 	and	r2,r3,r2
   804bc:	e0bfff15 	stw	r2,-4(fp)
	CLEAR_BIT(readdata, 4);
   804c0:	e0ffff17 	ldw	r3,-4(fp)
   804c4:	00bffbc4 	movi	r2,-17
   804c8:	1884703a 	and	r2,r3,r2
   804cc:	e0bfff15 	stw	r2,-4(fp)
	IOWR_32DIRECT(REGFILE_0_BASE, INTCTL, readdata);
   804d0:	0007883a 	mov	r3,zero
   804d4:	e0bfff17 	ldw	r2,-4(fp)
   804d8:	18800035 	stwio	r2,0(r3)
}
   804dc:	e037883a 	mov	sp,fp
   804e0:	df000017 	ldw	fp,0(sp)
   804e4:	dec00104 	addi	sp,sp,4
   804e8:	f800283a 	ret

000804ec <interruptMode>:

int interruptMode()
{
   804ec:	defffd04 	addi	sp,sp,-12
   804f0:	df000215 	stw	fp,8(sp)
   804f4:	df000204 	addi	fp,sp,8
	int readdata = IORD_32DIRECT(REGFILE_0_BASE, INTCTL);
   804f8:	0005883a 	mov	r2,zero
   804fc:	10800037 	ldwio	r2,0(r2)
   80500:	e0bffe15 	stw	r2,-8(fp)
	if(CHECK_BIT(readdata, 5))
   80504:	e0bffe17 	ldw	r2,-8(fp)
   80508:	1080080c 	andi	r2,r2,32
   8050c:	1005003a 	cmpeq	r2,r2,zero
   80510:	1000021e 	bne	r2,zero,8051c <interruptMode+0x30>
	{
		return 0;
   80514:	e03fff15 	stw	zero,-4(fp)
   80518:	00000206 	br	80524 <interruptMode+0x38>
	}

	return 1;
   8051c:	00800044 	movi	r2,1
   80520:	e0bfff15 	stw	r2,-4(fp)
   80524:	e0bfff17 	ldw	r2,-4(fp)
}
   80528:	e037883a 	mov	sp,fp
   8052c:	df000017 	ldw	fp,0(sp)
   80530:	dec00104 	addi	sp,sp,4
   80534:	f800283a 	ret

00080538 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
   80538:	deffef04 	addi	sp,sp,-68
   8053c:	df001015 	stw	fp,64(sp)
   80540:	df001004 	addi	fp,sp,64
   80544:	e13ffc15 	stw	r4,-16(fp)
   80548:	e17ffd15 	stw	r5,-12(fp)
   8054c:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
   80550:	00bffa84 	movi	r2,-22
   80554:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   80558:	e0bffc17 	ldw	r2,-16(fp)
   8055c:	10800828 	cmpgeui	r2,r2,32
   80560:	1000601e 	bne	r2,zero,806e4 <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80564:	0005303a 	rdctl	r2,status
   80568:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   8056c:	e0fff917 	ldw	r3,-28(fp)
   80570:	00bfff84 	movi	r2,-2
   80574:	1884703a 	and	r2,r3,r2
   80578:	1001703a 	wrctl	status,r2
  
  return context;
   8057c:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
   80580:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
   80584:	e0bffc17 	ldw	r2,-16(fp)
   80588:	00c00234 	movhi	r3,8
   8058c:	18c8f304 	addi	r3,r3,9164
   80590:	100490fa 	slli	r2,r2,3
   80594:	10c7883a 	add	r3,r2,r3
   80598:	e0bffe17 	ldw	r2,-8(fp)
   8059c:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
   805a0:	e0bffc17 	ldw	r2,-16(fp)
   805a4:	00c00234 	movhi	r3,8
   805a8:	18c8f304 	addi	r3,r3,9164
   805ac:	100490fa 	slli	r2,r2,3
   805b0:	10c5883a 	add	r2,r2,r3
   805b4:	10c00104 	addi	r3,r2,4
   805b8:	e0bffd17 	ldw	r2,-12(fp)
   805bc:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
   805c0:	e0bffe17 	ldw	r2,-8(fp)
   805c4:	1005003a 	cmpeq	r2,r2,zero
   805c8:	1000201e 	bne	r2,zero,8064c <alt_irq_register+0x114>
   805cc:	e0bffc17 	ldw	r2,-16(fp)
   805d0:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   805d4:	0005303a 	rdctl	r2,status
   805d8:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   805dc:	e0fff617 	ldw	r3,-40(fp)
   805e0:	00bfff84 	movi	r2,-2
   805e4:	1884703a 	and	r2,r3,r2
   805e8:	1001703a 	wrctl	status,r2
  
  return context;
   805ec:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   805f0:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
   805f4:	e0fff717 	ldw	r3,-36(fp)
   805f8:	00800044 	movi	r2,1
   805fc:	10c4983a 	sll	r2,r2,r3
   80600:	1007883a 	mov	r3,r2
   80604:	00800234 	movhi	r2,8
   80608:	1088ec04 	addi	r2,r2,9136
   8060c:	10800017 	ldw	r2,0(r2)
   80610:	1886b03a 	or	r3,r3,r2
   80614:	00800234 	movhi	r2,8
   80618:	1088ec04 	addi	r2,r2,9136
   8061c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   80620:	00800234 	movhi	r2,8
   80624:	1088ec04 	addi	r2,r2,9136
   80628:	10800017 	ldw	r2,0(r2)
   8062c:	100170fa 	wrctl	ienable,r2
   80630:	e0bff817 	ldw	r2,-32(fp)
   80634:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   80638:	e0bff517 	ldw	r2,-44(fp)
   8063c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   80640:	0005883a 	mov	r2,zero
   80644:	e0bfff15 	stw	r2,-4(fp)
   80648:	00002006 	br	806cc <alt_irq_register+0x194>
   8064c:	e0bffc17 	ldw	r2,-16(fp)
   80650:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80654:	0005303a 	rdctl	r2,status
   80658:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   8065c:	e0fff217 	ldw	r3,-56(fp)
   80660:	00bfff84 	movi	r2,-2
   80664:	1884703a 	and	r2,r3,r2
   80668:	1001703a 	wrctl	status,r2
  
  return context;
   8066c:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   80670:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
   80674:	e0fff317 	ldw	r3,-52(fp)
   80678:	00800044 	movi	r2,1
   8067c:	10c4983a 	sll	r2,r2,r3
   80680:	0084303a 	nor	r2,zero,r2
   80684:	1007883a 	mov	r3,r2
   80688:	00800234 	movhi	r2,8
   8068c:	1088ec04 	addi	r2,r2,9136
   80690:	10800017 	ldw	r2,0(r2)
   80694:	1886703a 	and	r3,r3,r2
   80698:	00800234 	movhi	r2,8
   8069c:	1088ec04 	addi	r2,r2,9136
   806a0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   806a4:	00800234 	movhi	r2,8
   806a8:	1088ec04 	addi	r2,r2,9136
   806ac:	10800017 	ldw	r2,0(r2)
   806b0:	100170fa 	wrctl	ienable,r2
   806b4:	e0bff417 	ldw	r2,-48(fp)
   806b8:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   806bc:	e0bff117 	ldw	r2,-60(fp)
   806c0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   806c4:	0005883a 	mov	r2,zero
   806c8:	e0bfff15 	stw	r2,-4(fp)
   806cc:	e0bfff17 	ldw	r2,-4(fp)
   806d0:	e0bffb15 	stw	r2,-20(fp)
   806d4:	e0bffa17 	ldw	r2,-24(fp)
   806d8:	e0bff015 	stw	r2,-64(fp)
   806dc:	e0bff017 	ldw	r2,-64(fp)
   806e0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
   806e4:	e0bffb17 	ldw	r2,-20(fp)
}
   806e8:	e037883a 	mov	sp,fp
   806ec:	df000017 	ldw	fp,0(sp)
   806f0:	dec00104 	addi	sp,sp,4
   806f4:	f800283a 	ret

000806f8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   806f8:	defffe04 	addi	sp,sp,-8
   806fc:	dfc00115 	stw	ra,4(sp)
   80700:	df000015 	stw	fp,0(sp)
   80704:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   80708:	01000234 	movhi	r4,8
   8070c:	21083204 	addi	r4,r4,8392
   80710:	01400234 	movhi	r5,8
   80714:	29477a04 	addi	r5,r5,7656
   80718:	01800234 	movhi	r6,8
   8071c:	31883204 	addi	r6,r6,8392
   80720:	00807780 	call	80778 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   80724:	01000234 	movhi	r4,8
   80728:	21000804 	addi	r4,r4,32
   8072c:	01400234 	movhi	r5,8
   80730:	29400804 	addi	r5,r5,32
   80734:	01800234 	movhi	r6,8
   80738:	31806d04 	addi	r6,r6,436
   8073c:	00807780 	call	80778 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   80740:	01000234 	movhi	r4,8
   80744:	21076f04 	addi	r4,r4,7612
   80748:	01400234 	movhi	r5,8
   8074c:	29476f04 	addi	r5,r5,7612
   80750:	01800234 	movhi	r6,8
   80754:	31877a04 	addi	r6,r6,7656
   80758:	00807780 	call	80778 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   8075c:	0080da40 	call	80da4 <alt_dcache_flush_all>
  alt_icache_flush_all();
   80760:	0080f000 	call	80f00 <alt_icache_flush_all>
}
   80764:	e037883a 	mov	sp,fp
   80768:	dfc00117 	ldw	ra,4(sp)
   8076c:	df000017 	ldw	fp,0(sp)
   80770:	dec00204 	addi	sp,sp,8
   80774:	f800283a 	ret

00080778 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   80778:	defffc04 	addi	sp,sp,-16
   8077c:	df000315 	stw	fp,12(sp)
   80780:	df000304 	addi	fp,sp,12
   80784:	e13ffd15 	stw	r4,-12(fp)
   80788:	e17ffe15 	stw	r5,-8(fp)
   8078c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   80790:	e0fffe17 	ldw	r3,-8(fp)
   80794:	e0bffd17 	ldw	r2,-12(fp)
   80798:	18800e26 	beq	r3,r2,807d4 <alt_load_section+0x5c>
  {
    while( to != end )
   8079c:	00000a06 	br	807c8 <alt_load_section+0x50>
    {
      *to++ = *from++;
   807a0:	e0bffd17 	ldw	r2,-12(fp)
   807a4:	10c00017 	ldw	r3,0(r2)
   807a8:	e0bffe17 	ldw	r2,-8(fp)
   807ac:	10c00015 	stw	r3,0(r2)
   807b0:	e0bffe17 	ldw	r2,-8(fp)
   807b4:	10800104 	addi	r2,r2,4
   807b8:	e0bffe15 	stw	r2,-8(fp)
   807bc:	e0bffd17 	ldw	r2,-12(fp)
   807c0:	10800104 	addi	r2,r2,4
   807c4:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   807c8:	e0fffe17 	ldw	r3,-8(fp)
   807cc:	e0bfff17 	ldw	r2,-4(fp)
   807d0:	18bff31e 	bne	r3,r2,807a0 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
   807d4:	e037883a 	mov	sp,fp
   807d8:	df000017 	ldw	fp,0(sp)
   807dc:	dec00104 	addi	sp,sp,4
   807e0:	f800283a 	ret

000807e4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   807e4:	defffd04 	addi	sp,sp,-12
   807e8:	dfc00215 	stw	ra,8(sp)
   807ec:	df000115 	stw	fp,4(sp)
   807f0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   807f4:	0009883a 	mov	r4,zero
   807f8:	00808400 	call	80840 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   807fc:	00808740 	call	80874 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   80800:	01000234 	movhi	r4,8
   80804:	21076f04 	addi	r4,r4,7612
   80808:	01400234 	movhi	r5,8
   8080c:	29476f04 	addi	r5,r5,7612
   80810:	01800234 	movhi	r6,8
   80814:	31876f04 	addi	r6,r6,7612
   80818:	00812c00 	call	812c0 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   8081c:	d120c617 	ldw	r4,-31976(gp)
   80820:	d160c717 	ldw	r5,-31972(gp)
   80824:	d1a0c817 	ldw	r6,-31968(gp)
   80828:	00801f00 	call	801f0 <main>
   8082c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   80830:	01000044 	movi	r4,1
   80834:	0080c480 	call	80c48 <close>
  exit (result);
   80838:	e13fff17 	ldw	r4,-4(fp)
   8083c:	0081b1c0 	call	81b1c <exit>

00080840 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   80840:	defffd04 	addi	sp,sp,-12
   80844:	dfc00215 	stw	ra,8(sp)
   80848:	df000115 	stw	fp,4(sp)
   8084c:	df000104 	addi	fp,sp,4
   80850:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
   80854:	00818000 	call	81800 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   80858:	00800044 	movi	r2,1
   8085c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   80860:	e037883a 	mov	sp,fp
   80864:	dfc00117 	ldw	ra,4(sp)
   80868:	df000017 	ldw	fp,0(sp)
   8086c:	dec00204 	addi	sp,sp,8
   80870:	f800283a 	ret

00080874 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   80874:	defffe04 	addi	sp,sp,-8
   80878:	dfc00115 	stw	ra,4(sp)
   8087c:	df000015 	stw	fp,0(sp)
   80880:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLK_TIMER, sys_clk_timer);
   80884:	01001804 	movi	r4,96
   80888:	000b883a 	mov	r5,zero
   8088c:	01800044 	movi	r6,1
   80890:	01c0fa04 	movi	r7,1000
   80894:	0080bb80 	call	80bb8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   80898:	01000234 	movhi	r4,8
   8089c:	21077a04 	addi	r4,r4,7656
   808a0:	00808b80 	call	808b8 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
}
   808a4:	e037883a 	mov	sp,fp
   808a8:	dfc00117 	ldw	ra,4(sp)
   808ac:	df000017 	ldw	fp,0(sp)
   808b0:	dec00204 	addi	sp,sp,8
   808b4:	f800283a 	ret

000808b8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   808b8:	defffd04 	addi	sp,sp,-12
   808bc:	dfc00215 	stw	ra,8(sp)
   808c0:	df000115 	stw	fp,4(sp)
   808c4:	df000104 	addi	fp,sp,4
   808c8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   808cc:	e13fff17 	ldw	r4,-4(fp)
   808d0:	01400234 	movhi	r5,8
   808d4:	29482a04 	addi	r5,r5,8360
   808d8:	0080dec0 	call	80dec <alt_dev_llist_insert>
}
   808dc:	e037883a 	mov	sp,fp
   808e0:	dfc00117 	ldw	ra,4(sp)
   808e4:	df000017 	ldw	fp,0(sp)
   808e8:	dec00204 	addi	sp,sp,8
   808ec:	f800283a 	ret

000808f0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   808f0:	defffa04 	addi	sp,sp,-24
   808f4:	dfc00515 	stw	ra,20(sp)
   808f8:	df000415 	stw	fp,16(sp)
   808fc:	df000404 	addi	fp,sp,16
   80900:	e13ffd15 	stw	r4,-12(fp)
   80904:	e17ffe15 	stw	r5,-8(fp)
   80908:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   8090c:	e0bffd17 	ldw	r2,-12(fp)
   80910:	10800017 	ldw	r2,0(r2)
   80914:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   80918:	e0bffc17 	ldw	r2,-16(fp)
   8091c:	11000a04 	addi	r4,r2,40
   80920:	e0bffd17 	ldw	r2,-12(fp)
   80924:	11c00217 	ldw	r7,8(r2)
   80928:	e17ffe17 	ldw	r5,-8(fp)
   8092c:	e1bfff17 	ldw	r6,-4(fp)
   80930:	00809a00 	call	809a0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   80934:	e037883a 	mov	sp,fp
   80938:	dfc00117 	ldw	ra,4(sp)
   8093c:	df000017 	ldw	fp,0(sp)
   80940:	dec00204 	addi	sp,sp,8
   80944:	f800283a 	ret

00080948 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   80948:	defffa04 	addi	sp,sp,-24
   8094c:	dfc00515 	stw	ra,20(sp)
   80950:	df000415 	stw	fp,16(sp)
   80954:	df000404 	addi	fp,sp,16
   80958:	e13ffd15 	stw	r4,-12(fp)
   8095c:	e17ffe15 	stw	r5,-8(fp)
   80960:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   80964:	e0bffd17 	ldw	r2,-12(fp)
   80968:	10800017 	ldw	r2,0(r2)
   8096c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   80970:	e0bffc17 	ldw	r2,-16(fp)
   80974:	11000a04 	addi	r4,r2,40
   80978:	e0bffd17 	ldw	r2,-12(fp)
   8097c:	11c00217 	ldw	r7,8(r2)
   80980:	e17ffe17 	ldw	r5,-8(fp)
   80984:	e1bfff17 	ldw	r6,-4(fp)
   80988:	0080aa40 	call	80aa4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   8098c:	e037883a 	mov	sp,fp
   80990:	dfc00117 	ldw	ra,4(sp)
   80994:	df000017 	ldw	fp,0(sp)
   80998:	dec00204 	addi	sp,sp,8
   8099c:	f800283a 	ret

000809a0 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   809a0:	defff604 	addi	sp,sp,-40
   809a4:	df000915 	stw	fp,36(sp)
   809a8:	df000904 	addi	fp,sp,36
   809ac:	e13ffb15 	stw	r4,-20(fp)
   809b0:	e17ffc15 	stw	r5,-16(fp)
   809b4:	e1bffd15 	stw	r6,-12(fp)
   809b8:	e1fffe15 	stw	r7,-8(fp)
  unsigned int base = sp->base;
   809bc:	e0bffb17 	ldw	r2,-20(fp)
   809c0:	10800017 	ldw	r2,0(r2)
   809c4:	e0bffa15 	stw	r2,-24(fp)

  char * ptr = buffer;
   809c8:	e0bffc17 	ldw	r2,-16(fp)
   809cc:	e0bff915 	stw	r2,-28(fp)
  char * end = buffer + space;
   809d0:	e0bffd17 	ldw	r2,-12(fp)
   809d4:	1007883a 	mov	r3,r2
   809d8:	e0bffc17 	ldw	r2,-16(fp)
   809dc:	10c5883a 	add	r2,r2,r3
   809e0:	e0bff815 	stw	r2,-32(fp)

  while (ptr < end)
   809e4:	00001606 	br	80a40 <altera_avalon_jtag_uart_read+0xa0>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   809e8:	e0bffa17 	ldw	r2,-24(fp)
   809ec:	10800037 	ldwio	r2,0(r2)
   809f0:	e0bff715 	stw	r2,-36(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   809f4:	e0bff717 	ldw	r2,-36(fp)
   809f8:	10a0000c 	andi	r2,r2,32768
   809fc:	1005003a 	cmpeq	r2,r2,zero
   80a00:	1000081e 	bne	r2,zero,80a24 <altera_avalon_jtag_uart_read+0x84>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   80a04:	e0bff717 	ldw	r2,-36(fp)
   80a08:	1007883a 	mov	r3,r2
   80a0c:	e0bff917 	ldw	r2,-28(fp)
   80a10:	10c00005 	stb	r3,0(r2)
   80a14:	e0bff917 	ldw	r2,-28(fp)
   80a18:	10800044 	addi	r2,r2,1
   80a1c:	e0bff915 	stw	r2,-28(fp)
   80a20:	00000706 	br	80a40 <altera_avalon_jtag_uart_read+0xa0>
    else if (ptr != buffer)
   80a24:	e0fff917 	ldw	r3,-28(fp)
   80a28:	e0bffc17 	ldw	r2,-16(fp)
   80a2c:	1880071e 	bne	r3,r2,80a4c <altera_avalon_jtag_uart_read+0xac>
      break;
    else if(flags & O_NONBLOCK)
   80a30:	e0bffe17 	ldw	r2,-8(fp)
   80a34:	1090000c 	andi	r2,r2,16384
   80a38:	1004c03a 	cmpne	r2,r2,zero
   80a3c:	1000031e 	bne	r2,zero,80a4c <altera_avalon_jtag_uart_read+0xac>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   80a40:	e0fff917 	ldw	r3,-28(fp)
   80a44:	e0bff817 	ldw	r2,-32(fp)
   80a48:	18bfe736 	bltu	r3,r2,809e8 <altera_avalon_jtag_uart_read+0x48>
    else if(flags & O_NONBLOCK)
      break;   
    
  }

  if (ptr != buffer)
   80a4c:	e0fff917 	ldw	r3,-28(fp)
   80a50:	e0bffc17 	ldw	r2,-16(fp)
   80a54:	18800526 	beq	r3,r2,80a6c <altera_avalon_jtag_uart_read+0xcc>
    return ptr - buffer;
   80a58:	e0fff917 	ldw	r3,-28(fp)
   80a5c:	e0bffc17 	ldw	r2,-16(fp)
   80a60:	1887c83a 	sub	r3,r3,r2
   80a64:	e0ffff15 	stw	r3,-4(fp)
   80a68:	00000906 	br	80a90 <altera_avalon_jtag_uart_read+0xf0>
  else if (flags & O_NONBLOCK)
   80a6c:	e0bffe17 	ldw	r2,-8(fp)
   80a70:	1090000c 	andi	r2,r2,16384
   80a74:	1005003a 	cmpeq	r2,r2,zero
   80a78:	1000031e 	bne	r2,zero,80a88 <altera_avalon_jtag_uart_read+0xe8>
    return -EWOULDBLOCK;
   80a7c:	00bffd44 	movi	r2,-11
   80a80:	e0bfff15 	stw	r2,-4(fp)
   80a84:	00000206 	br	80a90 <altera_avalon_jtag_uart_read+0xf0>
  else
    return -EIO;
   80a88:	00bffec4 	movi	r2,-5
   80a8c:	e0bfff15 	stw	r2,-4(fp)
   80a90:	e0bfff17 	ldw	r2,-4(fp)
}
   80a94:	e037883a 	mov	sp,fp
   80a98:	df000017 	ldw	fp,0(sp)
   80a9c:	dec00104 	addi	sp,sp,4
   80aa0:	f800283a 	ret

00080aa4 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   80aa4:	defff904 	addi	sp,sp,-28
   80aa8:	df000615 	stw	fp,24(sp)
   80aac:	df000604 	addi	fp,sp,24
   80ab0:	e13ffc15 	stw	r4,-16(fp)
   80ab4:	e17ffd15 	stw	r5,-12(fp)
   80ab8:	e1bffe15 	stw	r6,-8(fp)
   80abc:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   80ac0:	e0bffc17 	ldw	r2,-16(fp)
   80ac4:	10800017 	ldw	r2,0(r2)
   80ac8:	e0bffb15 	stw	r2,-20(fp)

  const char * end = ptr + count;
   80acc:	e0bffe17 	ldw	r2,-8(fp)
   80ad0:	1007883a 	mov	r3,r2
   80ad4:	e0bffd17 	ldw	r2,-12(fp)
   80ad8:	10c5883a 	add	r2,r2,r3
   80adc:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   80ae0:	00001106 	br	80b28 <altera_avalon_jtag_uart_write+0x84>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   80ae4:	e0bffb17 	ldw	r2,-20(fp)
   80ae8:	10800104 	addi	r2,r2,4
   80aec:	10800037 	ldwio	r2,0(r2)
   80af0:	10bfffec 	andhi	r2,r2,65535
   80af4:	1005003a 	cmpeq	r2,r2,zero
   80af8:	10000b1e 	bne	r2,zero,80b28 <altera_avalon_jtag_uart_write+0x84>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   80afc:	e13ffb17 	ldw	r4,-20(fp)
   80b00:	e0bffd17 	ldw	r2,-12(fp)
   80b04:	10800003 	ldbu	r2,0(r2)
   80b08:	10c03fcc 	andi	r3,r2,255
   80b0c:	18c0201c 	xori	r3,r3,128
   80b10:	18ffe004 	addi	r3,r3,-128
   80b14:	e0bffd17 	ldw	r2,-12(fp)
   80b18:	10800044 	addi	r2,r2,1
   80b1c:	e0bffd15 	stw	r2,-12(fp)
   80b20:	2005883a 	mov	r2,r4
   80b24:	10c00035 	stwio	r3,0(r2)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   80b28:	e0fffd17 	ldw	r3,-12(fp)
   80b2c:	e0bffa17 	ldw	r2,-24(fp)
   80b30:	18bfec36 	bltu	r3,r2,80ae4 <altera_avalon_jtag_uart_write+0x40>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   80b34:	e0bffe17 	ldw	r2,-8(fp)
}
   80b38:	e037883a 	mov	sp,fp
   80b3c:	df000017 	ldw	fp,0(sp)
   80b40:	dec00104 	addi	sp,sp,4
   80b44:	f800283a 	ret

00080b48 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   80b48:	defffa04 	addi	sp,sp,-24
   80b4c:	dfc00515 	stw	ra,20(sp)
   80b50:	df000415 	stw	fp,16(sp)
   80b54:	df000404 	addi	fp,sp,16
   80b58:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   80b5c:	e0bfff17 	ldw	r2,-4(fp)
   80b60:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   80b64:	e0bfff17 	ldw	r2,-4(fp)
   80b68:	10800104 	addi	r2,r2,4
   80b6c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80b70:	0005303a 	rdctl	r2,status
   80b74:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80b78:	e0fffd17 	ldw	r3,-12(fp)
   80b7c:	00bfff84 	movi	r2,-2
   80b80:	1884703a 	and	r2,r3,r2
   80b84:	1001703a 	wrctl	status,r2
  
  return context;
   80b88:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   80b8c:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
   80b90:	00816f40 	call	816f4 <alt_tick>
   80b94:	e0bffe17 	ldw	r2,-8(fp)
   80b98:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   80b9c:	e0bffc17 	ldw	r2,-16(fp)
   80ba0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   80ba4:	e037883a 	mov	sp,fp
   80ba8:	dfc00117 	ldw	ra,4(sp)
   80bac:	df000017 	ldw	fp,0(sp)
   80bb0:	dec00204 	addi	sp,sp,8
   80bb4:	f800283a 	ret

00080bb8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   80bb8:	defff804 	addi	sp,sp,-32
   80bbc:	dfc00715 	stw	ra,28(sp)
   80bc0:	df000615 	stw	fp,24(sp)
   80bc4:	df000604 	addi	fp,sp,24
   80bc8:	e13ffc15 	stw	r4,-16(fp)
   80bcc:	e17ffd15 	stw	r5,-12(fp)
   80bd0:	e1bffe15 	stw	r6,-8(fp)
   80bd4:	e1ffff15 	stw	r7,-4(fp)
   80bd8:	e0bfff17 	ldw	r2,-4(fp)
   80bdc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   80be0:	00800234 	movhi	r2,8
   80be4:	1088f004 	addi	r2,r2,9152
   80be8:	10800017 	ldw	r2,0(r2)
   80bec:	1004c03a 	cmpne	r2,r2,zero
   80bf0:	1000041e 	bne	r2,zero,80c04 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   80bf4:	00c00234 	movhi	r3,8
   80bf8:	18c8f004 	addi	r3,r3,9152
   80bfc:	e0bffb17 	ldw	r2,-20(fp)
   80c00:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   80c04:	e0bffc17 	ldw	r2,-16(fp)
   80c08:	10800104 	addi	r2,r2,4
   80c0c:	1007883a 	mov	r3,r2
   80c10:	008001c4 	movi	r2,7
   80c14:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   80c18:	d8000015 	stw	zero,0(sp)
   80c1c:	e13ffd17 	ldw	r4,-12(fp)
   80c20:	e17ffe17 	ldw	r5,-8(fp)
   80c24:	01800234 	movhi	r6,8
   80c28:	3182d204 	addi	r6,r6,2888
   80c2c:	e1fffc17 	ldw	r7,-16(fp)
   80c30:	0080f300 	call	80f30 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   80c34:	e037883a 	mov	sp,fp
   80c38:	dfc00117 	ldw	ra,4(sp)
   80c3c:	df000017 	ldw	fp,0(sp)
   80c40:	dec00204 	addi	sp,sp,8
   80c44:	f800283a 	ret

00080c48 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   80c48:	defff804 	addi	sp,sp,-32
   80c4c:	dfc00715 	stw	ra,28(sp)
   80c50:	df000615 	stw	fp,24(sp)
   80c54:	df000604 	addi	fp,sp,24
   80c58:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   80c5c:	e0bffc17 	ldw	r2,-16(fp)
   80c60:	1004803a 	cmplt	r2,r2,zero
   80c64:	1000081e 	bne	r2,zero,80c88 <close+0x40>
   80c68:	e0bffc17 	ldw	r2,-16(fp)
   80c6c:	10800324 	muli	r2,r2,12
   80c70:	1007883a 	mov	r3,r2
   80c74:	00800234 	movhi	r2,8
   80c78:	10878f04 	addi	r2,r2,7740
   80c7c:	1887883a 	add	r3,r3,r2
   80c80:	e0ffff15 	stw	r3,-4(fp)
   80c84:	00000106 	br	80c8c <close+0x44>
   80c88:	e03fff15 	stw	zero,-4(fp)
   80c8c:	e0bfff17 	ldw	r2,-4(fp)
   80c90:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
   80c94:	e0bffb17 	ldw	r2,-20(fp)
   80c98:	1005003a 	cmpeq	r2,r2,zero
   80c9c:	10001d1e 	bne	r2,zero,80d14 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   80ca0:	e0bffb17 	ldw	r2,-20(fp)
   80ca4:	10800017 	ldw	r2,0(r2)
   80ca8:	10800417 	ldw	r2,16(r2)
   80cac:	1005003a 	cmpeq	r2,r2,zero
   80cb0:	1000071e 	bne	r2,zero,80cd0 <close+0x88>
   80cb4:	e0bffb17 	ldw	r2,-20(fp)
   80cb8:	10800017 	ldw	r2,0(r2)
   80cbc:	10800417 	ldw	r2,16(r2)
   80cc0:	e13ffb17 	ldw	r4,-20(fp)
   80cc4:	103ee83a 	callr	r2
   80cc8:	e0bffe15 	stw	r2,-8(fp)
   80ccc:	00000106 	br	80cd4 <close+0x8c>
   80cd0:	e03ffe15 	stw	zero,-8(fp)
   80cd4:	e0bffe17 	ldw	r2,-8(fp)
   80cd8:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   80cdc:	e13ffc17 	ldw	r4,-16(fp)
   80ce0:	00815fc0 	call	815fc <alt_release_fd>
    if (rval < 0)
   80ce4:	e0bffa17 	ldw	r2,-24(fp)
   80ce8:	1004403a 	cmpge	r2,r2,zero
   80cec:	1000071e 	bne	r2,zero,80d0c <close+0xc4>
    {
      ALT_ERRNO = -rval;
   80cf0:	0080d440 	call	80d44 <alt_get_errno>
   80cf4:	e0fffa17 	ldw	r3,-24(fp)
   80cf8:	00c7c83a 	sub	r3,zero,r3
   80cfc:	10c00015 	stw	r3,0(r2)
      return -1;
   80d00:	00bfffc4 	movi	r2,-1
   80d04:	e0bffd15 	stw	r2,-12(fp)
   80d08:	00000806 	br	80d2c <close+0xe4>
    }
    return 0;
   80d0c:	e03ffd15 	stw	zero,-12(fp)
   80d10:	00000606 	br	80d2c <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   80d14:	0080d440 	call	80d44 <alt_get_errno>
   80d18:	1007883a 	mov	r3,r2
   80d1c:	00801444 	movi	r2,81
   80d20:	18800015 	stw	r2,0(r3)
    return -1;
   80d24:	00bfffc4 	movi	r2,-1
   80d28:	e0bffd15 	stw	r2,-12(fp)
   80d2c:	e0bffd17 	ldw	r2,-12(fp)
  }
}
   80d30:	e037883a 	mov	sp,fp
   80d34:	dfc00117 	ldw	ra,4(sp)
   80d38:	df000017 	ldw	fp,0(sp)
   80d3c:	dec00204 	addi	sp,sp,8
   80d40:	f800283a 	ret

00080d44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   80d44:	defffd04 	addi	sp,sp,-12
   80d48:	dfc00215 	stw	ra,8(sp)
   80d4c:	df000115 	stw	fp,4(sp)
   80d50:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   80d54:	00800234 	movhi	r2,8
   80d58:	10882d04 	addi	r2,r2,8372
   80d5c:	10800017 	ldw	r2,0(r2)
   80d60:	1005003a 	cmpeq	r2,r2,zero
   80d64:	1000061e 	bne	r2,zero,80d80 <alt_get_errno+0x3c>
   80d68:	00800234 	movhi	r2,8
   80d6c:	10882d04 	addi	r2,r2,8372
   80d70:	10800017 	ldw	r2,0(r2)
   80d74:	103ee83a 	callr	r2
   80d78:	e0bfff15 	stw	r2,-4(fp)
   80d7c:	00000306 	br	80d8c <alt_get_errno+0x48>
   80d80:	00800234 	movhi	r2,8
   80d84:	1088f204 	addi	r2,r2,9160
   80d88:	e0bfff15 	stw	r2,-4(fp)
   80d8c:	e0bfff17 	ldw	r2,-4(fp)
}
   80d90:	e037883a 	mov	sp,fp
   80d94:	dfc00117 	ldw	ra,4(sp)
   80d98:	df000017 	ldw	fp,0(sp)
   80d9c:	dec00204 	addi	sp,sp,8
   80da0:	f800283a 	ret

00080da4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   80da4:	deffff04 	addi	sp,sp,-4
   80da8:	df000015 	stw	fp,0(sp)
   80dac:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   80db0:	e037883a 	mov	sp,fp
   80db4:	df000017 	ldw	fp,0(sp)
   80db8:	dec00104 	addi	sp,sp,4
   80dbc:	f800283a 	ret

00080dc0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   80dc0:	defffc04 	addi	sp,sp,-16
   80dc4:	df000315 	stw	fp,12(sp)
   80dc8:	df000304 	addi	fp,sp,12
   80dcc:	e13ffd15 	stw	r4,-12(fp)
   80dd0:	e17ffe15 	stw	r5,-8(fp)
   80dd4:	e1bfff15 	stw	r6,-4(fp)
  return len;
   80dd8:	e0bfff17 	ldw	r2,-4(fp)
}
   80ddc:	e037883a 	mov	sp,fp
   80de0:	df000017 	ldw	fp,0(sp)
   80de4:	dec00104 	addi	sp,sp,4
   80de8:	f800283a 	ret

00080dec <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   80dec:	defff904 	addi	sp,sp,-28
   80df0:	dfc00615 	stw	ra,24(sp)
   80df4:	df000515 	stw	fp,20(sp)
   80df8:	df000504 	addi	fp,sp,20
   80dfc:	e13ffd15 	stw	r4,-12(fp)
   80e00:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   80e04:	e0bffd17 	ldw	r2,-12(fp)
   80e08:	1005003a 	cmpeq	r2,r2,zero
   80e0c:	1000041e 	bne	r2,zero,80e20 <alt_dev_llist_insert+0x34>
   80e10:	e0bffd17 	ldw	r2,-12(fp)
   80e14:	10800217 	ldw	r2,8(r2)
   80e18:	1004c03a 	cmpne	r2,r2,zero
   80e1c:	1000071e 	bne	r2,zero,80e3c <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   80e20:	0080ea00 	call	80ea0 <alt_get_errno>
   80e24:	1007883a 	mov	r3,r2
   80e28:	00800584 	movi	r2,22
   80e2c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   80e30:	00bffa84 	movi	r2,-22
   80e34:	e0bfff15 	stw	r2,-4(fp)
   80e38:	00001306 	br	80e88 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   80e3c:	e0fffd17 	ldw	r3,-12(fp)
   80e40:	e0bffe17 	ldw	r2,-8(fp)
   80e44:	e0bffb15 	stw	r2,-20(fp)
   80e48:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   80e4c:	e0fffc17 	ldw	r3,-16(fp)
   80e50:	e0bffb17 	ldw	r2,-20(fp)
   80e54:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   80e58:	e0bffb17 	ldw	r2,-20(fp)
   80e5c:	10c00017 	ldw	r3,0(r2)
   80e60:	e0bffc17 	ldw	r2,-16(fp)
   80e64:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   80e68:	e0bffb17 	ldw	r2,-20(fp)
   80e6c:	10c00017 	ldw	r3,0(r2)
   80e70:	e0bffc17 	ldw	r2,-16(fp)
   80e74:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   80e78:	e0fffb17 	ldw	r3,-20(fp)
   80e7c:	e0bffc17 	ldw	r2,-16(fp)
   80e80:	18800015 	stw	r2,0(r3)

  return 0;  
   80e84:	e03fff15 	stw	zero,-4(fp)
   80e88:	e0bfff17 	ldw	r2,-4(fp)
}
   80e8c:	e037883a 	mov	sp,fp
   80e90:	dfc00117 	ldw	ra,4(sp)
   80e94:	df000017 	ldw	fp,0(sp)
   80e98:	dec00204 	addi	sp,sp,8
   80e9c:	f800283a 	ret

00080ea0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   80ea0:	defffd04 	addi	sp,sp,-12
   80ea4:	dfc00215 	stw	ra,8(sp)
   80ea8:	df000115 	stw	fp,4(sp)
   80eac:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   80eb0:	00800234 	movhi	r2,8
   80eb4:	10882d04 	addi	r2,r2,8372
   80eb8:	10800017 	ldw	r2,0(r2)
   80ebc:	1005003a 	cmpeq	r2,r2,zero
   80ec0:	1000061e 	bne	r2,zero,80edc <alt_get_errno+0x3c>
   80ec4:	00800234 	movhi	r2,8
   80ec8:	10882d04 	addi	r2,r2,8372
   80ecc:	10800017 	ldw	r2,0(r2)
   80ed0:	103ee83a 	callr	r2
   80ed4:	e0bfff15 	stw	r2,-4(fp)
   80ed8:	00000306 	br	80ee8 <alt_get_errno+0x48>
   80edc:	00800234 	movhi	r2,8
   80ee0:	1088f204 	addi	r2,r2,9160
   80ee4:	e0bfff15 	stw	r2,-4(fp)
   80ee8:	e0bfff17 	ldw	r2,-4(fp)
}
   80eec:	e037883a 	mov	sp,fp
   80ef0:	dfc00117 	ldw	ra,4(sp)
   80ef4:	df000017 	ldw	fp,0(sp)
   80ef8:	dec00204 	addi	sp,sp,8
   80efc:	f800283a 	ret

00080f00 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   80f00:	defffe04 	addi	sp,sp,-8
   80f04:	dfc00115 	stw	ra,4(sp)
   80f08:	df000015 	stw	fp,0(sp)
   80f0c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   80f10:	0009883a 	mov	r4,zero
   80f14:	01420004 	movi	r5,2048
   80f18:	0081a8c0 	call	81a8c <alt_icache_flush>
#endif
}
   80f1c:	e037883a 	mov	sp,fp
   80f20:	dfc00117 	ldw	ra,4(sp)
   80f24:	df000017 	ldw	fp,0(sp)
   80f28:	dec00204 	addi	sp,sp,8
   80f2c:	f800283a 	ret

00080f30 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   80f30:	defff904 	addi	sp,sp,-28
   80f34:	dfc00615 	stw	ra,24(sp)
   80f38:	df000515 	stw	fp,20(sp)
   80f3c:	df000504 	addi	fp,sp,20
   80f40:	e13ffc15 	stw	r4,-16(fp)
   80f44:	e17ffd15 	stw	r5,-12(fp)
   80f48:	e1bffe15 	stw	r6,-8(fp)
   80f4c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   80f50:	e0800217 	ldw	r2,8(fp)
   80f54:	d8800015 	stw	r2,0(sp)
   80f58:	e13ffc17 	ldw	r4,-16(fp)
   80f5c:	e17ffd17 	ldw	r5,-12(fp)
   80f60:	e1bffe17 	ldw	r6,-8(fp)
   80f64:	e1ffff17 	ldw	r7,-4(fp)
   80f68:	00811040 	call	81104 <alt_iic_isr_register>
}  
   80f6c:	e037883a 	mov	sp,fp
   80f70:	dfc00117 	ldw	ra,4(sp)
   80f74:	df000017 	ldw	fp,0(sp)
   80f78:	dec00204 	addi	sp,sp,8
   80f7c:	f800283a 	ret

00080f80 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   80f80:	defff904 	addi	sp,sp,-28
   80f84:	df000615 	stw	fp,24(sp)
   80f88:	df000604 	addi	fp,sp,24
   80f8c:	e13ffe15 	stw	r4,-8(fp)
   80f90:	e17fff15 	stw	r5,-4(fp)
   80f94:	e0bfff17 	ldw	r2,-4(fp)
   80f98:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   80f9c:	0005303a 	rdctl	r2,status
   80fa0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   80fa4:	e0fffb17 	ldw	r3,-20(fp)
   80fa8:	00bfff84 	movi	r2,-2
   80fac:	1884703a 	and	r2,r3,r2
   80fb0:	1001703a 	wrctl	status,r2
  
  return context;
   80fb4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   80fb8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
   80fbc:	e0fffc17 	ldw	r3,-16(fp)
   80fc0:	00800044 	movi	r2,1
   80fc4:	10c4983a 	sll	r2,r2,r3
   80fc8:	1007883a 	mov	r3,r2
   80fcc:	00800234 	movhi	r2,8
   80fd0:	1088ec04 	addi	r2,r2,9136
   80fd4:	10800017 	ldw	r2,0(r2)
   80fd8:	1886b03a 	or	r3,r3,r2
   80fdc:	00800234 	movhi	r2,8
   80fe0:	1088ec04 	addi	r2,r2,9136
   80fe4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   80fe8:	00800234 	movhi	r2,8
   80fec:	1088ec04 	addi	r2,r2,9136
   80ff0:	10800017 	ldw	r2,0(r2)
   80ff4:	100170fa 	wrctl	ienable,r2
   80ff8:	e0bffd17 	ldw	r2,-12(fp)
   80ffc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   81000:	e0bffa17 	ldw	r2,-24(fp)
   81004:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   81008:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
   8100c:	e037883a 	mov	sp,fp
   81010:	df000017 	ldw	fp,0(sp)
   81014:	dec00104 	addi	sp,sp,4
   81018:	f800283a 	ret

0008101c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   8101c:	defff904 	addi	sp,sp,-28
   81020:	df000615 	stw	fp,24(sp)
   81024:	df000604 	addi	fp,sp,24
   81028:	e13ffe15 	stw	r4,-8(fp)
   8102c:	e17fff15 	stw	r5,-4(fp)
   81030:	e0bfff17 	ldw	r2,-4(fp)
   81034:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   81038:	0005303a 	rdctl	r2,status
   8103c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   81040:	e0fffb17 	ldw	r3,-20(fp)
   81044:	00bfff84 	movi	r2,-2
   81048:	1884703a 	and	r2,r3,r2
   8104c:	1001703a 	wrctl	status,r2
  
  return context;
   81050:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   81054:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
   81058:	e0fffc17 	ldw	r3,-16(fp)
   8105c:	00800044 	movi	r2,1
   81060:	10c4983a 	sll	r2,r2,r3
   81064:	0084303a 	nor	r2,zero,r2
   81068:	1007883a 	mov	r3,r2
   8106c:	00800234 	movhi	r2,8
   81070:	1088ec04 	addi	r2,r2,9136
   81074:	10800017 	ldw	r2,0(r2)
   81078:	1886703a 	and	r3,r3,r2
   8107c:	00800234 	movhi	r2,8
   81080:	1088ec04 	addi	r2,r2,9136
   81084:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   81088:	00800234 	movhi	r2,8
   8108c:	1088ec04 	addi	r2,r2,9136
   81090:	10800017 	ldw	r2,0(r2)
   81094:	100170fa 	wrctl	ienable,r2
   81098:	e0bffd17 	ldw	r2,-12(fp)
   8109c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   810a0:	e0bffa17 	ldw	r2,-24(fp)
   810a4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   810a8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
   810ac:	e037883a 	mov	sp,fp
   810b0:	df000017 	ldw	fp,0(sp)
   810b4:	dec00104 	addi	sp,sp,4
   810b8:	f800283a 	ret

000810bc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   810bc:	defffc04 	addi	sp,sp,-16
   810c0:	df000315 	stw	fp,12(sp)
   810c4:	df000304 	addi	fp,sp,12
   810c8:	e13ffe15 	stw	r4,-8(fp)
   810cc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   810d0:	000530fa 	rdctl	r2,ienable
   810d4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   810d8:	e0ffff17 	ldw	r3,-4(fp)
   810dc:	00800044 	movi	r2,1
   810e0:	10c4983a 	sll	r2,r2,r3
   810e4:	1007883a 	mov	r3,r2
   810e8:	e0bffd17 	ldw	r2,-12(fp)
   810ec:	1884703a 	and	r2,r3,r2
   810f0:	1004c03a 	cmpne	r2,r2,zero
}
   810f4:	e037883a 	mov	sp,fp
   810f8:	df000017 	ldw	fp,0(sp)
   810fc:	dec00104 	addi	sp,sp,4
   81100:	f800283a 	ret

00081104 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   81104:	defff404 	addi	sp,sp,-48
   81108:	dfc00b15 	stw	ra,44(sp)
   8110c:	df000a15 	stw	fp,40(sp)
   81110:	df000a04 	addi	fp,sp,40
   81114:	e13ffb15 	stw	r4,-20(fp)
   81118:	e17ffc15 	stw	r5,-16(fp)
   8111c:	e1bffd15 	stw	r6,-12(fp)
   81120:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
   81124:	00bffa84 	movi	r2,-22
   81128:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   8112c:	e0bffc17 	ldw	r2,-16(fp)
   81130:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   81134:	e0bff917 	ldw	r2,-28(fp)
   81138:	10800808 	cmpgei	r2,r2,32
   8113c:	1000291e 	bne	r2,zero,811e4 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   81140:	0005303a 	rdctl	r2,status
   81144:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   81148:	e0fff717 	ldw	r3,-36(fp)
   8114c:	00bfff84 	movi	r2,-2
   81150:	1884703a 	and	r2,r3,r2
   81154:	1001703a 	wrctl	status,r2
  
  return context;
   81158:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   8115c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
   81160:	e0bff917 	ldw	r2,-28(fp)
   81164:	00c00234 	movhi	r3,8
   81168:	18c8f304 	addi	r3,r3,9164
   8116c:	100490fa 	slli	r2,r2,3
   81170:	10c7883a 	add	r3,r2,r3
   81174:	e0bffd17 	ldw	r2,-12(fp)
   81178:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
   8117c:	e0bff917 	ldw	r2,-28(fp)
   81180:	00c00234 	movhi	r3,8
   81184:	18c8f304 	addi	r3,r3,9164
   81188:	100490fa 	slli	r2,r2,3
   8118c:	10c5883a 	add	r2,r2,r3
   81190:	10c00104 	addi	r3,r2,4
   81194:	e0bffe17 	ldw	r2,-8(fp)
   81198:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   8119c:	e0bffd17 	ldw	r2,-12(fp)
   811a0:	1005003a 	cmpeq	r2,r2,zero
   811a4:	1000051e 	bne	r2,zero,811bc <alt_iic_isr_register+0xb8>
   811a8:	e17ff917 	ldw	r5,-28(fp)
   811ac:	e13ffb17 	ldw	r4,-20(fp)
   811b0:	0080f800 	call	80f80 <alt_ic_irq_enable>
   811b4:	e0bfff15 	stw	r2,-4(fp)
   811b8:	00000406 	br	811cc <alt_iic_isr_register+0xc8>
   811bc:	e17ff917 	ldw	r5,-28(fp)
   811c0:	e13ffb17 	ldw	r4,-20(fp)
   811c4:	008101c0 	call	8101c <alt_ic_irq_disable>
   811c8:	e0bfff15 	stw	r2,-4(fp)
   811cc:	e0bfff17 	ldw	r2,-4(fp)
   811d0:	e0bffa15 	stw	r2,-24(fp)
   811d4:	e0bff817 	ldw	r2,-32(fp)
   811d8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   811dc:	e0bff617 	ldw	r2,-40(fp)
   811e0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   811e4:	e0bffa17 	ldw	r2,-24(fp)
}
   811e8:	e037883a 	mov	sp,fp
   811ec:	dfc00117 	ldw	ra,4(sp)
   811f0:	df000017 	ldw	fp,0(sp)
   811f4:	dec00204 	addi	sp,sp,8
   811f8:	f800283a 	ret

000811fc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   811fc:	defff904 	addi	sp,sp,-28
   81200:	dfc00615 	stw	ra,24(sp)
   81204:	df000515 	stw	fp,20(sp)
   81208:	df000504 	addi	fp,sp,20
   8120c:	e13ffc15 	stw	r4,-16(fp)
   81210:	e17ffd15 	stw	r5,-12(fp)
   81214:	e1bffe15 	stw	r6,-8(fp)
   81218:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   8121c:	e13ffd17 	ldw	r4,-12(fp)
   81220:	e17ffe17 	ldw	r5,-8(fp)
   81224:	e1bfff17 	ldw	r6,-4(fp)
   81228:	00814140 	call	81414 <open>
   8122c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   81230:	e0bffb17 	ldw	r2,-20(fp)
   81234:	1004803a 	cmplt	r2,r2,zero
   81238:	10001c1e 	bne	r2,zero,812ac <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   8123c:	e0bffb17 	ldw	r2,-20(fp)
   81240:	00c00234 	movhi	r3,8
   81244:	18c78f04 	addi	r3,r3,7740
   81248:	10800324 	muli	r2,r2,12
   8124c:	10c5883a 	add	r2,r2,r3
   81250:	10c00017 	ldw	r3,0(r2)
   81254:	e0bffc17 	ldw	r2,-16(fp)
   81258:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   8125c:	e0bffb17 	ldw	r2,-20(fp)
   81260:	00c00234 	movhi	r3,8
   81264:	18c78f04 	addi	r3,r3,7740
   81268:	10800324 	muli	r2,r2,12
   8126c:	10c5883a 	add	r2,r2,r3
   81270:	10800104 	addi	r2,r2,4
   81274:	10c00017 	ldw	r3,0(r2)
   81278:	e0bffc17 	ldw	r2,-16(fp)
   8127c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   81280:	e0bffb17 	ldw	r2,-20(fp)
   81284:	00c00234 	movhi	r3,8
   81288:	18c78f04 	addi	r3,r3,7740
   8128c:	10800324 	muli	r2,r2,12
   81290:	10c5883a 	add	r2,r2,r3
   81294:	10800204 	addi	r2,r2,8
   81298:	10c00017 	ldw	r3,0(r2)
   8129c:	e0bffc17 	ldw	r2,-16(fp)
   812a0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   812a4:	e13ffb17 	ldw	r4,-20(fp)
   812a8:	00815fc0 	call	815fc <alt_release_fd>
  }
} 
   812ac:	e037883a 	mov	sp,fp
   812b0:	dfc00117 	ldw	ra,4(sp)
   812b4:	df000017 	ldw	fp,0(sp)
   812b8:	dec00204 	addi	sp,sp,8
   812bc:	f800283a 	ret

000812c0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   812c0:	defffb04 	addi	sp,sp,-20
   812c4:	dfc00415 	stw	ra,16(sp)
   812c8:	df000315 	stw	fp,12(sp)
   812cc:	df000304 	addi	fp,sp,12
   812d0:	e13ffd15 	stw	r4,-12(fp)
   812d4:	e17ffe15 	stw	r5,-8(fp)
   812d8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   812dc:	01000234 	movhi	r4,8
   812e0:	21079204 	addi	r4,r4,7752
   812e4:	e17ffd17 	ldw	r5,-12(fp)
   812e8:	01800044 	movi	r6,1
   812ec:	01c07fc4 	movi	r7,511
   812f0:	00811fc0 	call	811fc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   812f4:	01000234 	movhi	r4,8
   812f8:	21078f04 	addi	r4,r4,7740
   812fc:	e17ffe17 	ldw	r5,-8(fp)
   81300:	000d883a 	mov	r6,zero
   81304:	01c07fc4 	movi	r7,511
   81308:	00811fc0 	call	811fc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   8130c:	01000234 	movhi	r4,8
   81310:	21079504 	addi	r4,r4,7764
   81314:	e17fff17 	ldw	r5,-4(fp)
   81318:	01800044 	movi	r6,1
   8131c:	01c07fc4 	movi	r7,511
   81320:	00811fc0 	call	811fc <alt_open_fd>
}  
   81324:	e037883a 	mov	sp,fp
   81328:	dfc00117 	ldw	ra,4(sp)
   8132c:	df000017 	ldw	fp,0(sp)
   81330:	dec00204 	addi	sp,sp,8
   81334:	f800283a 	ret

00081338 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   81338:	defffc04 	addi	sp,sp,-16
   8133c:	df000315 	stw	fp,12(sp)
   81340:	df000304 	addi	fp,sp,12
   81344:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   81348:	e0bffe17 	ldw	r2,-8(fp)
   8134c:	10800217 	ldw	r2,8(r2)
   81350:	10d00034 	orhi	r3,r2,16384
   81354:	e0bffe17 	ldw	r2,-8(fp)
   81358:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   8135c:	e03ffd15 	stw	zero,-12(fp)
   81360:	00002006 	br	813e4 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   81364:	e0bffd17 	ldw	r2,-12(fp)
   81368:	00c00234 	movhi	r3,8
   8136c:	18c78f04 	addi	r3,r3,7740
   81370:	10800324 	muli	r2,r2,12
   81374:	10c5883a 	add	r2,r2,r3
   81378:	10c00017 	ldw	r3,0(r2)
   8137c:	e0bffe17 	ldw	r2,-8(fp)
   81380:	10800017 	ldw	r2,0(r2)
   81384:	1880141e 	bne	r3,r2,813d8 <alt_file_locked+0xa0>
   81388:	e0bffd17 	ldw	r2,-12(fp)
   8138c:	00c00234 	movhi	r3,8
   81390:	18c78f04 	addi	r3,r3,7740
   81394:	10800324 	muli	r2,r2,12
   81398:	10c5883a 	add	r2,r2,r3
   8139c:	10800204 	addi	r2,r2,8
   813a0:	10800017 	ldw	r2,0(r2)
   813a4:	1004403a 	cmpge	r2,r2,zero
   813a8:	10000b1e 	bne	r2,zero,813d8 <alt_file_locked+0xa0>
   813ac:	e0bffd17 	ldw	r2,-12(fp)
   813b0:	10800324 	muli	r2,r2,12
   813b4:	1007883a 	mov	r3,r2
   813b8:	00800234 	movhi	r2,8
   813bc:	10878f04 	addi	r2,r2,7740
   813c0:	1887883a 	add	r3,r3,r2
   813c4:	e0bffe17 	ldw	r2,-8(fp)
   813c8:	18800326 	beq	r3,r2,813d8 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   813cc:	00bffcc4 	movi	r2,-13
   813d0:	e0bfff15 	stw	r2,-4(fp)
   813d4:	00000a06 	br	81400 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   813d8:	e0bffd17 	ldw	r2,-12(fp)
   813dc:	10800044 	addi	r2,r2,1
   813e0:	e0bffd15 	stw	r2,-12(fp)
   813e4:	00800234 	movhi	r2,8
   813e8:	10882c04 	addi	r2,r2,8368
   813ec:	10800017 	ldw	r2,0(r2)
   813f0:	1007883a 	mov	r3,r2
   813f4:	e0bffd17 	ldw	r2,-12(fp)
   813f8:	18bfda2e 	bgeu	r3,r2,81364 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   813fc:	e03fff15 	stw	zero,-4(fp)
   81400:	e0bfff17 	ldw	r2,-4(fp)
}
   81404:	e037883a 	mov	sp,fp
   81408:	df000017 	ldw	fp,0(sp)
   8140c:	dec00104 	addi	sp,sp,4
   81410:	f800283a 	ret

00081414 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   81414:	defff404 	addi	sp,sp,-48
   81418:	dfc00b15 	stw	ra,44(sp)
   8141c:	df000a15 	stw	fp,40(sp)
   81420:	df000a04 	addi	fp,sp,40
   81424:	e13ffb15 	stw	r4,-20(fp)
   81428:	e17ffc15 	stw	r5,-16(fp)
   8142c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   81430:	00bfffc4 	movi	r2,-1
   81434:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   81438:	00bffb44 	movi	r2,-19
   8143c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   81440:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   81444:	e13ffb17 	ldw	r4,-20(fp)
   81448:	01400234 	movhi	r5,8
   8144c:	29482a04 	addi	r5,r5,8360
   81450:	00818200 	call	81820 <alt_find_dev>
   81454:	e0bffa15 	stw	r2,-24(fp)
   81458:	e0bffa17 	ldw	r2,-24(fp)
   8145c:	1004c03a 	cmpne	r2,r2,zero
   81460:	1000051e 	bne	r2,zero,81478 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   81464:	e13ffb17 	ldw	r4,-20(fp)
   81468:	00818b40 	call	818b4 <alt_find_file>
   8146c:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   81470:	00800044 	movi	r2,1
   81474:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   81478:	e0bffa17 	ldw	r2,-24(fp)
   8147c:	1005003a 	cmpeq	r2,r2,zero
   81480:	1000301e 	bne	r2,zero,81544 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   81484:	e13ffa17 	ldw	r4,-24(fp)
   81488:	00819d40 	call	819d4 <alt_get_fd>
   8148c:	e0bff815 	stw	r2,-32(fp)
   81490:	e0bff817 	ldw	r2,-32(fp)
   81494:	1004403a 	cmpge	r2,r2,zero
   81498:	1000031e 	bne	r2,zero,814a8 <open+0x94>
    {
      status = index;
   8149c:	e0bff817 	ldw	r2,-32(fp)
   814a0:	e0bff715 	stw	r2,-36(fp)
   814a4:	00002906 	br	8154c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   814a8:	e0bff817 	ldw	r2,-32(fp)
   814ac:	10800324 	muli	r2,r2,12
   814b0:	1007883a 	mov	r3,r2
   814b4:	00800234 	movhi	r2,8
   814b8:	10878f04 	addi	r2,r2,7740
   814bc:	1885883a 	add	r2,r3,r2
   814c0:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   814c4:	e0fffc17 	ldw	r3,-16(fp)
   814c8:	00900034 	movhi	r2,16384
   814cc:	10bfffc4 	addi	r2,r2,-1
   814d0:	1886703a 	and	r3,r3,r2
   814d4:	e0bff917 	ldw	r2,-28(fp)
   814d8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   814dc:	e0bff617 	ldw	r2,-40(fp)
   814e0:	1004c03a 	cmpne	r2,r2,zero
   814e4:	1000061e 	bne	r2,zero,81500 <open+0xec>
   814e8:	e13ff917 	ldw	r4,-28(fp)
   814ec:	00813380 	call	81338 <alt_file_locked>
   814f0:	e0bff715 	stw	r2,-36(fp)
   814f4:	e0bff717 	ldw	r2,-36(fp)
   814f8:	1004803a 	cmplt	r2,r2,zero
   814fc:	1000131e 	bne	r2,zero,8154c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   81500:	e0bffa17 	ldw	r2,-24(fp)
   81504:	10800317 	ldw	r2,12(r2)
   81508:	1005003a 	cmpeq	r2,r2,zero
   8150c:	1000091e 	bne	r2,zero,81534 <open+0x120>
   81510:	e0bffa17 	ldw	r2,-24(fp)
   81514:	10800317 	ldw	r2,12(r2)
   81518:	e13ff917 	ldw	r4,-28(fp)
   8151c:	e17ffb17 	ldw	r5,-20(fp)
   81520:	e1bffc17 	ldw	r6,-16(fp)
   81524:	e1fffd17 	ldw	r7,-12(fp)
   81528:	103ee83a 	callr	r2
   8152c:	e0bfff15 	stw	r2,-4(fp)
   81530:	00000106 	br	81538 <open+0x124>
   81534:	e03fff15 	stw	zero,-4(fp)
   81538:	e0bfff17 	ldw	r2,-4(fp)
   8153c:	e0bff715 	stw	r2,-36(fp)
   81540:	00000206 	br	8154c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   81544:	00bffb44 	movi	r2,-19
   81548:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   8154c:	e0bff717 	ldw	r2,-36(fp)
   81550:	1004403a 	cmpge	r2,r2,zero
   81554:	1000091e 	bne	r2,zero,8157c <open+0x168>
  {
    alt_release_fd (index);  
   81558:	e13ff817 	ldw	r4,-32(fp)
   8155c:	00815fc0 	call	815fc <alt_release_fd>
    ALT_ERRNO = -status;
   81560:	008159c0 	call	8159c <alt_get_errno>
   81564:	e0fff717 	ldw	r3,-36(fp)
   81568:	00c7c83a 	sub	r3,zero,r3
   8156c:	10c00015 	stw	r3,0(r2)
    return -1;
   81570:	00bfffc4 	movi	r2,-1
   81574:	e0bffe15 	stw	r2,-8(fp)
   81578:	00000206 	br	81584 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   8157c:	e0bff817 	ldw	r2,-32(fp)
   81580:	e0bffe15 	stw	r2,-8(fp)
   81584:	e0bffe17 	ldw	r2,-8(fp)
}
   81588:	e037883a 	mov	sp,fp
   8158c:	dfc00117 	ldw	ra,4(sp)
   81590:	df000017 	ldw	fp,0(sp)
   81594:	dec00204 	addi	sp,sp,8
   81598:	f800283a 	ret

0008159c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   8159c:	defffd04 	addi	sp,sp,-12
   815a0:	dfc00215 	stw	ra,8(sp)
   815a4:	df000115 	stw	fp,4(sp)
   815a8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   815ac:	00800234 	movhi	r2,8
   815b0:	10882d04 	addi	r2,r2,8372
   815b4:	10800017 	ldw	r2,0(r2)
   815b8:	1005003a 	cmpeq	r2,r2,zero
   815bc:	1000061e 	bne	r2,zero,815d8 <alt_get_errno+0x3c>
   815c0:	00800234 	movhi	r2,8
   815c4:	10882d04 	addi	r2,r2,8372
   815c8:	10800017 	ldw	r2,0(r2)
   815cc:	103ee83a 	callr	r2
   815d0:	e0bfff15 	stw	r2,-4(fp)
   815d4:	00000306 	br	815e4 <alt_get_errno+0x48>
   815d8:	00800234 	movhi	r2,8
   815dc:	1088f204 	addi	r2,r2,9160
   815e0:	e0bfff15 	stw	r2,-4(fp)
   815e4:	e0bfff17 	ldw	r2,-4(fp)
}
   815e8:	e037883a 	mov	sp,fp
   815ec:	dfc00117 	ldw	ra,4(sp)
   815f0:	df000017 	ldw	fp,0(sp)
   815f4:	dec00204 	addi	sp,sp,8
   815f8:	f800283a 	ret

000815fc <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   815fc:	defffe04 	addi	sp,sp,-8
   81600:	df000115 	stw	fp,4(sp)
   81604:	df000104 	addi	fp,sp,4
   81608:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   8160c:	e0bfff17 	ldw	r2,-4(fp)
   81610:	108000d0 	cmplti	r2,r2,3
   81614:	10000d1e 	bne	r2,zero,8164c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   81618:	e0bfff17 	ldw	r2,-4(fp)
   8161c:	00c00234 	movhi	r3,8
   81620:	18c78f04 	addi	r3,r3,7740
   81624:	10800324 	muli	r2,r2,12
   81628:	10c5883a 	add	r2,r2,r3
   8162c:	10800204 	addi	r2,r2,8
   81630:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   81634:	e0bfff17 	ldw	r2,-4(fp)
   81638:	00c00234 	movhi	r3,8
   8163c:	18c78f04 	addi	r3,r3,7740
   81640:	10800324 	muli	r2,r2,12
   81644:	10c5883a 	add	r2,r2,r3
   81648:	10000015 	stw	zero,0(r2)
  }
}
   8164c:	e037883a 	mov	sp,fp
   81650:	df000017 	ldw	fp,0(sp)
   81654:	dec00104 	addi	sp,sp,4
   81658:	f800283a 	ret

0008165c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   8165c:	defffa04 	addi	sp,sp,-24
   81660:	df000515 	stw	fp,20(sp)
   81664:	df000504 	addi	fp,sp,20
   81668:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   8166c:	0005303a 	rdctl	r2,status
   81670:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   81674:	e0fffd17 	ldw	r3,-12(fp)
   81678:	00bfff84 	movi	r2,-2
   8167c:	1884703a 	and	r2,r3,r2
   81680:	1001703a 	wrctl	status,r2
  
  return context;
   81684:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   81688:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   8168c:	e0bfff17 	ldw	r2,-4(fp)
   81690:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   81694:	e0bffc17 	ldw	r2,-16(fp)
   81698:	10c00017 	ldw	r3,0(r2)
   8169c:	e0bffc17 	ldw	r2,-16(fp)
   816a0:	10800117 	ldw	r2,4(r2)
   816a4:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   816a8:	e0bffc17 	ldw	r2,-16(fp)
   816ac:	10c00117 	ldw	r3,4(r2)
   816b0:	e0bffc17 	ldw	r2,-16(fp)
   816b4:	10800017 	ldw	r2,0(r2)
   816b8:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   816bc:	e0fffc17 	ldw	r3,-16(fp)
   816c0:	e0bffc17 	ldw	r2,-16(fp)
   816c4:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   816c8:	e0fffc17 	ldw	r3,-16(fp)
   816cc:	e0bffc17 	ldw	r2,-16(fp)
   816d0:	18800015 	stw	r2,0(r3)
   816d4:	e0bffe17 	ldw	r2,-8(fp)
   816d8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   816dc:	e0bffb17 	ldw	r2,-20(fp)
   816e0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   816e4:	e037883a 	mov	sp,fp
   816e8:	df000017 	ldw	fp,0(sp)
   816ec:	dec00104 	addi	sp,sp,4
   816f0:	f800283a 	ret

000816f4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   816f4:	defffb04 	addi	sp,sp,-20
   816f8:	dfc00415 	stw	ra,16(sp)
   816fc:	df000315 	stw	fp,12(sp)
   81700:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   81704:	d0a00717 	ldw	r2,-32740(gp)
   81708:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   8170c:	d0a0ca17 	ldw	r2,-31960(gp)
   81710:	10800044 	addi	r2,r2,1
   81714:	d0a0ca15 	stw	r2,-31960(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   81718:	00003106 	br	817e0 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   8171c:	e0bffe17 	ldw	r2,-8(fp)
   81720:	10800017 	ldw	r2,0(r2)
   81724:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   81728:	e0bffe17 	ldw	r2,-8(fp)
   8172c:	10800403 	ldbu	r2,16(r2)
   81730:	10803fcc 	andi	r2,r2,255
   81734:	1005003a 	cmpeq	r2,r2,zero
   81738:	1000051e 	bne	r2,zero,81750 <alt_tick+0x5c>
   8173c:	d0a0ca17 	ldw	r2,-31960(gp)
   81740:	1004c03a 	cmpne	r2,r2,zero
   81744:	1000021e 	bne	r2,zero,81750 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   81748:	e0bffe17 	ldw	r2,-8(fp)
   8174c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   81750:	e0bffe17 	ldw	r2,-8(fp)
   81754:	10c00217 	ldw	r3,8(r2)
   81758:	d0a0ca17 	ldw	r2,-31960(gp)
   8175c:	10c01e36 	bltu	r2,r3,817d8 <alt_tick+0xe4>
   81760:	e0bffe17 	ldw	r2,-8(fp)
   81764:	10800403 	ldbu	r2,16(r2)
   81768:	10803fcc 	andi	r2,r2,255
   8176c:	1004c03a 	cmpne	r2,r2,zero
   81770:	1000191e 	bne	r2,zero,817d8 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   81774:	e0bffe17 	ldw	r2,-8(fp)
   81778:	10c00317 	ldw	r3,12(r2)
   8177c:	e0bffe17 	ldw	r2,-8(fp)
   81780:	11000517 	ldw	r4,20(r2)
   81784:	183ee83a 	callr	r3
   81788:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   8178c:	e0bffd17 	ldw	r2,-12(fp)
   81790:	1004c03a 	cmpne	r2,r2,zero
   81794:	1000031e 	bne	r2,zero,817a4 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   81798:	e13ffe17 	ldw	r4,-8(fp)
   8179c:	008165c0 	call	8165c <alt_alarm_stop>
   817a0:	00000d06 	br	817d8 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   817a4:	e0bffe17 	ldw	r2,-8(fp)
   817a8:	10c00217 	ldw	r3,8(r2)
   817ac:	e0bffd17 	ldw	r2,-12(fp)
   817b0:	1887883a 	add	r3,r3,r2
   817b4:	e0bffe17 	ldw	r2,-8(fp)
   817b8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   817bc:	e0bffe17 	ldw	r2,-8(fp)
   817c0:	10c00217 	ldw	r3,8(r2)
   817c4:	d0a0ca17 	ldw	r2,-31960(gp)
   817c8:	1880032e 	bgeu	r3,r2,817d8 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   817cc:	e0fffe17 	ldw	r3,-8(fp)
   817d0:	00800044 	movi	r2,1
   817d4:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   817d8:	e0bfff17 	ldw	r2,-4(fp)
   817dc:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   817e0:	d0e00704 	addi	r3,gp,-32740
   817e4:	e0bffe17 	ldw	r2,-8(fp)
   817e8:	10ffcc1e 	bne	r2,r3,8171c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   817ec:	e037883a 	mov	sp,fp
   817f0:	dfc00117 	ldw	ra,4(sp)
   817f4:	df000017 	ldw	fp,0(sp)
   817f8:	dec00204 	addi	sp,sp,8
   817fc:	f800283a 	ret

00081800 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   81800:	deffff04 	addi	sp,sp,-4
   81804:	df000015 	stw	fp,0(sp)
   81808:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   8180c:	000170fa 	wrctl	ienable,zero
}
   81810:	e037883a 	mov	sp,fp
   81814:	df000017 	ldw	fp,0(sp)
   81818:	dec00104 	addi	sp,sp,4
   8181c:	f800283a 	ret

00081820 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   81820:	defff904 	addi	sp,sp,-28
   81824:	dfc00615 	stw	ra,24(sp)
   81828:	df000515 	stw	fp,20(sp)
   8182c:	df000504 	addi	fp,sp,20
   81830:	e13ffd15 	stw	r4,-12(fp)
   81834:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   81838:	e0bffe17 	ldw	r2,-8(fp)
   8183c:	10800017 	ldw	r2,0(r2)
   81840:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   81844:	e13ffd17 	ldw	r4,-12(fp)
   81848:	0081b780 	call	81b78 <strlen>
   8184c:	10800044 	addi	r2,r2,1
   81850:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   81854:	00000d06 	br	8188c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   81858:	e0bffc17 	ldw	r2,-16(fp)
   8185c:	11000217 	ldw	r4,8(r2)
   81860:	e1bffb17 	ldw	r6,-20(fp)
   81864:	e17ffd17 	ldw	r5,-12(fp)
   81868:	0081b3c0 	call	81b3c <memcmp>
   8186c:	1004c03a 	cmpne	r2,r2,zero
   81870:	1000031e 	bne	r2,zero,81880 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   81874:	e0bffc17 	ldw	r2,-16(fp)
   81878:	e0bfff15 	stw	r2,-4(fp)
   8187c:	00000706 	br	8189c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   81880:	e0bffc17 	ldw	r2,-16(fp)
   81884:	10800017 	ldw	r2,0(r2)
   81888:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   8188c:	e0fffe17 	ldw	r3,-8(fp)
   81890:	e0bffc17 	ldw	r2,-16(fp)
   81894:	10fff01e 	bne	r2,r3,81858 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   81898:	e03fff15 	stw	zero,-4(fp)
   8189c:	e0bfff17 	ldw	r2,-4(fp)
}
   818a0:	e037883a 	mov	sp,fp
   818a4:	dfc00117 	ldw	ra,4(sp)
   818a8:	df000017 	ldw	fp,0(sp)
   818ac:	dec00204 	addi	sp,sp,8
   818b0:	f800283a 	ret

000818b4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   818b4:	defffa04 	addi	sp,sp,-24
   818b8:	dfc00515 	stw	ra,20(sp)
   818bc:	df000415 	stw	fp,16(sp)
   818c0:	df000404 	addi	fp,sp,16
   818c4:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   818c8:	00800234 	movhi	r2,8
   818cc:	10882804 	addi	r2,r2,8352
   818d0:	10800017 	ldw	r2,0(r2)
   818d4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   818d8:	00003306 	br	819a8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   818dc:	e0bffd17 	ldw	r2,-12(fp)
   818e0:	11000217 	ldw	r4,8(r2)
   818e4:	0081b780 	call	81b78 <strlen>
   818e8:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   818ec:	e0bffd17 	ldw	r2,-12(fp)
   818f0:	10c00217 	ldw	r3,8(r2)
   818f4:	e0bffc17 	ldw	r2,-16(fp)
   818f8:	1885883a 	add	r2,r3,r2
   818fc:	10bfffc4 	addi	r2,r2,-1
   81900:	10800003 	ldbu	r2,0(r2)
   81904:	10803fcc 	andi	r2,r2,255
   81908:	1080201c 	xori	r2,r2,128
   8190c:	10bfe004 	addi	r2,r2,-128
   81910:	10800bd8 	cmpnei	r2,r2,47
   81914:	1000031e 	bne	r2,zero,81924 <alt_find_file+0x70>
    {
      len -= 1;
   81918:	e0bffc17 	ldw	r2,-16(fp)
   8191c:	10bfffc4 	addi	r2,r2,-1
   81920:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   81924:	e0bffc17 	ldw	r2,-16(fp)
   81928:	1007883a 	mov	r3,r2
   8192c:	e0bffe17 	ldw	r2,-8(fp)
   81930:	1885883a 	add	r2,r3,r2
   81934:	10800003 	ldbu	r2,0(r2)
   81938:	10803fcc 	andi	r2,r2,255
   8193c:	1080201c 	xori	r2,r2,128
   81940:	10bfe004 	addi	r2,r2,-128
   81944:	10800be0 	cmpeqi	r2,r2,47
   81948:	10000a1e 	bne	r2,zero,81974 <alt_find_file+0xc0>
   8194c:	e0bffc17 	ldw	r2,-16(fp)
   81950:	1007883a 	mov	r3,r2
   81954:	e0bffe17 	ldw	r2,-8(fp)
   81958:	1885883a 	add	r2,r3,r2
   8195c:	10800003 	ldbu	r2,0(r2)
   81960:	10803fcc 	andi	r2,r2,255
   81964:	1080201c 	xori	r2,r2,128
   81968:	10bfe004 	addi	r2,r2,-128
   8196c:	1004c03a 	cmpne	r2,r2,zero
   81970:	10000a1e 	bne	r2,zero,8199c <alt_find_file+0xe8>
   81974:	e0bffd17 	ldw	r2,-12(fp)
   81978:	11000217 	ldw	r4,8(r2)
   8197c:	e1bffc17 	ldw	r6,-16(fp)
   81980:	e17ffe17 	ldw	r5,-8(fp)
   81984:	0081b3c0 	call	81b3c <memcmp>
   81988:	1004c03a 	cmpne	r2,r2,zero
   8198c:	1000031e 	bne	r2,zero,8199c <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   81990:	e0bffd17 	ldw	r2,-12(fp)
   81994:	e0bfff15 	stw	r2,-4(fp)
   81998:	00000806 	br	819bc <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   8199c:	e0bffd17 	ldw	r2,-12(fp)
   819a0:	10800017 	ldw	r2,0(r2)
   819a4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   819a8:	00c00234 	movhi	r3,8
   819ac:	18c82804 	addi	r3,r3,8352
   819b0:	e0bffd17 	ldw	r2,-12(fp)
   819b4:	10ffc91e 	bne	r2,r3,818dc <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   819b8:	e03fff15 	stw	zero,-4(fp)
   819bc:	e0bfff17 	ldw	r2,-4(fp)
}
   819c0:	e037883a 	mov	sp,fp
   819c4:	dfc00117 	ldw	ra,4(sp)
   819c8:	df000017 	ldw	fp,0(sp)
   819cc:	dec00204 	addi	sp,sp,8
   819d0:	f800283a 	ret

000819d4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   819d4:	defffc04 	addi	sp,sp,-16
   819d8:	df000315 	stw	fp,12(sp)
   819dc:	df000304 	addi	fp,sp,12
   819e0:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   819e4:	00bffa04 	movi	r2,-24
   819e8:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   819ec:	e03ffe15 	stw	zero,-8(fp)
   819f0:	00001e06 	br	81a6c <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   819f4:	e0bffe17 	ldw	r2,-8(fp)
   819f8:	00c00234 	movhi	r3,8
   819fc:	18c78f04 	addi	r3,r3,7740
   81a00:	10800324 	muli	r2,r2,12
   81a04:	10c5883a 	add	r2,r2,r3
   81a08:	10800017 	ldw	r2,0(r2)
   81a0c:	1004c03a 	cmpne	r2,r2,zero
   81a10:	1000131e 	bne	r2,zero,81a60 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   81a14:	e0bffe17 	ldw	r2,-8(fp)
   81a18:	00c00234 	movhi	r3,8
   81a1c:	18c78f04 	addi	r3,r3,7740
   81a20:	10800324 	muli	r2,r2,12
   81a24:	10c7883a 	add	r3,r2,r3
   81a28:	e0bfff17 	ldw	r2,-4(fp)
   81a2c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   81a30:	00800234 	movhi	r2,8
   81a34:	10882c04 	addi	r2,r2,8368
   81a38:	10c00017 	ldw	r3,0(r2)
   81a3c:	e0bffe17 	ldw	r2,-8(fp)
   81a40:	1880040e 	bge	r3,r2,81a54 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   81a44:	00c00234 	movhi	r3,8
   81a48:	18c82c04 	addi	r3,r3,8368
   81a4c:	e0bffe17 	ldw	r2,-8(fp)
   81a50:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   81a54:	e0bffe17 	ldw	r2,-8(fp)
   81a58:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   81a5c:	00000606 	br	81a78 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   81a60:	e0bffe17 	ldw	r2,-8(fp)
   81a64:	10800044 	addi	r2,r2,1
   81a68:	e0bffe15 	stw	r2,-8(fp)
   81a6c:	e0bffe17 	ldw	r2,-8(fp)
   81a70:	10800810 	cmplti	r2,r2,32
   81a74:	103fdf1e 	bne	r2,zero,819f4 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   81a78:	e0bffd17 	ldw	r2,-12(fp)
}
   81a7c:	e037883a 	mov	sp,fp
   81a80:	df000017 	ldw	fp,0(sp)
   81a84:	dec00104 	addi	sp,sp,4
   81a88:	f800283a 	ret

00081a8c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   81a8c:	defffb04 	addi	sp,sp,-20
   81a90:	df000415 	stw	fp,16(sp)
   81a94:	df000404 	addi	fp,sp,16
   81a98:	e13ffe15 	stw	r4,-8(fp)
   81a9c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   81aa0:	e0bfff17 	ldw	r2,-4(fp)
   81aa4:	10820070 	cmpltui	r2,r2,2049
   81aa8:	1000021e 	bne	r2,zero,81ab4 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   81aac:	00820004 	movi	r2,2048
   81ab0:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   81ab4:	e0fffe17 	ldw	r3,-8(fp)
   81ab8:	e0bfff17 	ldw	r2,-4(fp)
   81abc:	1885883a 	add	r2,r3,r2
   81ac0:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   81ac4:	e0bffe17 	ldw	r2,-8(fp)
   81ac8:	e0bffd15 	stw	r2,-12(fp)
   81acc:	00000506 	br	81ae4 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   81ad0:	e0bffd17 	ldw	r2,-12(fp)
   81ad4:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   81ad8:	e0bffd17 	ldw	r2,-12(fp)
   81adc:	10800804 	addi	r2,r2,32
   81ae0:	e0bffd15 	stw	r2,-12(fp)
   81ae4:	e0fffd17 	ldw	r3,-12(fp)
   81ae8:	e0bffc17 	ldw	r2,-16(fp)
   81aec:	18bff836 	bltu	r3,r2,81ad0 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   81af0:	e0bffe17 	ldw	r2,-8(fp)
   81af4:	108007cc 	andi	r2,r2,31
   81af8:	1005003a 	cmpeq	r2,r2,zero
   81afc:	1000021e 	bne	r2,zero,81b08 <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   81b00:	e0bffd17 	ldw	r2,-12(fp)
   81b04:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   81b08:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   81b0c:	e037883a 	mov	sp,fp
   81b10:	df000017 	ldw	fp,0(sp)
   81b14:	dec00104 	addi	sp,sp,4
   81b18:	f800283a 	ret

00081b1c <exit>:
   81b1c:	defffe04 	addi	sp,sp,-8
   81b20:	dc400015 	stw	r17,0(sp)
   81b24:	000b883a 	mov	r5,zero
   81b28:	2023883a 	mov	r17,r4
   81b2c:	dfc00115 	stw	ra,4(sp)
   81b30:	0081b9c0 	call	81b9c <__call_exitprocs>
   81b34:	8809883a 	mov	r4,r17
   81b38:	0081d980 	call	81d98 <_exit>

00081b3c <memcmp>:
   81b3c:	31ffffc4 	addi	r7,r6,-1
   81b40:	3000061e 	bne	r6,zero,81b5c <memcmp+0x20>
   81b44:	00000a06 	br	81b70 <memcmp+0x34>
   81b48:	39ffffc4 	addi	r7,r7,-1
   81b4c:	00bfffc4 	movi	r2,-1
   81b50:	21000044 	addi	r4,r4,1
   81b54:	29400044 	addi	r5,r5,1
   81b58:	38800526 	beq	r7,r2,81b70 <memcmp+0x34>
   81b5c:	20c00003 	ldbu	r3,0(r4)
   81b60:	28800003 	ldbu	r2,0(r5)
   81b64:	18bff826 	beq	r3,r2,81b48 <memcmp+0xc>
   81b68:	1885c83a 	sub	r2,r3,r2
   81b6c:	f800283a 	ret
   81b70:	0005883a 	mov	r2,zero
   81b74:	f800283a 	ret

00081b78 <strlen>:
   81b78:	20800007 	ldb	r2,0(r4)
   81b7c:	10000526 	beq	r2,zero,81b94 <strlen+0x1c>
   81b80:	2007883a 	mov	r3,r4
   81b84:	18c00044 	addi	r3,r3,1
   81b88:	18800007 	ldb	r2,0(r3)
   81b8c:	103ffd1e 	bne	r2,zero,81b84 <strlen+0xc>
   81b90:	1905c83a 	sub	r2,r3,r4
   81b94:	f800283a 	ret

00081b98 <register_fini>:
   81b98:	f800283a 	ret

00081b9c <__call_exitprocs>:
   81b9c:	defff304 	addi	sp,sp,-52
   81ba0:	00800234 	movhi	r2,8
   81ba4:	10883104 	addi	r2,r2,8388
   81ba8:	df000b15 	stw	fp,44(sp)
   81bac:	17000017 	ldw	fp,0(r2)
   81bb0:	00800034 	movhi	r2,0
   81bb4:	10800004 	addi	r2,r2,0
   81bb8:	1005003a 	cmpeq	r2,r2,zero
   81bbc:	d8800215 	stw	r2,8(sp)
   81bc0:	e0800c04 	addi	r2,fp,48
   81bc4:	dd800915 	stw	r22,36(sp)
   81bc8:	dd400815 	stw	r21,32(sp)
   81bcc:	dfc00c15 	stw	ra,48(sp)
   81bd0:	ddc00a15 	stw	r23,40(sp)
   81bd4:	dd000715 	stw	r20,28(sp)
   81bd8:	dcc00615 	stw	r19,24(sp)
   81bdc:	dc800515 	stw	r18,20(sp)
   81be0:	dc400415 	stw	r17,16(sp)
   81be4:	dc000315 	stw	r16,12(sp)
   81be8:	282d883a 	mov	r22,r5
   81bec:	d9000115 	stw	r4,4(sp)
   81bf0:	d8800015 	stw	r2,0(sp)
   81bf4:	282b003a 	cmpeq	r21,r5,zero
   81bf8:	e4400c17 	ldw	r17,48(fp)
   81bfc:	88001226 	beq	r17,zero,81c48 <__call_exitprocs+0xac>
   81c00:	ddc00017 	ldw	r23,0(sp)
   81c04:	88800117 	ldw	r2,4(r17)
   81c08:	8c802217 	ldw	r18,136(r17)
   81c0c:	143fffc4 	addi	r16,r2,-1
   81c10:	80000b16 	blt	r16,zero,81c40 <__call_exitprocs+0xa4>
   81c14:	9027003a 	cmpeq	r19,r18,zero
   81c18:	a800171e 	bne	r21,zero,81c78 <__call_exitprocs+0xdc>
   81c1c:	9800051e 	bne	r19,zero,81c34 <__call_exitprocs+0x98>
   81c20:	8409883a 	add	r4,r16,r16
   81c24:	2105883a 	add	r2,r4,r4
   81c28:	1485883a 	add	r2,r2,r18
   81c2c:	10c02017 	ldw	r3,128(r2)
   81c30:	b0c01226 	beq	r22,r3,81c7c <__call_exitprocs+0xe0>
   81c34:	843fffc4 	addi	r16,r16,-1
   81c38:	00bfffc4 	movi	r2,-1
   81c3c:	80bff61e 	bne	r16,r2,81c18 <__call_exitprocs+0x7c>
   81c40:	d8800217 	ldw	r2,8(sp)
   81c44:	10003226 	beq	r2,zero,81d10 <__call_exitprocs+0x174>
   81c48:	dfc00c17 	ldw	ra,48(sp)
   81c4c:	df000b17 	ldw	fp,44(sp)
   81c50:	ddc00a17 	ldw	r23,40(sp)
   81c54:	dd800917 	ldw	r22,36(sp)
   81c58:	dd400817 	ldw	r21,32(sp)
   81c5c:	dd000717 	ldw	r20,28(sp)
   81c60:	dcc00617 	ldw	r19,24(sp)
   81c64:	dc800517 	ldw	r18,20(sp)
   81c68:	dc400417 	ldw	r17,16(sp)
   81c6c:	dc000317 	ldw	r16,12(sp)
   81c70:	dec00d04 	addi	sp,sp,52
   81c74:	f800283a 	ret
   81c78:	8409883a 	add	r4,r16,r16
   81c7c:	88c00117 	ldw	r3,4(r17)
   81c80:	2105883a 	add	r2,r4,r4
   81c84:	1445883a 	add	r2,r2,r17
   81c88:	18ffffc4 	addi	r3,r3,-1
   81c8c:	11800217 	ldw	r6,8(r2)
   81c90:	1c001826 	beq	r3,r16,81cf4 <__call_exitprocs+0x158>
   81c94:	10000215 	stw	zero,8(r2)
   81c98:	303fe626 	beq	r6,zero,81c34 <__call_exitprocs+0x98>
   81c9c:	8d000117 	ldw	r20,4(r17)
   81ca0:	9800121e 	bne	r19,zero,81cec <__call_exitprocs+0x150>
   81ca4:	00c00044 	movi	r3,1
   81ca8:	1c06983a 	sll	r3,r3,r16
   81cac:	90804017 	ldw	r2,256(r18)
   81cb0:	1884703a 	and	r2,r3,r2
   81cb4:	10000d26 	beq	r2,zero,81cec <__call_exitprocs+0x150>
   81cb8:	90804117 	ldw	r2,260(r18)
   81cbc:	1884703a 	and	r2,r3,r2
   81cc0:	10000e1e 	bne	r2,zero,81cfc <__call_exitprocs+0x160>
   81cc4:	2105883a 	add	r2,r4,r4
   81cc8:	1485883a 	add	r2,r2,r18
   81ccc:	11400017 	ldw	r5,0(r2)
   81cd0:	d9000117 	ldw	r4,4(sp)
   81cd4:	303ee83a 	callr	r6
   81cd8:	88800117 	ldw	r2,4(r17)
   81cdc:	a0bfc61e 	bne	r20,r2,81bf8 <__call_exitprocs+0x5c>
   81ce0:	b8800017 	ldw	r2,0(r23)
   81ce4:	147fd326 	beq	r2,r17,81c34 <__call_exitprocs+0x98>
   81ce8:	003fc306 	br	81bf8 <__call_exitprocs+0x5c>
   81cec:	303ee83a 	callr	r6
   81cf0:	003ff906 	br	81cd8 <__call_exitprocs+0x13c>
   81cf4:	8c000115 	stw	r16,4(r17)
   81cf8:	003fe706 	br	81c98 <__call_exitprocs+0xfc>
   81cfc:	2105883a 	add	r2,r4,r4
   81d00:	1485883a 	add	r2,r2,r18
   81d04:	11000017 	ldw	r4,0(r2)
   81d08:	303ee83a 	callr	r6
   81d0c:	003ff206 	br	81cd8 <__call_exitprocs+0x13c>
   81d10:	88800117 	ldw	r2,4(r17)
   81d14:	10000b1e 	bne	r2,zero,81d44 <__call_exitprocs+0x1a8>
   81d18:	89000017 	ldw	r4,0(r17)
   81d1c:	20000a26 	beq	r4,zero,81d48 <__call_exitprocs+0x1ac>
   81d20:	b9000015 	stw	r4,0(r23)
   81d24:	90000226 	beq	r18,zero,81d30 <__call_exitprocs+0x194>
   81d28:	9009883a 	mov	r4,r18
   81d2c:	00000000 	call	0 <__reset-0x80000>
   81d30:	8809883a 	mov	r4,r17
   81d34:	00000000 	call	0 <__reset-0x80000>
   81d38:	bc400017 	ldw	r17,0(r23)
   81d3c:	883fb11e 	bne	r17,zero,81c04 <__call_exitprocs+0x68>
   81d40:	003fc106 	br	81c48 <__call_exitprocs+0xac>
   81d44:	89000017 	ldw	r4,0(r17)
   81d48:	882f883a 	mov	r23,r17
   81d4c:	2023883a 	mov	r17,r4
   81d50:	883fac1e 	bne	r17,zero,81c04 <__call_exitprocs+0x68>
   81d54:	003fbc06 	br	81c48 <__call_exitprocs+0xac>

00081d58 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   81d58:	defffd04 	addi	sp,sp,-12
   81d5c:	df000215 	stw	fp,8(sp)
   81d60:	df000204 	addi	fp,sp,8
   81d64:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   81d68:	e0bfff17 	ldw	r2,-4(fp)
   81d6c:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   81d70:	e0bffe17 	ldw	r2,-8(fp)
   81d74:	1005003a 	cmpeq	r2,r2,zero
   81d78:	1000021e 	bne	r2,zero,81d84 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   81d7c:	002af070 	cmpltui	zero,zero,43969
   81d80:	00000106 	br	81d88 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   81d84:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   81d88:	e037883a 	mov	sp,fp
   81d8c:	df000017 	ldw	fp,0(sp)
   81d90:	dec00104 	addi	sp,sp,4
   81d94:	f800283a 	ret

00081d98 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   81d98:	defffd04 	addi	sp,sp,-12
   81d9c:	dfc00215 	stw	ra,8(sp)
   81da0:	df000115 	stw	fp,4(sp)
   81da4:	df000104 	addi	fp,sp,4
   81da8:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   81dac:	e13fff17 	ldw	r4,-4(fp)
   81db0:	0081d580 	call	81d58 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   81db4:	003fff06 	br	81db4 <_exit+0x1c>
   81db8:	00081b98 	cmpnei	zero,zero,8302
