INFO-FLOW: Workspace /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1 opened at Wed Apr 10 00:23:29 UTC 2024
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.22 sec.
Command     ap_source done; 0.22 sec.
Execute     set_part xczu5ev-sfvc784-2LV-e 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data single -quiet 
Command       ap_part_info done; 2.53 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-2LV-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-2LV-e 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data resources 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-2LV-e'
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.88 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-2LV-e 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data resources 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     config_compile -no_signed_zeros=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_array_partition -include_extern_globals=false 
INFO: [XFORM 203-102] Do not partition external global variables.
Execute     config_array_partition -include_ports=false 
INFO: [XFORM 203-102] Do not partition I/O variables.
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_array_partition -scalarize_all=false 
Execute     config_array_partition -throughput_driven=false 
INFO: [XFORM 203-102] Enabled automatic array partitioning for throughput optimization.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     config_schedule -relax_ii_for_timing=true 
Execute     config_schedule -verbose=false 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -name_max_length=20 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=20
Execute       config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 3.26 sec.
Execute   set_part xczu5ev-sfvc784-2LV-e 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-2LV-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-2LV-e 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data resources 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 5 -name default 
Execute   config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_schedule -effort medium -relax_ii_for_timing 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -name_max_length=20 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=20
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       is_encrypted firmware/myproject_axi.cpp 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command       clang done; 2.8 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.07 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.88 sec.
INFO-FLOW: Done: GCC PP time: 6.8 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.94 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.91 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command       ap_eval done; 1.06 sec.
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute       send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 1.85 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.85 sec.
Command       tidy_31 done; 2.71 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.94 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command       clang done; 2.79 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 2.43 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.64 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.79 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.38 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.87 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:76
Execute       send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4.01 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.11 sec.
Command       tidy_31 done; 6.18 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.86 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject_axi -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.71 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 965.352 ; gain = 532.145 ; free physical = 15010 ; free virtual = 34993
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 965.352 ; gain = 532.145 ; free physical = 15010 ; free virtual = 34993
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.24 sec.
Execute         llvm-ld /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.56 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:21).
Command         transform done; 3.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 967.332 ; gain = 534.125 ; free physical = 14938 ; free virtual = 34929
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command         transform done; 1.1 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 967.332 ; gain = 534.125 ; free physical = 14895 ; free virtual = 34890
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'conv1_input.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:98) on argument 'layer12_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 24-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 24-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
WARNING: [XFORM 203-135] Cannot reshape array 'w6.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w6.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 8.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc290'
	 'myproject'
	 'Block_myproject_axi_.exit44_proc'
	 'Loop_2_proc'.
Command         transform done; 37.53 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Loop_1_proc290'... converting 10 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.27i16P.i5' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.36i16P.i6' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
Command         transform done; 22.83 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 1093.352 ; gain = 660.145 ; free physical = 14749 ; free virtual = 34750
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' to 'softmax_stable' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config12>' to 'softmax' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'shift_line_buffer' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'shift_line_buffer.1' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' to 'relu' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' to 'relu.1' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' to 'pooling2d_cl' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' to 'pooling2d_cl.1' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper' (firmware/nnet_utils/nnet_dense_resource.h:23:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' to 'dense_resource' (firmware/nnet_utils/nnet_dense_resource.h:1:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' to 'dense_resource.1' (firmware/nnet_utils/nnet_dense_resource.h:1:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config11>' to 'dense' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'conv_2d_cl' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl.1' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'compute_output_buffe' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'compute_output_buffe.1' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'Block_myproject_axi_.exit44_proc' to 'Block_myproject_axi_' (firmware/myproject_axi.cpp:30:26)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_resource.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_resource'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource'.
Command         transform done; 46.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1290.383 ; gain = 857.176 ; free physical = 14528 ; free virtual = 34532
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 113.09 sec.
Command     elaborate done; 165.04 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute       ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer.1' to 'shift_line_buffer_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource.1' to 'dense_resource_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffe.1' to 'compute_output_buffe_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl.1' to 'conv_2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl.1' to 'pooling2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_' to 'Block_myproject_axi_s'.
Execute       get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject_axi 
Execute       preproc_iomode -model Loop_2_proc 
Execute       preproc_iomode -model Block_myproject_axi_ 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model softmax 
Execute       preproc_iomode -model softmax_stable 
Execute       preproc_iomode -model dense 
Execute       preproc_iomode -model dense_wrapper 
Execute       preproc_iomode -model pooling2d_cl 
Execute       preproc_iomode -model relu 
Execute       preproc_iomode -model conv_2d_cl 
Execute       preproc_iomode -model compute_output_buffe 
Execute       preproc_iomode -model dense_resource 
Execute       preproc_iomode -model shift_line_buffer 
Execute       preproc_iomode -model pooling2d_cl.1 
Execute       preproc_iomode -model relu.1 
Execute       preproc_iomode -model conv_2d_cl.1 
Execute       preproc_iomode -model compute_output_buffe.1 
Execute       preproc_iomode -model dense_resource.1 
Execute       preproc_iomode -model shift_line_buffer.1 
Execute       preproc_iomode -model Loop_1_proc290 
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc290 ...
Execute       set_default_model Loop_1_proc290 
Execute       apply_spec_resource_limit Loop_1_proc290 
INFO-FLOW: Configuring Module : shift_line_buffer.1 ...
Execute       set_default_model shift_line_buffer.1 
Execute       apply_spec_resource_limit shift_line_buffer.1 
INFO-FLOW: Configuring Module : dense_resource.1 ...
Execute       set_default_model dense_resource.1 
Execute       apply_spec_resource_limit dense_resource.1 
INFO-FLOW: Configuring Module : compute_output_buffe.1 ...
Execute       set_default_model compute_output_buffe.1 
Execute       apply_spec_resource_limit compute_output_buffe.1 
INFO-FLOW: Configuring Module : conv_2d_cl.1 ...
Execute       set_default_model conv_2d_cl.1 
Execute       apply_spec_resource_limit conv_2d_cl.1 
INFO-FLOW: Configuring Module : relu.1 ...
Execute       set_default_model relu.1 
Execute       apply_spec_resource_limit relu.1 
INFO-FLOW: Configuring Module : pooling2d_cl.1 ...
Execute       set_default_model pooling2d_cl.1 
Execute       apply_spec_resource_limit pooling2d_cl.1 
INFO-FLOW: Configuring Module : shift_line_buffer ...
Execute       set_default_model shift_line_buffer 
Execute       apply_spec_resource_limit shift_line_buffer 
INFO-FLOW: Configuring Module : dense_resource ...
Execute       set_default_model dense_resource 
Execute       apply_spec_resource_limit dense_resource 
INFO-FLOW: Configuring Module : compute_output_buffe ...
Execute       set_default_model compute_output_buffe 
Execute       apply_spec_resource_limit compute_output_buffe 
INFO-FLOW: Configuring Module : conv_2d_cl ...
Execute       set_default_model conv_2d_cl 
Execute       apply_spec_resource_limit conv_2d_cl 
INFO-FLOW: Configuring Module : relu ...
Execute       set_default_model relu 
Execute       apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : pooling2d_cl ...
Execute       set_default_model pooling2d_cl 
Execute       apply_spec_resource_limit pooling2d_cl 
INFO-FLOW: Configuring Module : dense_wrapper ...
Execute       set_default_model dense_wrapper 
Execute       apply_spec_resource_limit dense_wrapper 
INFO-FLOW: Configuring Module : dense ...
Execute       set_default_model dense 
Execute       apply_spec_resource_limit dense 
INFO-FLOW: Configuring Module : softmax_stable ...
Execute       set_default_model softmax_stable 
Execute       apply_spec_resource_limit softmax_stable 
INFO-FLOW: Configuring Module : softmax ...
Execute       set_default_model softmax 
Execute       apply_spec_resource_limit softmax 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_ ...
Execute       set_default_model Block_myproject_axi_ 
Execute       apply_spec_resource_limit Block_myproject_axi_ 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute       set_default_model Loop_2_proc 
Execute       apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc290 ...
Execute       set_default_model Loop_1_proc290 
Execute       cdfg_preprocess -model Loop_1_proc290 
Execute       rtl_gen_preprocess Loop_1_proc290 
INFO-FLOW: Preprocessing Module: shift_line_buffer.1 ...
Execute       set_default_model shift_line_buffer.1 
Execute       cdfg_preprocess -model shift_line_buffer.1 
Execute       rtl_gen_preprocess shift_line_buffer.1 
INFO-FLOW: Preprocessing Module: dense_resource.1 ...
Execute       set_default_model dense_resource.1 
Execute       cdfg_preprocess -model dense_resource.1 
Execute       rtl_gen_preprocess dense_resource.1 
INFO-FLOW: Preprocessing Module: compute_output_buffe.1 ...
Execute       set_default_model compute_output_buffe.1 
Execute       cdfg_preprocess -model compute_output_buffe.1 
Execute       rtl_gen_preprocess compute_output_buffe.1 
INFO-FLOW: Preprocessing Module: conv_2d_cl.1 ...
Execute       set_default_model conv_2d_cl.1 
Execute       cdfg_preprocess -model conv_2d_cl.1 
Execute       rtl_gen_preprocess conv_2d_cl.1 
INFO-FLOW: Preprocessing Module: relu.1 ...
Execute       set_default_model relu.1 
Execute       cdfg_preprocess -model relu.1 
Execute       rtl_gen_preprocess relu.1 
INFO-FLOW: Preprocessing Module: pooling2d_cl.1 ...
Execute       set_default_model pooling2d_cl.1 
Execute       cdfg_preprocess -model pooling2d_cl.1 
Execute       rtl_gen_preprocess pooling2d_cl.1 
INFO-FLOW: Preprocessing Module: shift_line_buffer ...
Execute       set_default_model shift_line_buffer 
Execute       cdfg_preprocess -model shift_line_buffer 
Execute       rtl_gen_preprocess shift_line_buffer 
INFO-FLOW: Preprocessing Module: dense_resource ...
Execute       set_default_model dense_resource 
Execute       cdfg_preprocess -model dense_resource 
Execute       rtl_gen_preprocess dense_resource 
INFO-FLOW: Preprocessing Module: compute_output_buffe ...
Execute       set_default_model compute_output_buffe 
Execute       cdfg_preprocess -model compute_output_buffe 
Execute       rtl_gen_preprocess compute_output_buffe 
INFO-FLOW: Preprocessing Module: conv_2d_cl ...
Execute       set_default_model conv_2d_cl 
Execute       cdfg_preprocess -model conv_2d_cl 
Execute       rtl_gen_preprocess conv_2d_cl 
INFO-FLOW: Preprocessing Module: relu ...
Execute       set_default_model relu 
Execute       cdfg_preprocess -model relu 
Execute       rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: pooling2d_cl ...
Execute       set_default_model pooling2d_cl 
Execute       cdfg_preprocess -model pooling2d_cl 
Execute       rtl_gen_preprocess pooling2d_cl 
INFO-FLOW: Preprocessing Module: dense_wrapper ...
Execute       set_default_model dense_wrapper 
Execute       cdfg_preprocess -model dense_wrapper 
Execute       rtl_gen_preprocess dense_wrapper 
INFO-FLOW: Preprocessing Module: dense ...
Execute       set_default_model dense 
Execute       cdfg_preprocess -model dense 
Command       cdfg_preprocess done; 0.7 sec.
Execute       rtl_gen_preprocess dense 
INFO-FLOW: Preprocessing Module: softmax_stable ...
Execute       set_default_model softmax_stable 
Execute       cdfg_preprocess -model softmax_stable 
Execute       rtl_gen_preprocess softmax_stable 
INFO-FLOW: Preprocessing Module: softmax ...
Execute       set_default_model softmax 
Execute       cdfg_preprocess -model softmax 
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_ ...
Execute       set_default_model Block_myproject_axi_ 
Execute       cdfg_preprocess -model Block_myproject_axi_ 
Execute       rtl_gen_preprocess Block_myproject_axi_ 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute       set_default_model Loop_2_proc 
Execute       cdfg_preprocess -model Loop_2_proc 
Execute       rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       cdfg_preprocess -model myproject_axi 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc290 
Execute       schedule -model Loop_1_proc290 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.03 seconds; current allocated memory: 521.204 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc290.
Execute       set_default_model Loop_1_proc290 
Execute       bind -model Loop_1_proc290 
BIND OPTION: model=Loop_1_proc290
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 521.652 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.verbose.bind.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc290.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_line_buffer.1 
Execute       schedule -model shift_line_buffer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 521.921 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer.1.
Execute       set_default_model shift_line_buffer.1 
Execute       bind -model shift_line_buffer.1 
BIND OPTION: model=shift_line_buffer.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 522.156 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.verbose.bind.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource.1 
Execute       schedule -model dense_resource.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 522.724 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.verbose.sched.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling dense_resource.1.
Execute       set_default_model dense_resource.1 
Execute       bind -model dense_resource.1 
BIND OPTION: model=dense_resource.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 523.557 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding dense_resource.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output_buffe.1 
Execute       schedule -model compute_output_buffe.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 523.988 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.verbose.sched.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling compute_output_buffe.1.
Execute       set_default_model compute_output_buffe.1 
Execute       bind -model compute_output_buffe.1 
BIND OPTION: model=compute_output_buffe.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 524.511 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding compute_output_buffe.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2d_cl.1 
Execute       schedule -model conv_2d_cl.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 524.614 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl.1.
Execute       set_default_model conv_2d_cl.1 
Execute       bind -model conv_2d_cl.1 
BIND OPTION: model=conv_2d_cl.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 524.875 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.verbose.bind.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.1 
Execute       schedule -model relu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 525.251 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.verbose.sched.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.sched.adb -f 
INFO-FLOW: Finish scheduling relu.1.
Execute       set_default_model relu.1 
Execute       bind -model relu.1 
BIND OPTION: model=relu.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 525.737 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.verbose.bind.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.bind.adb -f 
INFO-FLOW: Finish binding relu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_cl.1 
Execute       schedule -model pooling2d_cl.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 526.424 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.verbose.sched.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling pooling2d_cl.1.
Execute       set_default_model pooling2d_cl.1 
Execute       bind -model pooling2d_cl.1 
BIND OPTION: model=pooling2d_cl.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 527.116 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.verbose.bind.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding pooling2d_cl.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_line_buffer 
Execute       schedule -model shift_line_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 527.426 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer.
Execute       set_default_model shift_line_buffer 
Execute       bind -model shift_line_buffer 
BIND OPTION: model=shift_line_buffer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 527.723 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.verbose.bind.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource 
Execute       schedule -model dense_resource 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 528.240 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling dense_resource.
Execute       set_default_model dense_resource 
Execute       bind -model dense_resource 
BIND OPTION: model=dense_resource
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 529.125 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.verbose.bind.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding dense_resource.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output_buffe 
Execute       schedule -model compute_output_buffe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 529.560 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling compute_output_buffe.
Execute       set_default_model compute_output_buffe 
Execute       bind -model compute_output_buffe 
BIND OPTION: model=compute_output_buffe
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 530.166 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding compute_output_buffe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2d_cl 
Execute       schedule -model conv_2d_cl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 530.302 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl.
Execute       set_default_model conv_2d_cl 
Execute       bind -model conv_2d_cl 
BIND OPTION: model=conv_2d_cl
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 530.602 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.verbose.bind.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu 
Execute       schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 530.976 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.sched.adb -f 
INFO-FLOW: Finish scheduling relu.
Execute       set_default_model relu 
Execute       bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 531.467 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_cl 
Execute       schedule -model pooling2d_cl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 532.097 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.verbose.sched.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling pooling2d_cl.
Execute       set_default_model pooling2d_cl 
Execute       bind -model pooling2d_cl 
BIND OPTION: model=pooling2d_cl
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 532.827 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.verbose.bind.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding pooling2d_cl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper 
Execute       schedule -model dense_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 26.76 sec.
INFO: [HLS 200-111]  Elapsed time: 27.17 seconds; current allocated memory: 543.267 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.verbose.sched.rpt 
Command       syn_report done; 5.11 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.sched.adb -f 
Command       db_write done; 4.4 sec.
INFO-FLOW: Finish scheduling dense_wrapper.
Execute       set_default_model dense_wrapper 
Execute       bind -model dense_wrapper 
BIND OPTION: model=dense_wrapper
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.82 sec.
INFO: [HLS 200-111]  Elapsed time: 11.34 seconds; current allocated memory: 583.638 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.verbose.bind.rpt 
Command       syn_report done; 7.23 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.bind.adb -f 
Command       db_write done; 4.75 sec.
INFO-FLOW: Finish binding dense_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense 
Execute       schedule -model dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 11.66 sec.
INFO: [HLS 200-111]  Elapsed time: 23.66 seconds; current allocated memory: 595.513 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.verbose.sched.rpt 
Command       syn_report done; 3.28 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.sched.adb -f 
Command       db_write done; 2.97 sec.
INFO-FLOW: Finish scheduling dense.
Execute       set_default_model dense 
Execute       bind -model dense 
BIND OPTION: model=dense
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.18 sec.
INFO: [HLS 200-111]  Elapsed time: 8.43 seconds; current allocated memory: 615.451 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.verbose.bind.rpt 
Command       syn_report done; 5.9 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.bind.adb -f 
Command       db_write done; 3.12 sec.
INFO-FLOW: Finish binding dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_stable 
Execute       schedule -model softmax_stable 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 9.2 seconds; current allocated memory: 618.358 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.verbose.sched.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling softmax_stable.
Execute       set_default_model softmax_stable 
Execute       bind -model softmax_stable 
BIND OPTION: model=softmax_stable
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 619.007 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.verbose.bind.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding softmax_stable.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax 
Execute       schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 619.135 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.sched.adb -f 
INFO-FLOW: Finish scheduling softmax.
Execute       set_default_model softmax 
Execute       bind -model softmax 
BIND OPTION: model=softmax
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 619.346 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.verbose.bind.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.bind.adb -f 
INFO-FLOW: Finish binding softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 619.716 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.2 sec.
INFO: [HLS 200-111]  Elapsed time: 5.41 seconds; current allocated memory: 624.439 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 3.81 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_myproject_axi_ 
Execute       schedule -model Block_myproject_axi_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 627.194 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.
Execute       set_default_model Block_myproject_axi_ 
Execute       bind -model Block_myproject_axi_ 
BIND OPTION: model=Block_myproject_axi_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 627.302 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.verbose.bind.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_2_proc 
Execute       schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 627.510 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute       set_default_model Loop_2_proc 
Execute       bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 627.813 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject_axi 
Execute       schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 628.026 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute       set_default_model myproject_axi 
Execute       bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.76 sec.
INFO: [HLS 200-111]  Elapsed time: 3.83 seconds; current allocated memory: 631.284 MB.
Execute       syn_report -verbosereport -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command       syn_report done; 3.94 sec.
Execute       db_write -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_1_proc290 
Execute       rtl_gen_preprocess shift_line_buffer.1 
Execute       rtl_gen_preprocess dense_resource.1 
Execute       rtl_gen_preprocess compute_output_buffe.1 
Execute       rtl_gen_preprocess conv_2d_cl.1 
Execute       rtl_gen_preprocess relu.1 
Execute       rtl_gen_preprocess pooling2d_cl.1 
Execute       rtl_gen_preprocess shift_line_buffer 
Execute       rtl_gen_preprocess dense_resource 
Execute       rtl_gen_preprocess compute_output_buffe 
Execute       rtl_gen_preprocess conv_2d_cl 
Execute       rtl_gen_preprocess relu 
Execute       rtl_gen_preprocess pooling2d_cl 
Execute       rtl_gen_preprocess dense_wrapper 
Execute       rtl_gen_preprocess dense 
Execute       rtl_gen_preprocess softmax_stable 
Execute       rtl_gen_preprocess softmax 
Execute       rtl_gen_preprocess myproject 
Execute       rtl_gen_preprocess Block_myproject_axi_ 
Execute       rtl_gen_preprocess Loop_2_proc 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc290 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_axi_fpext_32ns_64_2_1' to 'myproject_axi_fpebkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpebkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc290'.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 634.872 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc290 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/Loop_1_proc290 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl Loop_1_proc290 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/Loop_1_proc290 
Execute       gen_rtl Loop_1_proc290 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/Loop_1_proc290 
Execute       syn_report -csynth -model Loop_1_proc290 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/Loop_1_proc290_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_1_proc290 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/Loop_1_proc290_csynth.xml 
Execute       syn_report -verbosereport -model Loop_1_proc290 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model Loop_1_proc290 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info Loop_1_proc290 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_line_buffer.1 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_1_line_buffer_Array_V_21' to 'shift_line_buffercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_1_line_buffer_Array_V_10' to 'shift_line_bufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_1_line_buffer_Array_V_20' to 'shift_line_buffereOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_1_line_buffer_Array_V_9' to 'shift_line_bufferfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_1_line_buffer_Array_V_19' to 'shift_line_bufferg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_1_line_buffer_Array_V_8' to 'shift_line_bufferhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 638.987 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_line_buffer.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/shift_line_buffer_1 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl shift_line_buffer.1 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/shift_line_buffer_1 
Execute       gen_rtl shift_line_buffer.1 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/shift_line_buffer_1 
Execute       syn_report -csynth -model shift_line_buffer.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/shift_line_buffer_1_csynth.rpt 
Execute       syn_report -rtlxml -model shift_line_buffer.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/shift_line_buffer_1_csynth.xml 
Execute       syn_report -verbosereport -model shift_line_buffer.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.verbose.rpt 
Execute       db_write -model shift_line_buffer.1 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.adb 
Execute       gen_tb_info shift_line_buffer.1 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_resource.1 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_1_outidx3' to 'dense_resource_1_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_resource_1_w2_V' to 'dense_resource_1_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mux_42_32_1_1' to 'myproject_axi_muxkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mul_mul_6s_16s_21_1_1' to 'myproject_axi_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mullbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 640.693 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/dense_resource_1 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl dense_resource.1 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/dense_resource_1 
Execute       gen_rtl dense_resource.1 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/dense_resource_1 
Execute       syn_report -csynth -model dense_resource.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_resource_1_csynth.rpt 
Execute       syn_report -rtlxml -model dense_resource.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_resource_1_csynth.xml 
Execute       syn_report -verbosereport -model dense_resource.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.verbose.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -model dense_resource.1 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info dense_resource.1 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_output_buffe.1 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffe_1'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 644.846 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output_buffe.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/compute_output_buffe_1 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl compute_output_buffe.1 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/compute_output_buffe_1 
Execute       gen_rtl compute_output_buffe.1 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/compute_output_buffe_1 
Execute       syn_report -csynth -model compute_output_buffe.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/compute_output_buffe_1_csynth.rpt 
Execute       syn_report -rtlxml -model compute_output_buffe.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/compute_output_buffe_1_csynth.xml 
Execute       syn_report -verbosereport -model compute_output_buffe.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model compute_output_buffe.1 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info compute_output_buffe.1 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2d_cl.1 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 647.310 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2d_cl.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/conv_2d_cl_1 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl conv_2d_cl.1 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/conv_2d_cl_1 
Execute       gen_rtl conv_2d_cl.1 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/conv_2d_cl_1 
Execute       syn_report -csynth -model conv_2d_cl.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/conv_2d_cl_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv_2d_cl.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/conv_2d_cl_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_2d_cl.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.verbose.rpt 
Execute       db_write -model conv_2d_cl.1 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.adb 
Execute       gen_tb_info conv_2d_cl.1 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu.1 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 648.640 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/relu_1 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl relu.1 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/relu_1 
Execute       gen_rtl relu.1 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/relu_1 
Execute       syn_report -csynth -model relu.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/relu_1_csynth.rpt 
Execute       syn_report -rtlxml -model relu.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/relu_1_csynth.xml 
Execute       syn_report -verbosereport -model relu.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model relu.1 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info relu.1 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pooling2d_cl.1 -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_1_line_buffer_Array_V_7' to 'pooling2d_cl_1_limb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_1_line_buffer_Array_V_6' to 'pooling2d_cl_1_lincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_1_line_buffer_Array_V_5' to 'pooling2d_cl_1_liocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_1_line_buffer_Array_V_4' to 'pooling2d_cl_1_lipcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxkbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_1'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 651.597 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_cl.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/pooling2d_cl_1 -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl pooling2d_cl.1 -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/pooling2d_cl_1 
Execute       gen_rtl pooling2d_cl.1 -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/pooling2d_cl_1 
Execute       syn_report -csynth -model pooling2d_cl.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/pooling2d_cl_1_csynth.rpt 
Execute       syn_report -rtlxml -model pooling2d_cl.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/pooling2d_cl_1_csynth.xml 
Execute       syn_report -verbosereport -model pooling2d_cl.1 -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.verbose.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -model pooling2d_cl.1 -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.adb 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info pooling2d_cl.1 -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_line_buffer -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_18' to 'shift_line_bufferqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_14' to 'shift_line_bufferrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_17' to 'shift_line_buffersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_13' to 'shift_line_buffertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_16' to 'shift_line_bufferudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_12' to 'shift_line_buffervdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_15' to 'shift_line_bufferwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_line_buffer_Array_V_11' to 'shift_line_bufferxdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 657.975 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_line_buffer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/shift_line_buffer -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl shift_line_buffer -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/shift_line_buffer 
Execute       gen_rtl shift_line_buffer -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/shift_line_buffer 
Execute       syn_report -csynth -model shift_line_buffer -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/shift_line_buffer_csynth.rpt 
Execute       syn_report -rtlxml -model shift_line_buffer -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/shift_line_buffer_csynth.xml 
Execute       syn_report -verbosereport -model shift_line_buffer -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.verbose.rpt 
Execute       db_write -model shift_line_buffer -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info shift_line_buffer -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_resource -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_outidx' to 'dense_resource_ouyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mullbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 660.070 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/dense_resource -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl dense_resource -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/dense_resource 
Execute       gen_rtl dense_resource -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/dense_resource 
Execute       syn_report -csynth -model dense_resource -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_resource_csynth.rpt 
Execute       syn_report -rtlxml -model dense_resource -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_resource_csynth.xml 
Execute       syn_report -verbosereport -model dense_resource -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model dense_resource -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info dense_resource -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_output_buffe -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffe'.
Command       create_rtl_model done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 665.476 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output_buffe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/compute_output_buffe -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl compute_output_buffe -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/compute_output_buffe 
Execute       gen_rtl compute_output_buffe -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/compute_output_buffe 
Execute       syn_report -csynth -model compute_output_buffe -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/compute_output_buffe_csynth.rpt 
Execute       syn_report -rtlxml -model compute_output_buffe -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/compute_output_buffe_csynth.xml 
Execute       syn_report -verbosereport -model compute_output_buffe -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.verbose.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -model compute_output_buffe -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.adb 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info compute_output_buffe -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2d_cl -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 668.362 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2d_cl -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/conv_2d_cl -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl conv_2d_cl -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/conv_2d_cl 
Execute       gen_rtl conv_2d_cl -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/conv_2d_cl 
Execute       syn_report -csynth -model conv_2d_cl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/conv_2d_cl_csynth.rpt 
Execute       syn_report -rtlxml -model conv_2d_cl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/conv_2d_cl_csynth.xml 
Execute       syn_report -verbosereport -model conv_2d_cl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.verbose.rpt 
Execute       db_write -model conv_2d_cl -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info conv_2d_cl -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 669.763 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/relu -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl relu -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/relu 
Execute       gen_rtl relu -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/relu 
Execute       syn_report -csynth -model relu -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/relu_csynth.rpt 
Execute       syn_report -rtlxml -model relu -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/relu_csynth.xml 
Execute       syn_report -verbosereport -model relu -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -model relu -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info relu -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pooling2d_cl -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_line_buffer_Array_V_3' to 'pooling2d_cl_linezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_line_buffer_Array_V_2' to 'pooling2d_cl_lineAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_line_buffer_Array_V_1' to 'pooling2d_cl_lineBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_line_buffer_Array_V_s' to 'pooling2d_cl_lineCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxkbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 672.713 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_cl -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/pooling2d_cl -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl pooling2d_cl -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/pooling2d_cl 
Execute       gen_rtl pooling2d_cl -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/pooling2d_cl 
Execute       syn_report -csynth -model pooling2d_cl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/pooling2d_cl_csynth.rpt 
Execute       syn_report -rtlxml -model pooling2d_cl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/pooling2d_cl_csynth.xml 
Execute       syn_report -verbosereport -model pooling2d_cl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model pooling2d_cl -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.adb 
Command       db_write done; 0.3 sec.
Execute       gen_tb_info pooling2d_cl -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_wrapper -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mul_mul_6s_16s_22_1_1' to 'myproject_axi_mulDeQ' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper' is 41274 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mulDeQ': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper'.
Command       create_rtl_model done; 3.36 sec.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 730.637 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/dense_wrapper -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl dense_wrapper -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/dense_wrapper 
Execute       gen_rtl dense_wrapper -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/dense_wrapper 
Command       gen_rtl done; 0.13 sec.
Execute       syn_report -csynth -model dense_wrapper -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_wrapper_csynth.rpt 
Command       syn_report done; 4.51 sec.
Execute       syn_report -rtlxml -model dense_wrapper -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_wrapper_csynth.xml 
Command       syn_report done; 2.2 sec.
Execute       syn_report -verbosereport -model dense_wrapper -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.verbose.rpt 
Command       syn_report done; 19.03 sec.
Execute       db_write -model dense_wrapper -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.adb 
Command       db_write done; 16.52 sec.
Execute       gen_tb_info dense_wrapper -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
Command       create_rtl_model done; 4.25 sec.
INFO: [HLS 200-111]  Elapsed time: 49.93 seconds; current allocated memory: 840.278 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/dense -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl dense -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/dense 
Execute       gen_rtl dense -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/dense 
Execute       syn_report -csynth -model dense -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_csynth.rpt 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model dense -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/dense_csynth.xml 
Execute       syn_report -verbosereport -model dense -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.verbose.rpt 
Command       syn_report done; 12.44 sec.
Execute       db_write -model dense -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.adb 
Command       db_write done; 7.27 sec.
Execute       gen_tb_info dense -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_stable -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_exp_table1' to 'softmax_stable_exEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_stable_invert_table2' to 'softmax_stable_inFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 21.8 seconds; current allocated memory: 886.079 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_stable -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/softmax_stable -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl softmax_stable -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/softmax_stable 
Execute       gen_rtl softmax_stable -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/softmax_stable 
Execute       syn_report -csynth -model softmax_stable -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/softmax_stable_csynth.rpt 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model softmax_stable -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/softmax_stable_csynth.xml 
Execute       syn_report -verbosereport -model softmax_stable -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.verbose.rpt 
Command       syn_report done; 0.56 sec.
Execute       db_write -model softmax_stable -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.adb 
Command       db_write done; 1.71 sec.
Execute       gen_tb_info softmax_stable -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 888.616 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/softmax -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl softmax -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/softmax 
Execute       gen_rtl softmax -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/softmax 
Execute       syn_report -csynth -model softmax -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/softmax_csynth.rpt 
Execute       syn_report -rtlxml -model softmax -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/softmax_csynth.xml 
Execute       syn_report -verbosereport -model softmax -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.verbose.rpt 
Command       syn_report done; 0.27 sec.
Execute       db_write -model softmax -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.adb 
Command       db_write done; 1.34 sec.
Execute       gen_tb_info softmax -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_1_U0' to 'start_for_poolingGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_U0' to 'start_for_conv_2dHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_U0' to 'start_for_poolingIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_U0' to 'start_for_softmaxJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 890.590 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl myproject -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model myproject -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model myproject -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 8.1 sec.
Execute       db_write -model myproject -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 1.62 sec.
Execute       gen_tb_info myproject -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_myproject_axi_ -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_s'.
INFO: [HLS 200-111]  Elapsed time: 10.22 seconds; current allocated memory: 894.839 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_myproject_axi_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/Block_myproject_axi_s -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl Block_myproject_axi_ -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_s 
Execute       gen_rtl Block_myproject_axi_ -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/Block_myproject_axi_s 
Execute       syn_report -csynth -model Block_myproject_axi_ -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/Block_myproject_axi_s_csynth.rpt 
Execute       syn_report -rtlxml -model Block_myproject_axi_ -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/Block_myproject_axi_s_csynth.xml 
Execute       syn_report -verbosereport -model Block_myproject_axi_ -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.verbose.rpt 
Execute       db_write -model Block_myproject_axi_ -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.adb 
Command       db_write done; 1.45 sec.
Execute       gen_tb_info Block_myproject_axi_ -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mux_42_16_1_1' to 'myproject_axi_muxKfY' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxKfY': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 895.732 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute       gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute       syn_report -csynth -model Loop_2_proc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_2_proc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute       syn_report -verbosereport -model Loop_2_proc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model Loop_2_proc -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command       db_write done; 1.43 sec.
Execute       gen_tb_info Loop_2_proc -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject_axi -vendor xilinx -mg_file /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_ with non-FIFO I/O
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_U0' to 'start_for_myprojeLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_myproject_axi_U0' to 'start_for_Block_mMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 897.667 MB.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi 
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/vhdl/myproject_axi 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute       syn_report -csynth -model myproject_axi -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute       syn_report -rtlxml -model myproject_axi -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute       syn_report -verbosereport -model myproject_axi -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command       syn_report done; 8.13 sec.
Execute       db_write -model myproject_axi -f -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command       db_write done; 1.77 sec.
Execute       gen_tb_info myproject_axi -p /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute       export_constraint_db -f -tool general -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       syn_report -designview -model myproject_axi -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command       syn_report done; 12 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject_axi -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject_axi -o /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject_axi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc290 shift_line_buffer.1 dense_resource.1 compute_output_buffe.1 conv_2d_cl.1 relu.1 pooling2d_cl.1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_ Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc290] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpebkb.
INFO-FLOW: Append model myproject_axi_fpebkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [shift_line_buffer_1] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.compgen.tcl 
INFO-FLOW: Found component shift_line_buffercud.
INFO-FLOW: Append model shift_line_buffercud
INFO-FLOW: Handling components in module [dense_resource_1] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
INFO-FLOW: Found component myproject_axi_muxkbM.
INFO-FLOW: Append model myproject_axi_muxkbM
INFO-FLOW: Found component myproject_axi_mullbW.
INFO-FLOW: Append model myproject_axi_mullbW
INFO-FLOW: Found component dense_resource_1_ibs.
INFO-FLOW: Append model dense_resource_1_ibs
INFO-FLOW: Found component dense_resource_1_jbC.
INFO-FLOW: Append model dense_resource_1_jbC
INFO-FLOW: Handling components in module [compute_output_buffe_1] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_1] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.compgen.tcl 
INFO-FLOW: Handling components in module [relu_1] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_1] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_1_limb6.
INFO-FLOW: Append model pooling2d_cl_1_limb6
INFO-FLOW: Handling components in module [shift_line_buffer] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.compgen.tcl 
INFO-FLOW: Found component shift_line_bufferqcK.
INFO-FLOW: Append model shift_line_bufferqcK
INFO-FLOW: Handling components in module [dense_resource] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
INFO-FLOW: Found component dense_resource_ouyd2.
INFO-FLOW: Append model dense_resource_ouyd2
INFO-FLOW: Found component dense_resource_w6_V.
INFO-FLOW: Append model dense_resource_w6_V
INFO-FLOW: Handling components in module [compute_output_buffe] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_linezec.
INFO-FLOW: Append model pooling2d_cl_linezec
INFO-FLOW: Handling components in module [dense_wrapper] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mulDeQ.
INFO-FLOW: Append model myproject_axi_mulDeQ
INFO-FLOW: Found component dense_wrapper_w11_V.
INFO-FLOW: Append model dense_wrapper_w11_V
INFO-FLOW: Handling components in module [dense] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_stable] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.compgen.tcl 
INFO-FLOW: Found component softmax_stable_exEe0.
INFO-FLOW: Append model softmax_stable_exEe0
INFO-FLOW: Found component softmax_stable_inFfa.
INFO-FLOW: Append model softmax_stable_inFfa
INFO-FLOW: Handling components in module [softmax] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d3844_A.
INFO-FLOW: Append model fifo_w16_d3844_A
INFO-FLOW: Found component fifo_w16_d3844_A.
INFO-FLOW: Append model fifo_w16_d3844_A
INFO-FLOW: Found component fifo_w16_d3844_A.
INFO-FLOW: Append model fifo_w16_d3844_A
INFO-FLOW: Found component fifo_w16_d3844_A.
INFO-FLOW: Append model fifo_w16_d3844_A
INFO-FLOW: Found component fifo_w6_d3844_A.
INFO-FLOW: Append model fifo_w6_d3844_A
INFO-FLOW: Found component fifo_w6_d3844_A.
INFO-FLOW: Append model fifo_w6_d3844_A
INFO-FLOW: Found component fifo_w6_d3844_A.
INFO-FLOW: Append model fifo_w6_d3844_A
INFO-FLOW: Found component fifo_w6_d3844_A.
INFO-FLOW: Append model fifo_w6_d3844_A
INFO-FLOW: Found component fifo_w16_d961_A.
INFO-FLOW: Append model fifo_w16_d961_A
INFO-FLOW: Found component fifo_w16_d961_A.
INFO-FLOW: Append model fifo_w16_d961_A
INFO-FLOW: Found component fifo_w16_d961_A.
INFO-FLOW: Append model fifo_w16_d961_A
INFO-FLOW: Found component fifo_w16_d961_A.
INFO-FLOW: Append model fifo_w16_d961_A
INFO-FLOW: Found component fifo_w16_d841_A.
INFO-FLOW: Append model fifo_w16_d841_A
INFO-FLOW: Found component fifo_w16_d841_A.
INFO-FLOW: Append model fifo_w16_d841_A
INFO-FLOW: Found component fifo_w16_d841_A.
INFO-FLOW: Append model fifo_w16_d841_A
INFO-FLOW: Found component fifo_w16_d841_A.
INFO-FLOW: Append model fifo_w16_d841_A
INFO-FLOW: Found component fifo_w6_d841_A.
INFO-FLOW: Append model fifo_w6_d841_A
INFO-FLOW: Found component fifo_w6_d841_A.
INFO-FLOW: Append model fifo_w6_d841_A
INFO-FLOW: Found component fifo_w6_d841_A.
INFO-FLOW: Append model fifo_w6_d841_A
INFO-FLOW: Found component fifo_w6_d841_A.
INFO-FLOW: Append model fifo_w6_d841_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_1_U0.
INFO-FLOW: Append model start_for_relu_1_U0
INFO-FLOW: Found component start_for_poolingGfk.
INFO-FLOW: Append model start_for_poolingGfk
INFO-FLOW: Found component start_for_conv_2dHfu.
INFO-FLOW: Append model start_for_conv_2dHfu
INFO-FLOW: Found component start_for_relu_U0.
INFO-FLOW: Append model start_for_relu_U0
INFO-FLOW: Found component start_for_poolingIfE.
INFO-FLOW: Append model start_for_poolingIfE
INFO-FLOW: Found component start_for_dense_U0.
INFO-FLOW: Append model start_for_dense_U0
INFO-FLOW: Found component start_for_softmaxJfO.
INFO-FLOW: Append model start_for_softmaxJfO
INFO-FLOW: Handling components in module [Block_myproject_axi_s] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_muxKfY.
INFO-FLOW: Append model myproject_axi_muxKfY
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d4096_A.
INFO-FLOW: Append model fifo_w16_d4096_A
INFO-FLOW: Found component fifo_w16_d4096_A.
INFO-FLOW: Append model fifo_w16_d4096_A
INFO-FLOW: Found component fifo_w16_d4096_A.
INFO-FLOW: Append model fifo_w16_d4096_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myprojeLf8.
INFO-FLOW: Append model start_for_myprojeLf8
INFO-FLOW: Found component start_for_Block_mMgi.
INFO-FLOW: Append model start_for_Block_mMgi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc290
INFO-FLOW: Append model shift_line_buffer_1
INFO-FLOW: Append model dense_resource_1
INFO-FLOW: Append model compute_output_buffe_1
INFO-FLOW: Append model conv_2d_cl_1
INFO-FLOW: Append model relu_1
INFO-FLOW: Append model pooling2d_cl_1
INFO-FLOW: Append model shift_line_buffer
INFO-FLOW: Append model dense_resource
INFO-FLOW: Append model compute_output_buffe
INFO-FLOW: Append model conv_2d_cl
INFO-FLOW: Append model relu
INFO-FLOW: Append model pooling2d_cl
INFO-FLOW: Append model dense_wrapper
INFO-FLOW: Append model dense
INFO-FLOW: Append model softmax_stable
INFO-FLOW: Append model softmax
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_s
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpebkb regslice_core shift_line_buffercud myproject_axi_muxkbM myproject_axi_mullbW dense_resource_1_ibs dense_resource_1_jbC pooling2d_cl_1_limb6 shift_line_bufferqcK dense_resource_ouyd2 dense_resource_w6_V pooling2d_cl_linezec myproject_axi_mulDeQ dense_wrapper_w11_V softmax_stable_exEe0 softmax_stable_inFfa fifo_w16_d3844_A fifo_w16_d3844_A fifo_w16_d3844_A fifo_w16_d3844_A fifo_w6_d3844_A fifo_w6_d3844_A fifo_w6_d3844_A fifo_w6_d3844_A fifo_w16_d961_A fifo_w16_d961_A fifo_w16_d961_A fifo_w16_d961_A fifo_w16_d841_A fifo_w16_d841_A fifo_w16_d841_A fifo_w16_d841_A fifo_w6_d841_A fifo_w6_d841_A fifo_w6_d841_A fifo_w6_d841_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_1_U0 start_for_poolingGfk start_for_conv_2dHfu start_for_relu_U0 start_for_poolingIfE start_for_dense_U0 start_for_softmaxJfO myproject_axi_muxKfY regslice_core fifo_w16_d4096_A fifo_w16_d4096_A fifo_w16_d4096_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myprojeLf8 start_for_Block_mMgi regslice_core Loop_1_proc290 shift_line_buffer_1 dense_resource_1 compute_output_buffe_1 conv_2d_cl_1 relu_1 pooling2d_cl_1 shift_line_buffer dense_resource compute_output_buffe conv_2d_cl relu pooling2d_cl dense_wrapper dense softmax_stable softmax myproject Block_myproject_axi_s Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpebkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model shift_line_buffercud
INFO-FLOW: To file: write model myproject_axi_muxkbM
INFO-FLOW: To file: write model myproject_axi_mullbW
INFO-FLOW: To file: write model dense_resource_1_ibs
INFO-FLOW: To file: write model dense_resource_1_jbC
INFO-FLOW: To file: write model pooling2d_cl_1_limb6
INFO-FLOW: To file: write model shift_line_bufferqcK
INFO-FLOW: To file: write model dense_resource_ouyd2
INFO-FLOW: To file: write model dense_resource_w6_V
INFO-FLOW: To file: write model pooling2d_cl_linezec
INFO-FLOW: To file: write model myproject_axi_mulDeQ
INFO-FLOW: To file: write model dense_wrapper_w11_V
INFO-FLOW: To file: write model softmax_stable_exEe0
INFO-FLOW: To file: write model softmax_stable_inFfa
INFO-FLOW: To file: write model fifo_w16_d3844_A
INFO-FLOW: To file: write model fifo_w16_d3844_A
INFO-FLOW: To file: write model fifo_w16_d3844_A
INFO-FLOW: To file: write model fifo_w16_d3844_A
INFO-FLOW: To file: write model fifo_w6_d3844_A
INFO-FLOW: To file: write model fifo_w6_d3844_A
INFO-FLOW: To file: write model fifo_w6_d3844_A
INFO-FLOW: To file: write model fifo_w6_d3844_A
INFO-FLOW: To file: write model fifo_w16_d961_A
INFO-FLOW: To file: write model fifo_w16_d961_A
INFO-FLOW: To file: write model fifo_w16_d961_A
INFO-FLOW: To file: write model fifo_w16_d961_A
INFO-FLOW: To file: write model fifo_w16_d841_A
INFO-FLOW: To file: write model fifo_w16_d841_A
INFO-FLOW: To file: write model fifo_w16_d841_A
INFO-FLOW: To file: write model fifo_w16_d841_A
INFO-FLOW: To file: write model fifo_w6_d841_A
INFO-FLOW: To file: write model fifo_w6_d841_A
INFO-FLOW: To file: write model fifo_w6_d841_A
INFO-FLOW: To file: write model fifo_w6_d841_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_1_U0
INFO-FLOW: To file: write model start_for_poolingGfk
INFO-FLOW: To file: write model start_for_conv_2dHfu
INFO-FLOW: To file: write model start_for_relu_U0
INFO-FLOW: To file: write model start_for_poolingIfE
INFO-FLOW: To file: write model start_for_dense_U0
INFO-FLOW: To file: write model start_for_softmaxJfO
INFO-FLOW: To file: write model myproject_axi_muxKfY
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d4096_A
INFO-FLOW: To file: write model fifo_w16_d4096_A
INFO-FLOW: To file: write model fifo_w16_d4096_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myprojeLf8
INFO-FLOW: To file: write model start_for_Block_mMgi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc290
INFO-FLOW: To file: write model shift_line_buffer_1
INFO-FLOW: To file: write model dense_resource_1
INFO-FLOW: To file: write model compute_output_buffe_1
INFO-FLOW: To file: write model conv_2d_cl_1
INFO-FLOW: To file: write model relu_1
INFO-FLOW: To file: write model pooling2d_cl_1
INFO-FLOW: To file: write model shift_line_buffer
INFO-FLOW: To file: write model dense_resource
INFO-FLOW: To file: write model compute_output_buffe
INFO-FLOW: To file: write model conv_2d_cl
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model pooling2d_cl
INFO-FLOW: To file: write model dense_wrapper
INFO-FLOW: To file: write model dense
INFO-FLOW: To file: write model softmax_stable
INFO-FLOW: To file: write model softmax
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_s
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.62 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_1_ibs_rom' using distributed ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_1_jbC_rom' using distributed ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Command       ap_source done; 0.52 sec.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ouyd2_rom' using distributed ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_w6_V_rom' using distributed ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Command       ap_source done; 0.45 sec.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_w11_V_rom' using auto ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Command       ap_source done; 0.36 sec.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_exEe0_rom' using auto ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_inFfa_rom' using auto ROMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Command       ap_source done; 0.54 sec.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_U(fifo_w16_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_U(fifo_w16_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_U(fifo_w16_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_U(fifo_w16_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_U(fifo_w6_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_U(fifo_w6_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_U(fifo_w6_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_U(fifo_w6_d3844_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_U(fifo_w16_d961_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_U(fifo_w16_d961_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_U(fifo_w16_d961_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_U(fifo_w16_d961_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_U(fifo_w16_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_U(fifo_w16_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_U(fifo_w16_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_U(fifo_w16_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_U(fifo_w6_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_U(fifo_w6_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_U(fifo_w6_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_U(fifo_w6_d841_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_U(fifo_w16_d196_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_U(fifo_w16_d196_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_U(fifo_w16_d196_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_U(fifo_w16_d196_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_1_U0_U(start_for_relu_1_U0)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_poolingGfk_U(start_for_poolingGfk)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2dHfu_U(start_for_conv_2dHfu)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_poolingIfE_U(start_for_poolingIfE)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_U0_U(start_for_dense_U0)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmaxJfO_U(start_for_softmaxJfO)' using Shift Registers.
Command       ap_source done; 2.86 sec.
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d4096_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w16_d4096_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w16_d4096_A)' using Block RAMs.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_chan_U(fifo_w1_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojeLf8_U(start_for_myprojeLf8)' using Shift Registers.
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_mMgi_U(start_for_Block_mMgi)' using Shift Registers.
Command       ap_source done; 1.26 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.18 sec.
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.27 sec.
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Command       ap_source done; 0.24 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=89 #gSsdmPorts=8
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       sc_get_clocks myproject_axi 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2LV-e -data info -quiet 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_1_proc290.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer_1.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource_1.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe_1.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl_1.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu_1.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl_1.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/shift_line_buffer.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_resource.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/compute_output_buffe.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/conv_2d_cl.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/pooling2d_cl.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense_wrapper.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/dense.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax_stable.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_s.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute       source /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:14 ; elapsed = 00:06:50 . Memory (MB): peak = 1767.496 ; gain = 1334.289 ; free physical = 274 ; free virtual = 19993
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command     autosyn done; 240.97 sec.
Command   csynth_design done; 406.02 sec.
Command ap_source done; 409.6 sec.
Execute cleanup_all 
Command cleanup_all done; 0.64 sec.
