--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf
-ucf DigBasys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLK2X
  Logical resource: ClockManager_unit/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: ClockManager_unit/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Logical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ClockManager_unit/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Logical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ClockManager_unit/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP 
"ClockManager_unit_CLK2X_BUF"         TS_clock / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144249 paths analyzed, 526 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.077ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X23Y30.G4), 14333 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.073ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.032 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X26Y2.F2       net (fanout=13)       1.286   vga_sync_unit/v_count_reg_0_1
    SLICE_X26Y2.X        Tilo                  0.660   graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
    SLICE_X25Y4.G1       net (fanout=21)       0.680   graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
    SLICE_X25Y4.Y        Tilo                  0.612   graph_unit/Glove_P1L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom00001111
    SLICE_X25Y6.G3       net (fanout=6)        0.299   graph_unit/Mrom_Glove_PlR_rom_addr_rom000011
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X23Y24.F2      net (fanout=3)        0.843   graph_unit/rgb_and0004
    SLICE_X23Y24.X       Tilo                  0.612   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X22Y30.G3      net (fanout=1)        0.454   rgb_next<2>51
    SLICE_X22Y30.Y       Tilo                  0.660   rgb_next<2>142
                                                       rgb_next<2>93
    SLICE_X22Y30.F4      net (fanout=1)        0.020   rgb_next<2>93/O
    SLICE_X22Y30.X       Tilo                  0.660   rgb_next<2>142
                                                       rgb_next<2>142
    SLICE_X23Y30.G4      net (fanout=1)        0.021   rgb_next<2>142
    SLICE_X23Y30.CLK     Tgck                  0.728   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.073ns (8.321ns logic, 5.752ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.005ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.032 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.G1       net (fanout=13)       1.357   vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/Msub_Glove_PlR_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X25Y4.G2       net (fanout=19)       0.541   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X25Y4.Y        Tilo                  0.612   graph_unit/Glove_P1L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom00001111
    SLICE_X25Y6.G3       net (fanout=6)        0.299   graph_unit/Mrom_Glove_PlR_rom_addr_rom000011
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X23Y24.F2      net (fanout=3)        0.843   graph_unit/rgb_and0004
    SLICE_X23Y24.X       Tilo                  0.612   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X22Y30.G3      net (fanout=1)        0.454   rgb_next<2>51
    SLICE_X22Y30.Y       Tilo                  0.660   rgb_next<2>142
                                                       rgb_next<2>93
    SLICE_X22Y30.F4      net (fanout=1)        0.020   rgb_next<2>93/O
    SLICE_X22Y30.X       Tilo                  0.660   rgb_next<2>142
                                                       rgb_next<2>142
    SLICE_X23Y30.G4      net (fanout=1)        0.021   rgb_next<2>142
    SLICE_X23Y30.CLK     Tgck                  0.728   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.005ns (8.321ns logic, 5.684ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.948ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.032 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.G1       net (fanout=13)       1.357   vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/Msub_Glove_PlR_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X24Y9.G3       net (fanout=19)       0.369   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X24Y9.Y        Tilo                  0.660   graph_unit/Mrom_not0003_rom00004
                                                       graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11_1
    SLICE_X25Y6.G2       net (fanout=11)       0.366   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X23Y24.F2      net (fanout=3)        0.843   graph_unit/rgb_and0004
    SLICE_X23Y24.X       Tilo                  0.612   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X22Y30.G3      net (fanout=1)        0.454   rgb_next<2>51
    SLICE_X22Y30.Y       Tilo                  0.660   rgb_next<2>142
                                                       rgb_next<2>93
    SLICE_X22Y30.F4      net (fanout=1)        0.020   rgb_next<2>93/O
    SLICE_X22Y30.X       Tilo                  0.660   rgb_next<2>142
                                                       rgb_next<2>142
    SLICE_X23Y30.G4      net (fanout=1)        0.021   rgb_next<2>142
    SLICE_X23Y30.CLK     Tgck                  0.728   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.948ns (8.369ns logic, 5.579ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X23Y21.F4), 14589 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.209ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.017 - 0.019)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X26Y2.F2       net (fanout=13)       1.286   vga_sync_unit/v_count_reg_0_1
    SLICE_X26Y2.X        Tilo                  0.660   graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
    SLICE_X25Y4.G1       net (fanout=21)       0.680   graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
    SLICE_X25Y4.Y        Tilo                  0.612   graph_unit/Glove_P1L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom00001111
    SLICE_X25Y6.G3       net (fanout=6)        0.299   graph_unit/Mrom_Glove_PlR_rom_addr_rom000011
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X22Y20.G1      net (fanout=3)        0.413   graph_unit/rgb_and0004
    SLICE_X22Y20.Y       Tilo                  0.660   N299
                                                       rgb_next<0>59
    SLICE_X22Y20.F4      net (fanout=1)        0.020   rgb_next<0>59/O
    SLICE_X22Y20.X       Tilo                  0.660   N299
                                                       rgb_next<0>148_SW0
    SLICE_X23Y21.G4      net (fanout=1)        0.021   N299
    SLICE_X23Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>148
    SLICE_X23Y21.F4      net (fanout=1)        0.020   rgb_next<0>148/O
    SLICE_X23Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>243
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.209ns (8.321ns logic, 4.888ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.141ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.017 - 0.019)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.G1       net (fanout=13)       1.357   vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/Msub_Glove_PlR_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X25Y4.G2       net (fanout=19)       0.541   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X25Y4.Y        Tilo                  0.612   graph_unit/Glove_P1L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom00001111
    SLICE_X25Y6.G3       net (fanout=6)        0.299   graph_unit/Mrom_Glove_PlR_rom_addr_rom000011
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X22Y20.G1      net (fanout=3)        0.413   graph_unit/rgb_and0004
    SLICE_X22Y20.Y       Tilo                  0.660   N299
                                                       rgb_next<0>59
    SLICE_X22Y20.F4      net (fanout=1)        0.020   rgb_next<0>59/O
    SLICE_X22Y20.X       Tilo                  0.660   N299
                                                       rgb_next<0>148_SW0
    SLICE_X23Y21.G4      net (fanout=1)        0.021   N299
    SLICE_X23Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>148
    SLICE_X23Y21.F4      net (fanout=1)        0.020   rgb_next<0>148/O
    SLICE_X23Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>243
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.141ns (8.321ns logic, 4.820ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.084ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.017 - 0.019)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.G1       net (fanout=13)       1.357   vga_sync_unit/v_count_reg_0_1
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/Msub_Glove_PlR_rom_addr_xor<3>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X24Y9.G3       net (fanout=19)       0.369   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X24Y9.Y        Tilo                  0.660   graph_unit/Mrom_not0003_rom00004
                                                       graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11_1
    SLICE_X25Y6.G2       net (fanout=11)       0.366   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X22Y20.G1      net (fanout=3)        0.413   graph_unit/rgb_and0004
    SLICE_X22Y20.Y       Tilo                  0.660   N299
                                                       rgb_next<0>59
    SLICE_X22Y20.F4      net (fanout=1)        0.020   rgb_next<0>59/O
    SLICE_X22Y20.X       Tilo                  0.660   N299
                                                       rgb_next<0>148_SW0
    SLICE_X23Y21.G4      net (fanout=1)        0.021   N299
    SLICE_X23Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>148
    SLICE_X23Y21.F4      net (fanout=1)        0.020   rgb_next<0>148/O
    SLICE_X23Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>243
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.084ns (8.369ns logic, 4.715ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X18Y26.F4), 21186 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.187ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X18Y15.G3      net (fanout=14)       1.252   vga_sync_unit/v_count_reg_1_1
    SLICE_X18Y15.Y       Tilo                  0.660   N326
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<1>11
    SLICE_X20Y19.G3      net (fanout=14)       0.627   graph_unit/Msub_Glove_P2L_rom_addr_cy<1>
    SLICE_X20Y19.Y       Tilo                  0.660   N177
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11_1
    SLICE_X20Y17.G3      net (fanout=8)        0.268   graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11
    SLICE_X20Y17.Y       Tilo                  0.660   graph_unit/Glove_P2L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_not0005_rom000041
    SLICE_X30Y14.G1      net (fanout=3)        0.964   graph_unit/Mrom_not0005_rom00004
    SLICE_X30Y14.X       Tif5x                 1.000   graph_unit/Mmux_Glove_P2R_rom_bit_9_f51
                                                       graph_unit/Mmux_Glove_P2R_rom_bit_11
                                                       graph_unit/Mmux_Glove_P2R_rom_bit_9_f5_0
    SLICE_X30Y13.F4      net (fanout=1)        0.271   graph_unit/Mmux_Glove_P2R_rom_bit_9_f51
    SLICE_X30Y13.X       Tilo                  0.660   N441
                                                       graph_unit/_not0004<3>1237_G
    SLICE_X22Y23.G3      net (fanout=3)        1.043   N441
    SLICE_X22Y23.X       Tif5x                 1.000   N273
                                                       rgb_next<1>29_SW0_F
                                                       rgb_next<1>29_SW0
    SLICE_X18Y24.G3      net (fanout=1)        0.489   N273
    SLICE_X18Y24.Y       Tilo                  0.660   rgb_next<1>54
                                                       rgb_next<1>29
    SLICE_X18Y24.F4      net (fanout=1)        0.020   rgb_next<1>29/O
    SLICE_X18Y24.X       Tilo                  0.660   rgb_next<1>54
                                                       rgb_next<1>54
    SLICE_X18Y26.G3      net (fanout=1)        0.270   rgb_next<1>54
    SLICE_X18Y26.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<1>145
    SLICE_X18Y26.F4      net (fanout=1)        0.020   rgb_next<1>145/O
    SLICE_X18Y26.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>248
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.187ns (7.963ns logic, 5.224ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.081ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X18Y15.G3      net (fanout=14)       1.252   vga_sync_unit/v_count_reg_1_1
    SLICE_X18Y15.Y       Tilo                  0.660   N326
                                                       graph_unit/Msub_Glove_P2L_rom_addr_cy<1>11
    SLICE_X20Y19.G3      net (fanout=14)       0.627   graph_unit/Msub_Glove_P2L_rom_addr_cy<1>
    SLICE_X20Y19.Y       Tilo                  0.660   N177
                                                       graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11_1
    SLICE_X20Y17.G3      net (fanout=8)        0.268   graph_unit/Msub_Glove_P2L_rom_addr_xor<2>11
    SLICE_X20Y17.Y       Tilo                  0.660   graph_unit/Glove_P2L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_not0005_rom000041
    SLICE_X30Y14.G1      net (fanout=3)        0.964   graph_unit/Mrom_not0005_rom00004
    SLICE_X30Y14.X       Tif5x                 1.000   graph_unit/Mmux_Glove_P2R_rom_bit_9_f51
                                                       graph_unit/Mmux_Glove_P2R_rom_bit_11
                                                       graph_unit/Mmux_Glove_P2R_rom_bit_9_f5_0
    SLICE_X30Y13.F4      net (fanout=1)        0.271   graph_unit/Mmux_Glove_P2R_rom_bit_9_f51
    SLICE_X30Y13.X       Tilo                  0.660   N441
                                                       graph_unit/_not0004<3>1237_G
    SLICE_X20Y23.F3      net (fanout=3)        1.070   N441
    SLICE_X20Y23.X       Tif5x                 1.000   N274
                                                       rgb_next<1>29_SW1_G
                                                       rgb_next<1>29_SW1
    SLICE_X18Y24.G4      net (fanout=1)        0.356   N274
    SLICE_X18Y24.Y       Tilo                  0.660   rgb_next<1>54
                                                       rgb_next<1>29
    SLICE_X18Y24.F4      net (fanout=1)        0.020   rgb_next<1>29/O
    SLICE_X18Y24.X       Tilo                  0.660   rgb_next<1>54
                                                       rgb_next<1>54
    SLICE_X18Y26.G3      net (fanout=1)        0.270   rgb_next<1>54
    SLICE_X18Y26.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<1>145
    SLICE_X18Y26.F4      net (fanout=1)        0.020   rgb_next<1>145/O
    SLICE_X18Y26.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>248
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.081ns (7.963ns logic, 5.118ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.997ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X26Y2.F2       net (fanout=13)       1.286   vga_sync_unit/v_count_reg_0_1
    SLICE_X26Y2.X        Tilo                  0.660   graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
    SLICE_X25Y4.G1       net (fanout=21)       0.680   graph_unit/Mcompar_glove_L_PlR_on_cmp_le0002_lut<0>
    SLICE_X25Y4.Y        Tilo                  0.612   graph_unit/Glove_P1L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom00001111
    SLICE_X25Y6.G3       net (fanout=6)        0.299   graph_unit/Mrom_Glove_PlR_rom_addr_rom000011
    SLICE_X25Y6.Y        Tilo                  0.612   N418
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10_SW0
    SLICE_X16Y9.G1       net (fanout=1)        1.064   N416
    SLICE_X16Y9.Y        Tilo                  0.660   graph_unit/Mmux_Glove_PlR_rom_bit_9_f5
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_10
    SLICE_X19Y9.F4       net (fanout=2)        0.283   graph_unit/Glove_P1L_rom_col<3>_104
    SLICE_X19Y9.X        Tif5x                 0.890   graph_unit/Glove_P1L_rom_col<3>_9_f52
                                                       graph_unit/Glove_P1L_rom_col<3>_104_rt
                                                       graph_unit/Glove_P1L_rom_col<3>_9_f51
    SLICE_X18Y8.G4       net (fanout=1)        0.075   graph_unit/Glove_P1L_rom_col<3>_9_f52
    SLICE_X18Y8.X        Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>1136_F
                                                       graph_unit/Glove_P1L_rom_col<3>1136
    SLICE_X20Y20.F1      net (fanout=3)        0.727   graph_unit/Glove_PlR_rom_bit<1>
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X18Y24.F3      net (fanout=3)        0.536   graph_unit/rgb_and0004
    SLICE_X18Y24.X       Tilo                  0.660   rgb_next<1>54
                                                       rgb_next<1>54
    SLICE_X18Y26.G3      net (fanout=1)        0.270   rgb_next<1>54
    SLICE_X18Y26.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<1>145
    SLICE_X18Y26.F4      net (fanout=1)        0.020   rgb_next<1>145/O
    SLICE_X18Y26.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>248
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.997ns (7.757ns logic, 5.240ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP "ClockManager_unit_CLK2X_BUF"
        TS_clock / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_4 (SLICE_X0Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_5 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_5 to kb_code_unit/ps2_rx_unit/filter_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.XQ       Tcko                  0.412   kb_code_unit/ps2_rx_unit/filter_reg<5>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_5
    SLICE_X0Y31.BY       net (fanout=4)        0.373   kb_code_unit/ps2_rx_unit/filter_reg<5>
    SLICE_X0Y31.CLK      Tckdi       (-Th)    -0.132   kb_code_unit/ps2_rx_unit/filter_reg<5>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.544ns logic, 0.373ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_5 (SLICE_X0Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_6 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_6 to kb_code_unit/ps2_rx_unit/filter_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.YQ       Tcko                  0.454   kb_code_unit/ps2_rx_unit/filter_reg<7>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_6
    SLICE_X0Y31.BX       net (fanout=4)        0.353   kb_code_unit/ps2_rx_unit/filter_reg<6>
    SLICE_X0Y31.CLK      Tckdi       (-Th)    -0.116   kb_code_unit/ps2_rx_unit/filter_reg<5>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.570ns logic, 0.353ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_1 (SLICE_X1Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_2 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_2 to kb_code_unit/ps2_rx_unit/filter_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.YQ       Tcko                  0.409   kb_code_unit/ps2_rx_unit/filter_reg<3>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_2
    SLICE_X1Y26.BX       net (fanout=4)        0.448   kb_code_unit/ps2_rx_unit/filter_reg<2>
    SLICE_X1Y26.CLK      Tckdi       (-Th)    -0.080   kb_code_unit/ps2_rx_unit/filter_reg<1>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.489ns logic, 0.448ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP "ClockManager_unit_CLK2X_BUF"
        TS_clock / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/player1_x_reg<0>/SR
  Logical resource: graph_unit/player1_x_reg_0/SR
  Location pin: SLICE_X3Y1.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/player1_x_reg<0>/SR
  Logical resource: graph_unit/player1_x_reg_0/SR
  Location pin: SLICE_X3Y1.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/player1_x_reg<0>/SR
  Logical resource: graph_unit/player1_x_reg_1/SR
  Location pin: SLICE_X3Y1.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock                       |     20.000ns|      6.000ns|     28.154ns|            0|           35|            0|       144249|
| TS_ClockManager_unit_CLK2X_BUF|     10.000ns|     14.077ns|          N/A|           35|            0|       144249|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.077|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 35  Score: 45380  (Setup/Max: 45380, Hold: 0)

Constraints cover 144249 paths, 0 nets, and 4384 connections

Design statistics:
   Minimum period:  14.077ns{1}   (Maximum frequency:  71.038MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 18 12:05:54 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4506 MB



