--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/FPGA/FPGA.ise -intstyle ise -v 3 -s 4 -fastpaths -xml
FPGA.twx FPGA.ncd -o FPGA.twr FPGA.pcf -ucf fpga.ucf

Design file:              FPGA.ncd
Physical constraint file: FPGA.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
D<0>        |    8.104(R)|mclk_BUFGP        |   0.000|
D<1>        |    8.193(R)|mclk_BUFGP        |   0.000|
D<2>        |    8.329(R)|mclk_BUFGP        |   0.000|
D<3>        |    7.747(R)|mclk_BUFGP        |   0.000|
D<4>        |    9.267(R)|mclk_BUFGP        |   0.000|
D<5>        |    7.743(R)|mclk_BUFGP        |   0.000|
D<6>        |    7.758(R)|mclk_BUFGP        |   0.000|
D<7>        |    8.224(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.670|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 22 10:52:41 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 88 MB



