module
input  [3:0]data_in;
input clk,rst;
output [3:0] data_out;
always @(posedge clk or posedge rst)
begin
if(rst)
data_out<=4'b00000;
else
data_out<={data_in[2:0],dat_in[3]};
end
endmodule
