SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,ident_coreinst.comm_block_INST.b9_ORb_xNywD.genblk1\.b3_ORb[32:1],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
2,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.dr2_tck,ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
3,ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4,clk,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
4,ident_coreinst.IICE_INST.mdiclink_reg[0:8],clk,clockDivider|N_1_inferred_clock,slave.outBit4,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
5,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[15:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
6,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM[15:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
7,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM[15:0],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.b12_voSc3_gmasbb,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
8,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
9,ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO,clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
10,ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
11,ident_coreinst.IICE_INST.b3_SoW.b12_2_St6KCa_jHv[9:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
12,ident_coreinst.IICE_INST.b3_SoW.b12_2_St6KCa_jHv[9:0],clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
13,ident_coreinst.IICE_INST.b3_SoW.b12_PSyi_KyDbLbb[9:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
14,ident_coreinst.IICE_INST.b3_SoW.b12_PSyi_KyDbLbb[9:0],clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
15,ident_coreinst.IICE_INST.b3_SoW.b8_FZFFLXYE[9:0],clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
16,ident_coreinst.IICE_INST.b3_SoW.b8_FZFFLXYE[9:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
17,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[9:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
18,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[9:0],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.b12_voSc3_gmasbb,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
19,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b9_oRB_IFM_2[8:0],clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
20,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b7_PRWcJ_l[5:0],clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
21,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b11_oRB_MqCD2_y,clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
22,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
23,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY,clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
24,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b5_PRWcJ[5:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
25,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b5_PRWcJ[5:0],clk,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
26,ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b9_SoW_TWsrw[14:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
27,ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.genblk1\.b8_oFTt_JaY[14:0],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b9_SoW_TWsrw[14:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
28,ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[23:0],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
29,ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[23:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
30,ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[23:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
31,ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[31:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
32,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk1\.genblk1\.b13_PLy_2grFt_FH9[8:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
33,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[8:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk1\.genblk1\.b13_PLy_2grFt_FH9[8:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
34,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[8:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
35,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk1\.genblk1\.b13_PLy_2grFt_FH9[7:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
36,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk1\.genblk1\.b13_PLy_2grFt_FH9[7:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
37,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
38,ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[2:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
39,ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[4:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
40,ident_coreinst.IICE_INST.b5_nUTGT.b8_vABZ3qsY,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
41,ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT[9:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[9:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
42,ident_coreinst.IICE_INST.b5_nUTGT.b13_xYTFKCkrt_FH9,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
43,ident_coreinst.IICE_INST.b5_nUTGT.genblk5\.b12_uRrc2XfY_rbN[25:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
44,ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[9:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
45,ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b10_nYhI3_umjB,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
46,ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[13:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
47,ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[25:5],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[13:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
48,ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[25:5],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
49,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b15_vABZ3qsY_ub3Rme,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
50,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
51,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nUT_M9kYfr[9:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
52,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nfs_M9kYfr[4:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
53,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b15_vABZ3qsY_ub3Rme,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
54,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nfs_M9kYfr[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
55,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
56,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[9:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nUT_M9kYfr[9:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
57,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[9:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
58,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b8_uUT_CqMr[3:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
59,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
60,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
61,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req_d,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
62,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.src_ack,clk,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req_d,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
63,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.src_ack,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
64,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
65,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b8_uUT_CqMr[3:0],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
66,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
67,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b5_uU_cL,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
68,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b7_OSr_J90,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
69,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
70,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req_d,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
71,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.src_ack,clk,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req_d,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
72,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.src_ack,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
73,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b7_OSr_J90,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
74,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b5_uU_cL,clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
75,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[3:0],clk,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
76,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,clk,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[3:0],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
77,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
78,slave.outBit1,clockDivider|N_1_inferred_clock,clk,master.dataOut[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
79,slave.outBit4,clockDivider|N_1_inferred_clock,clk,master.dataOut[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
80,slave.outBit2,clockDivider|N_1_inferred_clock,clk,master.dataOut[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
81,slave.outBit3,clockDivider|N_1_inferred_clock,clk,master.dataOut[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.