Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Oct 19 12:49:35 2016
| Host             : mittlefrueh.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command          : 
| Design           : z80
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.531 (Junction temp exceeded!) |
| Dynamic (W)              | 14.491                           |
| Device Static (W)        | 1.040                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     6.186 |     1905 |       --- |             --- |
|   LUT as Logic |     6.130 |     1296 |     53200 |            2.44 |
|   F7/F8 Muxes  |     0.036 |       85 |     53200 |            0.16 |
|   Register     |     0.012 |      265 |    106400 |            0.25 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   CARRY4       |     0.002 |       10 |     13300 |            0.08 |
|   Others       |     0.000 |       10 |       --- |             --- |
| Signals        |     5.559 |     1582 |       --- |             --- |
| I/O            |     2.746 |       34 |       200 |           17.00 |
| Static Power   |     1.040 |          |           |                 |
| Total          |    15.531 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    12.053 |      11.755 |      0.299 |
| Vccaux    |       1.800 |     0.324 |       0.224 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.297 |       1.296 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| z80                      |    14.491 |
|   CTRL                   |    11.456 |
|     DECODE               |    11.396 |
|     machine_fetch        |     0.048 |
|     memory_read          |     0.009 |
|     memory_write         |     0.003 |
|   DP                     |     0.246 |
|     A                    |     0.010 |
|     A_not                |    <0.001 |
|     F                    |     0.006 |
|     F_not                |    <0.001 |
|     MAR                  |    <0.001 |
|     MDR1                 |    <0.001 |
|     MDR2                 |    <0.001 |
|     RFILE                |     0.204 |
|       B                  |     0.083 |
|       B_not              |    <0.001 |
|       C                  |     0.001 |
|       C_not              |    <0.001 |
|       D__0               |     0.015 |
|       D_not              |    <0.001 |
|       E                  |     0.002 |
|       E_not              |    <0.001 |
|       H                  |     0.012 |
|       H_not              |    <0.001 |
|       IXH                |     0.002 |
|       IXL                |    <0.001 |
|       IYH                |     0.017 |
|       IYL                |    <0.001 |
|       L                  |     0.005 |
|       L_not              |    <0.001 |
|       PCH                |     0.006 |
|       PCL                |    <0.001 |
|       SPH                |     0.021 |
|       SPL                |     0.006 |
|       STRH               |     0.021 |
|       STRL               |     0.012 |
|     TEMP                 |    <0.001 |
|     eightBit             |     0.004 |
|     sixteenBit           |     0.020 |
|   data_bus_IOBUF[0]_inst |     0.043 |
|   data_bus_IOBUF[1]_inst |     0.043 |
|   data_bus_IOBUF[2]_inst |     0.043 |
|   data_bus_IOBUF[3]_inst |     0.034 |
|   data_bus_IOBUF[4]_inst |     0.043 |
|   data_bus_IOBUF[5]_inst |     0.043 |
|   data_bus_IOBUF[6]_inst |     0.043 |
|   data_bus_IOBUF[7]_inst |     0.038 |
+--------------------------+-----------+


