module SPI(
input [31:0] masterDataIN, slaveDataIN,
output wire [31:0] masterDataOUT, slaveDataOUT,
input enable, reset, clk,
output reg done
);
wire miso, mosi, cs;
reg [1:0] fsm_state, fsm_next_state;
SPI_FSM fsm(enable, reset, clk, fsm_state, fsm_next_state);
Master m(enable, reset, miso, clk, mosi, cs, masterDataIN, masterDataOUT);
Slave s1(reset, mosi, clk, cs,enable, miso, slaveDataIN, slaveDataOUT, done);
endmodule
