/*
 * io_ports.h
 *
 *  Created on: Nov 11, 2011
 *      Author: babjak
 */

#ifndef IO_PORTS_H_
#define IO_PORTS_H_

#include "top_hw_platform.h"

//Config	R/W
#define GPIO_CONFIG_REG0		(0x00+COREGPIO_0)
#define GPIO_CONFIG_REG1		(0x04+COREGPIO_0)
#define GPIO_CONFIG_REG2		(0x08+COREGPIO_0)
#define GPIO_CONFIG_REG3		(0x0C+COREGPIO_0)
#define GPIO_CONFIG_REG4		(0x10+COREGPIO_0)
#define GPIO_CONFIG_REG5		(0x14+COREGPIO_0)
#define GPIO_CONFIG_REG6		(0x18+COREGPIO_0)
#define GPIO_CONFIG_REG7		(0x1C+COREGPIO_0)
#define GPIO_CONFIG_REG8		(0x20+COREGPIO_0)
#define GPIO_CONFIG_REG9		(0x24+COREGPIO_0)
#define GPIO_CONFIG_REG10		(0x28+COREGPIO_0)
#define GPIO_CONFIG_REG11		(0x2C+COREGPIO_0)
#define GPIO_CONFIG_REG12		(0x30+COREGPIO_0)
#define GPIO_CONFIG_REG13		(0x34+COREGPIO_0)
#define GPIO_CONFIG_REG14		(0x38+COREGPIO_0)
#define GPIO_CONFIG_REG15		(0x3C+COREGPIO_0)
#define GPIO_CONFIG_REG16		(0x40+COREGPIO_0)
#define GPIO_CONFIG_REG17		(0x44+COREGPIO_0)
#define GPIO_CONFIG_REG18		(0x48+COREGPIO_0)
#define GPIO_CONFIG_REG19		(0x4C+COREGPIO_0)
#define GPIO_CONFIG_REG20		(0x50+COREGPIO_0)
#define GPIO_CONFIG_REG21		(0x54+COREGPIO_0)
#define GPIO_CONFIG_REG22		(0x58+COREGPIO_0)
#define GPIO_CONFIG_REG23		(0x5C+COREGPIO_0)
#define GPIO_CONFIG_REG24		(0x60+COREGPIO_0)
#define GPIO_CONFIG_REG25		(0x64+COREGPIO_0)
#define GPIO_CONFIG_REG26		(0x68+COREGPIO_0)
#define GPIO_CONFIG_REG27		(0x6C+COREGPIO_0)
#define GPIO_CONFIG_REG28		(0x70+COREGPIO_0)
#define GPIO_CONFIG_REG29		(0x74+COREGPIO_0)
#define GPIO_CONFIG_REG30		(0x78+COREGPIO_0)
#define GPIO_CONFIG_REG31		(0x7C+COREGPIO_0)


//Interrupt clear	W
#define GPIO_INT_CLEAR			(0x80+COREGPIO_0)


//Input R
#define GPIO_INPUT				(0x90+COREGPIO_0)


//Output R/W
#define GPIO_OUTPUT				(0xA0+COREGPIO_0)


//Bitmasks
GPIO_

//IO_RX_07		-> MSS_GP_IO_0	-> 0.
//IO_RX_06		-> MSS_GP_IO_1	-> 0.
//IO_RX_05		-> MSS_GP_IO_2	-> 0.
//IO_RX_02		-> MSS_GP_IO_3	-> 0.
//IO_RX_00		-> MSS_GP_IO_4	-> 0.
//ADC_SCLK		-> MSS_GP_IO_5	-> 0.
//ADC_SDOUT_A	-> MSS_GP_IO_6	-> 0.
//ADC_SDOUT_B	-> MSS_GP_IO_7	-> 0.
//ADC_CS		-> MSS_GP_IO_8	-> 0.
//DAC_SYNC		-> MSS_GP_IO_9	-> 0.
//DAC_SDIN		-> MSS_GP_IO_10	-> 0.
//DAC_SCLK		-> MSS_GP_IO_11 -> 0.
//				-> MSS_GP_IO_12 -> 0.
//CLKOUT1		-> MSS_GP_IO_13 -> 0.
//				-> MSS_GP_IO_14 -> 0.
//				-> MSS_GP_IO_15 -> 0.
//SCLK			-> F2-200-IO_0	-> 0.
//SEN_RX		-> F2-200-IO_1	-> 0.
//				-> F2-200-IO_2	-> 0.
//				-> F2-200-IO_3	-> 0.
//				-> F2-200-IO_4	-> 0.
//				-> F2-200-IO_5	-> 0.
//				-> F2-200-IO_6	-> 0.
//				-> F2-200-IO_7	-> 0.
//				-> F2-200-IO_8	-> 0.



#endif /* IO_PORTS_H_ */
