{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 800 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 820 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 1290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 1000 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 3 -y 1270 -defaultsOSRD
preplace inst axis_to_bram_Bias_0 -pg 1 -lvl 4 -y 1800 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 3 -y 1490 -defaultsOSRD
preplace inst axi_dma_3 -pg 1 -lvl 3 -y 1710 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 1200 -defaultsOSRD
preplace inst PL_CLASSIFIER_w_VOTI_0 -pg 1 -lvl 5 -y 1450 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 1770 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1480 -defaultsOSRD
preplace inst axis_to_bram_Kernel_0 -pg 1 -lvl 4 -y 1600 -defaultsOSRD
preplace inst axis_to_bram_PCV_0 -pg 1 -lvl 4 -y 1380 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 880J
preplace netloc processing_system7_0_DDR 1 1 6 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 2930
preplace netloc axis_to_bram_PCV_0_s_axis_tready 1 3 3 1510 1070 N 1070 2680
preplace netloc axi_dma_1_m_axis_mm2s_tdata 1 3 3 1520 1060 N 1060 2730
preplace netloc axis_to_bram_PCV_0_en_ram 1 4 1 1950
preplace netloc axis_to_bram_Kernel_0_s_axis_tready 1 3 1 1460
preplace netloc axi_dma_1_m_axis_mm2s_tvalid 1 3 3 1530 1100 N 1100 2670
preplace netloc axis_to_bram_PCV_0_addr_ram 1 4 2 1990 1200 2650
preplace netloc PL_CLASSIFIER_w_VOTI_0_m_axis_tvalid 1 2 4 950 1930 N 1930 NJ 1930 2620
preplace netloc axi_dma_3_m_axis_mm2s_tvalid 1 3 1 1450
preplace netloc axis_to_bram_Bias_0_s_axis_tready 1 3 1 1460
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_Bias 1 3 3 1540 1050 NJ 1050 2600
preplace netloc axi_dma_1_M_AXI_MM2S 1 1 3 530 1910 NJ 1910 1440
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 570J
preplace netloc axi_dma_0_m_axis_mm2s_tdata 1 3 3 1560 1020 2030J 1170 2660
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 40J 940 500J
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 890J
preplace netloc PL_CLASSIFIER_w_VOTI_0_s_axis_tready 1 3 3 1550 1030 1980J 1140 2710
preplace netloc axi_dma_0_m_axis_mm2s_tvalid 1 3 3 1540 1040 1970J 1150 2700
preplace netloc axis_to_bram_Bias_0_data_out 1 4 1 1990
preplace netloc axis_to_bram_Kernel_0_en_ram 1 4 1 1940
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 890
preplace netloc axi_dma_0_s_axis_s2mm_tready 1 2 4 930 1940 NJ 1940 NJ 1940 2610
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_Kernel_Scale 1 3 3 1550 1080 NJ 1080 2590
preplace netloc axis_to_bram_Kernel_0_we_ram 1 4 1 1950
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 500
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 540 1870 N 1870 1430
preplace netloc PL_CLASSIFIER_w_VOTI_0_m_axis_tdata 1 2 4 940 1920 N 1920 NJ 1920 2630
preplace netloc axis_to_bram_Bias_0_en_ram 1 4 1 2010
preplace netloc axi_gpio_0_gpio_io_o 1 4 2 2010 1180 2720
preplace netloc axi_dma_3_M_AXI_MM2S 1 1 3 570 1900 NJ 1900 1400
preplace netloc processing_system7_0_FIXED_IO 1 1 6 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 2920
preplace netloc axi_dma_2_m_axis_mm2s_tvalid 1 3 1 1450
preplace netloc axis_to_bram_PCV_0_we_ram 1 4 1 1940
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 3 520 1090 910 1840 1500
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 550 1880 N 1880 1420
preplace netloc axis_to_bram_Bias_0_addr_ram 1 4 1 1970
preplace netloc axis_to_bram_Kernel_0_data_out 1 4 2 1980 1740 N
preplace netloc axis_to_bram_Kernel_0_addr_ram 1 4 2 1960 1720 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 890J
preplace netloc axi_dma_2_M_AXI_MM2S 1 1 3 560 1890 NJ 1890 1410
preplace netloc ps7_0_axi_periph_M05_AXI 1 0 3 20J 950 NJ 950 870
preplace netloc axi_dma_2_m_axis_mm2s_tdata 1 3 1 1470
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_PCV 1 3 3 1560 1090 NJ 1090 2580
preplace netloc axi_gpio_0_gpio2_io_o 1 4 2 2020 1190 2690
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 930 510 1040 920 1850 1490 1110 1960J 1160 2740
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 900J 1830 1480J
preplace netloc axi_dma_3_m_axis_mm2s_tdata 1 3 1 1470
preplace netloc axis_to_bram_Bias_0_we_ram 1 4 1 2030
preplace netloc axis_to_bram_PCV_0_data_out 1 4 2 2000 1210 2640
levelinfo -pg 1 0 270 720 1190 1766 2312 2830 2950 -top 0 -bot 2080
"
}
{
   """"""""""""""""""da_axi4_cnt"""""""""""""""""":"10",
   """"""""""""""""""da_board_cnt"""""""""""""""""":"5",
   """"""""""""""""""da_bram_cntlr_cnt"""""""""""""""""":"9",
   """"""""""""""""""da_clkrst_cnt"""""""""""""""""":"9",
   """"""""""""""""""da_ps7_cnt"""""""""""""""""":"3",
   """""""""""""""""da_axi4_cnt""""""""""""""""":"9",
   """"""""""""""""da_axi4_cnt"""""""""""""""":"1",
   """"""""""""""""da_board_cnt"""""""""""""""":"1",
   """""""""""""""da_axi4_cnt""""""""""""""":"21",
   """"""""""""da_clkrst_cnt"""""""""""":"18",
   """""""""""da_axi4_cnt""""""""""":"3",
   """"""""da_axi4_cnt"""""""":"3",
   """"""""da_board_cnt"""""""":"3",
   """"""""da_clkrst_cnt"""""""":"2",
   """"""""da_ps7_cnt"""""""":"1",
   """""""da_axi4_cnt""""""":"5",
   """""""da_board_cnt""""""":"4",
   """""""da_bram_cntlr_cnt""""""":"2",
   """""""da_clkrst_cnt""""""":"3",
   """""""da_ps7_cnt""""""":"1",
   """"""da_bram_cntlr_cnt"""""":"1",
   ""da_axi4_cnt"":"9",
   ""da_clkrst_cnt"":"4"
}
