
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.082634                       # Number of seconds simulated
sim_ticks                                 82633602000                       # Number of ticks simulated
final_tick                               1328204862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60663                       # Simulator instruction rate (inst/s)
host_op_rate                                   131278                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50128346                       # Simulator tick rate (ticks/s)
host_mem_usage                                2222776                       # Number of bytes of host memory used
host_seconds                                  1648.44                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     216404767                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             80768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           8046848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8127616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        80768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           80768                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5565248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5565248                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1262                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             125732                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                126994                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           86957                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                86957                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               977423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             97379853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98357276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          977423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             977423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67348486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67348486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67348486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              977423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            97379853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              165705762                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         170605                       # number of replacements
system.l2.tagsinuse                        985.626408                       # Cycle average of tags in use
system.l2.total_refs                           556024                       # Total number of references to valid blocks.
system.l2.sampled_refs                         171596                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.240309                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1285181774000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           367.240846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              50.615979                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             567.769583                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.358634                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.049430                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.554462                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.962526                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               500745                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                28474                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  529219                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93303                       # number of Writeback hits
system.l2.Writeback_hits::total                 93303                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               3556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3556                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                500745                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 32030                       # number of demand (read+write) hits
system.l2.demand_hits::total                   532775                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               500745                       # number of overall hits
system.l2.overall_hits::cpu.data                32030                       # number of overall hits
system.l2.overall_hits::total                  532775                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1262                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             103841                       # number of ReadReq misses
system.l2.ReadReq_misses::total                105103                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            21891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21891                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              125732                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126994                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1262                       # number of overall misses
system.l2.overall_misses::cpu.data             125732                       # number of overall misses
system.l2.overall_misses::total                126994                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     67112500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5663469500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5730582000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1143645500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1143645500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      67112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6807115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6874227500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     67112500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6807115000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6874227500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           502007                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           132315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              634322                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93303                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93303                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25447                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            502007                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            157762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               659769                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           502007                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           157762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              659769                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.002514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.784801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.165693                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.860259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860259                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002514                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.796973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192483                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002514                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.796973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192483                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53179.477021                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54539.820495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54523.486485                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52242.725321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52242.725321                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53179.477021                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54139.876881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54130.332929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53179.477021                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54139.876881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54130.332929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                86957                       # number of writebacks
system.l2.writebacks::total                     86957                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        103841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           105103                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        21891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21891                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         125732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        125732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126994                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     51726000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   4410473000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4462199000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    875965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    875965000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     51726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5286438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5338164000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     51726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5286438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5338164000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.002514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.784801                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.165693                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.860259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860259                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.796973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192483                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.796973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192483                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40987.321712                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42473.329417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42455.486523                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40014.846284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40014.846284                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40987.321712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42045.286800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42034.773296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40987.321712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42045.286800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42034.773296                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                38213379                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38213379                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6077031                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15960032                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14565033                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.259422                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  212                       # Number of system calls
system.cpu.numCycles                        165267204                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           33723078                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      169896324                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    38213379                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14565033                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      97442856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                23724157                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                9337783                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  23300160                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                308690                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          158150122                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.147539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.869409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 61807464     39.08%     39.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8332537      5.27%     44.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5371985      3.40%     47.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9995531      6.32%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 72642605     45.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            158150122                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.231222                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.028010                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 41875821                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8015121                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  89468962                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1143795                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               17646405                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              317262644                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               17646405                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 48457437                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4978261                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9686                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  83413361                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3644954                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              294756252                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2411856                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                424614                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           363262889                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             819937015                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        795304207                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24632808                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             264155446                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 99107409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                214                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            214                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8270210                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             29104571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13576735                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            275141                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3029                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  271668119                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 238                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 251340788                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3168490                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        55091075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     84770085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     158150122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.589254                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.418012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            59123005     37.38%     37.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15994450     10.11%     47.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25209658     15.94%     63.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            46365014     29.32%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11457995      7.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       158150122                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14342481     88.73%     88.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1820937     11.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11425767      4.55%      4.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             195130928     77.64%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4955226      1.97%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26991483     10.74%     94.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12837384      5.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              251340788                       # Type of FU issued
system.cpu.iq.rate                           1.520815                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    16163418                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064309                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          663183302                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         315423312                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    228573740                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            16980303                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           11336799                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      7185276                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              246879277                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 9199162                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           618060                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      8830988                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1644108                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        12208                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         12523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               17646405                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  605984                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15402                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           271668357                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            117238                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              29104571                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13576735                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                214                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            679                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1033446                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5282476                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6315922                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             236690329                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22362505                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          14650458                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34931541                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 28548040                       # Number of branches executed
system.cpu.iew.exec_stores                   12569036                       # Number of stores executed
system.cpu.iew.exec_rate                     1.432168                       # Inst execution rate
system.cpu.iew.wb_sent                      236137945                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     235759016                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 168226577                       # num instructions producing a value
system.cpu.iew.wb_consumers                 305400449                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.426532                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.550839                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        55263579                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6077031                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    140503717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.540207                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.617366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58939923     41.95%     41.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22782702     16.22%     58.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14041986      9.99%     68.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13418331      9.55%     77.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     31320775     22.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    140503717                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              216404767                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32206205                       # Number of memory references committed
system.cpu.commit.loads                      20273578                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   27540820                       # Number of branches committed
system.cpu.commit.fp_insts                    6696612                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 211807121                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              31320775                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    380851288                       # The number of ROB reads
system.cpu.rob.rob_writes                   560992492                       # The number of ROB writes
system.cpu.timesIdled                          329058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7117082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     216404767                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.652672                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.652672                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.605081                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.605081                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                525103654                       # number of integer regfile reads
system.cpu.int_regfile_writes               275487245                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10569703                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5765827                       # number of floating regfile writes
system.cpu.misc_regfile_reads                81412172                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 501652                       # number of replacements
system.cpu.icache.tagsinuse                316.184112                       # Cycle average of tags in use
system.cpu.icache.total_refs                 22794530                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 502007                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  45.406797                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     316.184112                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.617547                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.617547                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     22794530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22794530                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22794530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22794530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22794530                       # number of overall hits
system.cpu.icache.overall_hits::total        22794530                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       505630                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        505630                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       505630                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         505630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       505630                       # number of overall misses
system.cpu.icache.overall_misses::total        505630                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6614159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6614159000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6614159000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6614159000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6614159000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6614159000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     23300160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23300160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     23300160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23300160                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     23300160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23300160                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021701                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021701                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021701                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021701                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021701                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13081.025651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13081.025651                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13081.025651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13081.025651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13081.025651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13081.025651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3623                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3623                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3623                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3623                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3623                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3623                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       502007                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       502007                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       502007                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       502007                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       502007                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       502007                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5577068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5577068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5577068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5577068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5577068000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5577068000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021545                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11109.542297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11109.542297                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11109.542297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11109.542297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11109.542297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11109.542297                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 157250                       # number of replacements
system.cpu.dcache.tagsinuse                509.820338                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33494987                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 157762                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 212.313402                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1247902406000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     509.820338                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995743                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995743                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21561938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21561938                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11933049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11933049                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33494987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33494987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33494987                       # number of overall hits
system.cpu.dcache.overall_hits::total        33494987                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       195449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        195449                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25521                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       220970                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         220970                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       220970                       # number of overall misses
system.cpu.dcache.overall_misses::total        220970                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8257162500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8257162500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1256669500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1256669500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9513832000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9513832000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9513832000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9513832000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21757387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21757387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33715957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33715957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33715957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33715957                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008983                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002134                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006554                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42247.146314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42247.146314                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49240.605776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49240.605776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43054.858126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43054.858126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43054.858126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43054.858126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       441192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12391                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.605843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        93303                       # number of writebacks
system.cpu.dcache.writebacks::total             93303                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        63133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63133                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        63208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        63208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63208                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       132316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       132316                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25446                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       157762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       157762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       157762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       157762                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6081275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6081275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1204624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1204624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7285899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7285899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7285899000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7285899000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004679                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004679                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45960.239125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45960.239125                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47340.407137                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47340.407137                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46182.851384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46182.851384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46182.851384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46182.851384                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
