============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  01:02:05 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[0]
          Group: clk
     Startpoint: (R) Z_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_43_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[0]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[0]           <<<     -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------

