<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86SpeculativeLoadHardening.cpp source code [llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86SpeculativeLoadHardening.cpp.html'>X86SpeculativeLoadHardening.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//====- X86SpeculativeLoadHardening.cpp - A Spectre v1 mitigation ---------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// Provide a pass which mitigates speculative execution attacks which operate</i></td></tr>
<tr><th id="11">11</th><td><i>/// by speculating incorrectly past some predicate (a type check, bounds check,</i></td></tr>
<tr><th id="12">12</th><td><i>/// or other condition) to reach a load with invalid inputs and leak the data</i></td></tr>
<tr><th id="13">13</th><td><i>/// accessed by that load using a side channel out of the speculative domain.</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// For details on the attacks, see the first variant in both the Project Zero</i></td></tr>
<tr><th id="16">16</th><td><i>/// writeup and the Spectre paper:</i></td></tr>
<tr><th id="17">17</th><td><i>/// <a href="https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html">https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html</a></i></td></tr>
<tr><th id="18">18</th><td><i>/// <a href="https://spectreattack.com/spectre.pdf">https://spectreattack.com/spectre.pdf</a></i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/ScopeExit.h.html">"llvm/ADT/ScopeExit.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html">"llvm/CodeGen/MachineSSAUpdater.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PASS_KEY" data-ref="_M/PASS_KEY">PASS_KEY</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"x86-slh"</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> PASS_KEY</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCondBranchesTraced = {&quot;x86-slh&quot;, &quot;NumCondBranchesTraced&quot;, &quot;Number of conditional branches traced&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCondBranchesTraced" title='NumCondBranchesTraced' data-ref="NumCondBranchesTraced">NumCondBranchesTraced</dfn>, <q>"Number of conditional branches traced"</q>);</td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumBranchesUntraced = {&quot;x86-slh&quot;, &quot;NumBranchesUntraced&quot;, &quot;Number of branches unable to trace&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumBranchesUntraced" title='NumBranchesUntraced' data-ref="NumBranchesUntraced">NumBranchesUntraced</dfn>, <q>"Number of branches unable to trace"</q>);</td></tr>
<tr><th id="68">68</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumAddrRegsHardened = {&quot;x86-slh&quot;, &quot;NumAddrRegsHardened&quot;, &quot;Number of address mode used registers hardaned&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumAddrRegsHardened" title='NumAddrRegsHardened' data-ref="NumAddrRegsHardened">NumAddrRegsHardened</dfn>,</td></tr>
<tr><th id="69">69</th><td>          <q>"Number of address mode used registers hardaned"</q>);</td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPostLoadRegsHardened = {&quot;x86-slh&quot;, &quot;NumPostLoadRegsHardened&quot;, &quot;Number of post-load register values hardened&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPostLoadRegsHardened" title='NumPostLoadRegsHardened' data-ref="NumPostLoadRegsHardened">NumPostLoadRegsHardened</dfn>,</td></tr>
<tr><th id="71">71</th><td>          <q>"Number of post-load register values hardened"</q>);</td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCallsOrJumpsHardened = {&quot;x86-slh&quot;, &quot;NumCallsOrJumpsHardened&quot;, &quot;Number of calls or jumps requiring extra hardening&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCallsOrJumpsHardened" title='NumCallsOrJumpsHardened' data-ref="NumCallsOrJumpsHardened">NumCallsOrJumpsHardened</dfn>,</td></tr>
<tr><th id="73">73</th><td>          <q>"Number of calls or jumps requiring extra hardening"</q>);</td></tr>
<tr><th id="74">74</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumInstsInserted = {&quot;x86-slh&quot;, &quot;NumInstsInserted&quot;, &quot;Number of instructions inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumInstsInserted" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</dfn>, <q>"Number of instructions inserted"</q>);</td></tr>
<tr><th id="75">75</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLFENCEsInserted = {&quot;x86-slh&quot;, &quot;NumLFENCEsInserted&quot;, &quot;Number of lfence instructions inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLFENCEsInserted" title='NumLFENCEsInserted' data-ref="NumLFENCEsInserted">NumLFENCEsInserted</dfn>, <q>"Number of lfence instructions inserted"</q>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSpeculativeLoadHardening" title='EnableSpeculativeLoadHardening' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSpeculativeLoadHardening">EnableSpeculativeLoadHardening</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="78">78</th><td>    <q>"x86-speculative-load-hardening"</q>,</td></tr>
<tr><th id="79">79</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force enable speculative load hardening"</q>), <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="80">80</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="HardenEdgesWithLFENCE" title='HardenEdgesWithLFENCE' data-type='cl::opt&lt;bool&gt;' data-ref="HardenEdgesWithLFENCE">HardenEdgesWithLFENCE</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="83">83</th><td>    <a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a> <q>"-lfence"</q>,</td></tr>
<tr><th id="84">84</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a></td></tr>
<tr><th id="85">85</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use LFENCE along each conditional edge to harden against speculative "</q></td></tr>
<tr><th id="86">86</th><td>        <q>"loads rather than conditional movs and poisoned pointers."</q>),</td></tr>
<tr><th id="87">87</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnablePostLoadHardening" title='EnablePostLoadHardening' data-type='cl::opt&lt;bool&gt;' data-ref="EnablePostLoadHardening">EnablePostLoadHardening</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="90">90</th><td>    <a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a> <q>"-post-load"</q>,</td></tr>
<tr><th id="91">91</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Harden the value loaded *after* it is loaded by "</q></td></tr>
<tr><th id="92">92</th><td>             <q>"flushing the loaded bits to 1. This is hard to do "</q></td></tr>
<tr><th id="93">93</th><td>             <q>"in general but can be done easily for GPRs."</q>),</td></tr>
<tr><th id="94">94</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="FenceCallAndRet" title='FenceCallAndRet' data-type='cl::opt&lt;bool&gt;' data-ref="FenceCallAndRet">FenceCallAndRet</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="97">97</th><td>    <a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a> <q>"-fence-call-and-ret"</q>,</td></tr>
<tr><th id="98">98</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use a full speculation fence to harden both call and ret edges "</q></td></tr>
<tr><th id="99">99</th><td>             <q>"rather than a lighter weight mitigation."</q>),</td></tr>
<tr><th id="100">100</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="HardenInterprocedurally" title='HardenInterprocedurally' data-type='cl::opt&lt;bool&gt;' data-ref="HardenInterprocedurally">HardenInterprocedurally</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a> <q>"-ip"</q>,</td></tr>
<tr><th id="104">104</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Harden interprocedurally by passing our state in and out of "</q></td></tr>
<tr><th id="105">105</th><td>             <q>"functions in the high bits of the stack pointer."</q>),</td></tr>
<tr><th id="106">106</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="109">109</th><td>    <dfn class="tu decl def" id="HardenLoads" title='HardenLoads' data-type='cl::opt&lt;bool&gt;' data-ref="HardenLoads">HardenLoads</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a> <q>"-loads"</q>,</td></tr>
<tr><th id="110">110</th><td>                <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Sanitize loads from memory. When disable, no "</q></td></tr>
<tr><th id="111">111</th><td>                         <q>"significant security is provided."</q>),</td></tr>
<tr><th id="112">112</th><td>                <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="HardenIndirectCallsAndJumps" title='HardenIndirectCallsAndJumps' data-type='cl::opt&lt;bool&gt;' data-ref="HardenIndirectCallsAndJumps">HardenIndirectCallsAndJumps</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="115">115</th><td>    <a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a> <q>"-indirect"</q>,</td></tr>
<tr><th id="116">116</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Harden indirect calls and jumps against using speculatively "</q></td></tr>
<tr><th id="117">117</th><td>             <q>"stored attacker controlled addresses. This is designed to "</q></td></tr>
<tr><th id="118">118</th><td>             <q>"mitigate Spectre v1.2 style attacks."</q>),</td></tr>
<tr><th id="119">119</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><b>namespace</b> {</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="124">124</th><td><b>public</b>:</td></tr>
<tr><th id="125">125</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPassC1Ev" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::X86SpeculativeLoadHardeningPass' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::X86SpeculativeLoadHardeningPass()' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPassC1Ev">X86SpeculativeLoadHardeningPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::ID' data-use='a' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID">ID</a>) { }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass11getPassNameEv" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::X86SpeculativeLoadHardeningPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 speculative load hardening"</q>;</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::runOnMachineFunction' data-type='bool (anonymous namespace)::X86SpeculativeLoadHardeningPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="131">131</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::getAnalysisUsage' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID">/// Pass identification, replacement for typeid.</i></td></tr>
<tr><th id="134">134</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::ID' data-type='char' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID">ID</dfn>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><b>private</b>:</td></tr>
<tr><th id="137">137</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">/// The information about a block's conditional terminators needed to trace</i></td></tr>
<tr><th id="138">138</th><td><i class="doc" data-doc="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">  /// our predicate state through the exiting edges.</i></td></tr>
<tr><th id="139">139</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</dfn> {</td></tr>
<tr><th id="140">140</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::MBB" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::MBB">MBB</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <i  data-doc="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">// We mostly have one conditional branch, and in extremely rare cases have</i></td></tr>
<tr><th id="143">143</th><td><i  data-doc="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">    // two. Three and more are so rare as to be unimportant for compile time.</i></td></tr>
<tr><th id="144">144</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr">UncondBr</dfn>;</td></tr>
<tr><th id="147">147</th><td>  };</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState">/// Manages the predicate state traced through the program.</i></td></tr>
<tr><th id="150">150</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState">PredState</dfn> {</td></tr>
<tr><th id="151">151</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-type='unsigned int' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</dfn>;</td></tr>
<tr><th id="152">152</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::PoisonReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::PoisonReg' data-type='unsigned int' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::PoisonReg">PoisonReg</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-type='const llvm::TargetRegisterClass *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</dfn>;</td></tr>
<tr><th id="155">155</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater">MachineSSAUpdater</a> <dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-type='llvm::MachineSSAUpdater' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass9PredStateC1ERN4llvm15MachineFunctionEPKNS2_19TargetRegisterClassE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::PredState' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::PredState(llvm::MachineFunction &amp; MF, const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass9PredStateC1ERN4llvm15MachineFunctionEPKNS2_19TargetRegisterClassE">PredState</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn>)</td></tr>
<tr><th id="158">158</th><td>        : <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>(<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>), <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a><a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::MachineSSAUpdater::MachineSSAUpdater' data-ref="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">(</a><a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>) {}</td></tr>
<tr><th id="159">159</th><td>  };</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</dfn>;</td></tr>
<tr><th id="163">163</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TII" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TII">TII</dfn>;</td></tr>
<tr><th id="164">164</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState">PredState</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-type='Optional&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState&gt;' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</dfn>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenEdgesWithLFENCE' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenEdgesWithLFENCE(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">hardenEdgesWithLFENCE</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a>, <var>16</var>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20collectBlockCondInfoERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::collectBlockCondInfo' data-type='SmallVector&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo, 16&gt; (anonymous namespace)::X86SpeculativeLoadHardeningPass::collectBlockCondInfo(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20collectBlockCondInfoERN4llvm15MachineFunctionE">collectBlockCondInfo</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt;</td></tr>
<tr><th id="173">173</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCFG' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt; (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCFG(llvm::MachineFunction &amp; MF, ArrayRef&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo&gt; Infos)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">tracePredStateThroughCFG</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a>&gt; <dfn class="local col8 decl" id="8Infos" title='Infos' data-type='ArrayRef&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo&gt;' data-ref="8Infos">Infos</dfn>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::unfoldCallAndJumpLoads' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::unfoldCallAndJumpLoads(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE">unfoldCallAndJumpLoads</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="9MF">MF</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt;</td></tr>
<tr><th id="178">178</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughIndirectBranches' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt; (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughIndirectBranches(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">tracePredStateThroughIndirectBranches</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughBlocksAndHarden' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughBlocksAndHarden(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">tracePredStateThroughBlocksAndHarden</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::saveEFLAGS' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::saveEFLAGS(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">saveEFLAGS</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB">MBB</dfn>,</td></tr>
<tr><th id="183">183</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="13InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="13InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="14Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="14Loc">Loc</dfn>);</td></tr>
<tr><th id="184">184</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::restoreEFLAGS' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::restoreEFLAGS(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc, unsigned int OFReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">restoreEFLAGS</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn>,</td></tr>
<tr><th id="185">185</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="16InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="16InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="17Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="17Loc">Loc</dfn>,</td></tr>
<tr><th id="186">186</th><td>                     <em>unsigned</em> <dfn class="local col8 decl" id="18OFReg" title='OFReg' data-type='unsigned int' data-ref="18OFReg">OFReg</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::mergePredStateIntoSP' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::mergePredStateIntoSP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc, unsigned int PredStateReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">mergePredStateIntoSP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB">MBB</dfn>,</td></tr>
<tr><th id="189">189</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="20InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="20InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="21Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="21Loc">Loc</dfn>,</td></tr>
<tr><th id="190">190</th><td>                            <em>unsigned</em> <dfn class="local col2 decl" id="22PredStateReg" title='PredStateReg' data-type='unsigned int' data-ref="22PredStateReg">PredStateReg</dfn>);</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091">extractPredStateFromSP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB">MBB</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="24InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="24InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="25Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="25Loc">Loc</dfn>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>void</em></td></tr>
<tr><th id="196">196</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenLoadAddr' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenLoadAddr(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; BaseMO, llvm::MachineOperand &amp; IndexMO, SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp; AddrRegToHardenedReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368">hardenLoadAddr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27BaseMO" title='BaseMO' data-type='llvm::MachineOperand &amp;' data-ref="27BaseMO">BaseMO</dfn>,</td></tr>
<tr><th id="197">197</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28IndexMO" title='IndexMO' data-type='llvm::MachineOperand &amp;' data-ref="28IndexMO">IndexMO</dfn>,</td></tr>
<tr><th id="198">198</th><td>                 <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>, <var>32</var>&gt; &amp;<dfn class="local col9 decl" id="29AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-type='SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp;' data-ref="29AddrRegToHardenedReg">AddrRegToHardenedReg</dfn>);</td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="200">200</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::sinkPostLoadHardenedInst' data-type='llvm::MachineInstr * (anonymous namespace)::X86SpeculativeLoadHardeningPass::sinkPostLoadHardenedInst(llvm::MachineInstr &amp; MI, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; HardenedInstrs)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">sinkPostLoadHardenedInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>,</td></tr>
<tr><th id="201">201</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="31HardenedInstrs" title='HardenedInstrs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="31HardenedInstrs">HardenedInstrs</dfn>);</td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister' data-type='bool (anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj">canHardenRegister</a>(<em>unsigned</em> <dfn class="local col2 decl" id="32Reg" title='Reg' data-type='unsigned int' data-ref="32Reg">Reg</dfn>);</td></tr>
<tr><th id="203">203</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenValueInRegister' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenValueInRegister(unsigned int Reg, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">hardenValueInRegister</a>(<em>unsigned</em> <dfn class="local col3 decl" id="33Reg" title='Reg' data-type='unsigned int' data-ref="33Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="35InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                 <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="36Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="36Loc">Loc</dfn>);</td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenPostLoad' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenPostLoad(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">hardenPostLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>);</td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenReturnInstr' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenReturnInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">hardenReturnInstr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="38MI">MI</dfn>);</td></tr>
<tr><th id="208">208</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCall' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCall(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">tracePredStateThroughCall</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>);</td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenIndirectCallOrJumpInstr' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenIndirectCallOrJumpInstr(llvm::MachineInstr &amp; MI, SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp; AddrRegToHardenedReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">hardenIndirectCallOrJumpInstr</a>(</td></tr>
<tr><th id="210">210</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="40MI">MI</dfn>,</td></tr>
<tr><th id="211">211</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>, <var>32</var>&gt; &amp;<dfn class="local col1 decl" id="41AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-type='SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp;' data-ref="41AddrRegToHardenedReg">AddrRegToHardenedReg</dfn>);</td></tr>
<tr><th id="212">212</th><td>};</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::ID' data-type='char' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::getAnalysisUsage' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(</td></tr>
<tr><th id="219">219</th><td>    <a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="42AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="42AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="220">220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#42AU" title='AU' data-ref="42AU">AU</a></span>);</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="tu decl def" id="_ZL9splitEdgeRN4llvm17MachineBasicBlockES1_iPNS_12MachineInstrERS3_RKNS_12X86InstrInfoE" title='splitEdge' data-type='llvm::MachineBasicBlock &amp; splitEdge(llvm::MachineBasicBlock &amp; MBB, llvm::MachineBasicBlock &amp; Succ, int SuccCount, llvm::MachineInstr * Br, llvm::MachineInstr *&amp; UncondBr, const llvm::X86InstrInfo &amp; TII)' data-ref="_ZL9splitEdgeRN4llvm17MachineBasicBlockES1_iPNS_12MachineInstrERS3_RKNS_12X86InstrInfoE">splitEdge</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43MBB">MBB</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44Succ" title='Succ' data-type='llvm::MachineBasicBlock &amp;' data-ref="44Succ">Succ</dfn>, <em>int</em> <dfn class="local col5 decl" id="45SuccCount" title='SuccCount' data-type='int' data-ref="45SuccCount">SuccCount</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46Br" title='Br' data-type='llvm::MachineInstr *' data-ref="46Br">Br</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col7 decl" id="47UncondBr" title='UncondBr' data-type='llvm::MachineInstr *&amp;' data-ref="47UncondBr">UncondBr</dfn>,</td></tr>
<tr><th id="226">226</th><td>                                    <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> &amp;<dfn class="local col8 decl" id="48TII" title='TII' data-type='const llvm::X86InstrInfo &amp;' data-ref="48TII">TII</dfn>) {</td></tr>
<tr><th id="227">227</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Succ.isEHPad() &amp;&amp; &quot;Shouldn&apos;t get edges to EH pads!&quot;) ? void (0) : __assert_fail (&quot;!Succ.isEHPad() &amp;&amp; \&quot;Shouldn&apos;t get edges to EH pads!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 227, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>() &amp;&amp; <q>"Shouldn't get edges to EH pads!"</q>);</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="49MF">MF</dfn> = *<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="50NewMBB" title='NewMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="50NewMBB">NewMBB</dfn> = *<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// We have to insert the new block immediately after the current one as we</i></td></tr>
<tr><th id="234">234</th><td><i>  // don't know what layout-successor relationships the successor has and we</i></td></tr>
<tr><th id="235">235</th><td><i>  // may not be able to (and generally don't want to) try to fix those up.</i></td></tr>
<tr><th id="236">236</th><td>  <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>)), &amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i>// Update the branch instruction if necessary.</i></td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (<a class="local col6 ref" href="#46Br" title='Br' data-ref="46Br">Br</a>) {</td></tr>
<tr><th id="240">240</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Br-&gt;getOperand(0).getMBB() == &amp;Succ &amp;&amp; &quot;Didn&apos;t start with the right target!&quot;) ? void (0) : __assert_fail (&quot;Br-&gt;getOperand(0).getMBB() == &amp;Succ &amp;&amp; \&quot;Didn&apos;t start with the right target!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#46Br" title='Br' data-ref="46Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == &amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a> &amp;&amp;</td></tr>
<tr><th id="241">241</th><td>           <q>"Didn't start with the right target!"</q>);</td></tr>
<tr><th id="242">242</th><td>    <a class="local col6 ref" href="#46Br" title='Br' data-ref="46Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(&amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <i>// If this successor was reached through a branch rather than fallthrough,</i></td></tr>
<tr><th id="245">245</th><td><i>    // we might have *broken* fallthrough and so need to inject a new</i></td></tr>
<tr><th id="246">246</th><td><i>    // unconditional branch.</i></td></tr>
<tr><th id="247">247</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47UncondBr" title='UncondBr' data-ref="47UncondBr">UncondBr</a>) {</td></tr>
<tr><th id="248">248</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51OldLayoutSucc" title='OldLayoutSucc' data-type='llvm::MachineBasicBlock &amp;' data-ref="51OldLayoutSucc">OldLayoutSucc</dfn> =</td></tr>
<tr><th id="249">249</th><td>          <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>));</td></tr>
<tr><th id="250">250</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.isSuccessor(&amp;OldLayoutSucc) &amp;&amp; &quot;Without an unconditional branch, the old layout successor should &quot; &quot;be an actual successor!&quot;) ? void (0) : __assert_fail (&quot;MBB.isSuccessor(&amp;OldLayoutSucc) &amp;&amp; \&quot;Without an unconditional branch, the old layout successor should \&quot; \&quot;be an actual successor!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 252, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(&amp;<a class="local col1 ref" href="#51OldLayoutSucc" title='OldLayoutSucc' data-ref="51OldLayoutSucc">OldLayoutSucc</a>) &amp;&amp;</td></tr>
<tr><th id="251">251</th><td>             <q>"Without an unconditional branch, the old layout successor should "</q></td></tr>
<tr><th id="252">252</th><td>             <q>"be an actual successor!"</q>);</td></tr>
<tr><th id="253">253</th><td>      <em>auto</em> <dfn class="local col2 decl" id="52BrBuilder" title='BrBuilder' data-type='auto' data-ref="52BrBuilder">BrBuilder</dfn> =</td></tr>
<tr><th id="254">254</th><td>          BuildMI(&amp;MBB, DebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;JMP_1&apos; in namespace &apos;llvm::X86&apos;">JMP_1</span>)).addMBB(&amp;OldLayoutSucc);</td></tr>
<tr><th id="255">255</th><td>      <i>// Update the unconditional branch now that we've added one.</i></td></tr>
<tr><th id="256">256</th><td>      UncondBr = &amp;*BrBuilder;</td></tr>
<tr><th id="257">257</th><td>    }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <i>// Insert unconditional "jump Succ" instruction in the new block if</i></td></tr>
<tr><th id="260">260</th><td><i>    // necessary.</i></td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(&amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>)) {</td></tr>
<tr><th id="262">262</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="53Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="53Cond">Cond</dfn>;</td></tr>
<tr><th id="263">263</th><td>      <a class="local col8 ref" href="#48TII" title='TII' data-ref="48TII">TII</a>.<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::X86InstrInfo::insertBranch' data-ref="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'><a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a></span>, &amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>, <b>nullptr</b>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#53Cond" title='Cond' data-ref="53Cond">Cond</a>, <a class="local col6 ref" href="#46Br" title='Br' data-ref="46Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="264">264</th><td>    }</td></tr>
<tr><th id="265">265</th><td>  } <b>else</b> {</td></tr>
<tr><th id="266">266</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!UncondBr &amp;&amp; &quot;Cannot have a branchless successor and an unconditional branch!&quot;) ? void (0) : __assert_fail (&quot;!UncondBr &amp;&amp; \&quot;Cannot have a branchless successor and an unconditional branch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 267, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#47UncondBr" title='UncondBr' data-ref="47UncondBr">UncondBr</a> &amp;&amp;</td></tr>
<tr><th id="267">267</th><td>           <q>"Cannot have a branchless successor and an unconditional branch!"</q>);</td></tr>
<tr><th id="268">268</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewMBB.isLayoutSuccessor(&amp;Succ) &amp;&amp; &quot;A non-branch successor must have been a layout successor before &quot; &quot;and now is a layout successor of the new block.&quot;) ? void (0) : __assert_fail (&quot;NewMBB.isLayoutSuccessor(&amp;Succ) &amp;&amp; \&quot;A non-branch successor must have been a layout successor before \&quot; \&quot;and now is a layout successor of the new block.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 270, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(&amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>) &amp;&amp;</td></tr>
<tr><th id="269">269</th><td>           <q>"A non-branch successor must have been a layout successor before "</q></td></tr>
<tr><th id="270">270</th><td>           <q>"and now is a layout successor of the new block."</q>);</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// If this is the only edge to the successor, we can just replace it in the</i></td></tr>
<tr><th id="274">274</th><td><i>  // CFG. Otherwise we need to add a new entry in the CFG for the new</i></td></tr>
<tr><th id="275">275</th><td><i>  // successor.</i></td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (<a class="local col5 ref" href="#45SuccCount" title='SuccCount' data-ref="45SuccCount">SuccCount</a> == <var>1</var>) {</td></tr>
<tr><th id="277">277</th><td>    <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_" title='llvm::MachineBasicBlock::replaceSuccessor' data-ref="_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_">replaceSuccessor</a>(&amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>, &amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>);</td></tr>
<tr><th id="278">278</th><td>  } <b>else</b> {</td></tr>
<tr><th id="279">279</th><td>    <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14splitSuccessorEPS0_S1_b" title='llvm::MachineBasicBlock::splitSuccessor' data-ref="_ZN4llvm17MachineBasicBlock14splitSuccessorEPS0_S1_b">splitSuccessor</a>(&amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>, &amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>);</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i>// Hook up the edge from the new basic block to the old successor in the CFG.</i></td></tr>
<tr><th id="283">283</th><td>  <a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(&amp;<a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i>// Fix PHI nodes in Succ so they refer to NewMBB instead of MBB.</i></td></tr>
<tr><th id="286">286</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI">MI</dfn> : <a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>) {</td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (!<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="288">288</th><td>      <b>break</b>;</td></tr>
<tr><th id="289">289</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="55OpIdx" title='OpIdx' data-type='int' data-ref="55OpIdx">OpIdx</dfn> = <var>1</var>, <dfn class="local col6 decl" id="56NumOps" title='NumOps' data-type='int' data-ref="56NumOps">NumOps</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a> &lt; <a class="local col6 ref" href="#56NumOps" title='NumOps' data-ref="56NumOps">NumOps</a>;</td></tr>
<tr><th id="290">290</th><td>         <a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a> += <var>2</var>) {</td></tr>
<tr><th id="291">291</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57OpV" title='OpV' data-type='llvm::MachineOperand &amp;' data-ref="57OpV">OpV</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>);</td></tr>
<tr><th id="292">292</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58OpMBB" title='OpMBB' data-type='llvm::MachineOperand &amp;' data-ref="58OpMBB">OpMBB</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="293">293</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpMBB.isMBB() &amp;&amp; &quot;Block operand to a PHI is not a block!&quot;) ? void (0) : __assert_fail (&quot;OpMBB.isMBB() &amp;&amp; \&quot;Block operand to a PHI is not a block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 293, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#58OpMBB" title='OpMBB' data-ref="58OpMBB">OpMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <q>"Block operand to a PHI is not a block!"</q>);</td></tr>
<tr><th id="294">294</th><td>      <b>if</b> (<a class="local col8 ref" href="#58OpMBB" title='OpMBB' data-ref="58OpMBB">OpMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != &amp;<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>)</td></tr>
<tr><th id="295">295</th><td>        <b>continue</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>      <i>// If this is the last edge to the succesor, just replace MBB in the PHI</i></td></tr>
<tr><th id="298">298</th><td>      <b>if</b> (<a class="local col5 ref" href="#45SuccCount" title='SuccCount' data-ref="45SuccCount">SuccCount</a> == <var>1</var>) {</td></tr>
<tr><th id="299">299</th><td>        <a class="local col8 ref" href="#58OpMBB" title='OpMBB' data-ref="58OpMBB">OpMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(&amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>);</td></tr>
<tr><th id="300">300</th><td>        <b>break</b>;</td></tr>
<tr><th id="301">301</th><td>      }</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>      <i>// Otherwise, append a new pair of operands for the new incoming edge.</i></td></tr>
<tr><th id="304">304</th><td>      <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a></span>, <a class="local col7 ref" href="#57OpV" title='OpV' data-ref="57OpV">OpV</a>);</td></tr>
<tr><th id="305">305</th><td>      <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineOperand::CreateMBB' data-ref="_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh">CreateMBB</a>(&amp;<a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>));</td></tr>
<tr><th id="306">306</th><td>      <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// Inherit live-ins from the successor</i></td></tr>
<tr><th id="311">311</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="59LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="59LI">LI</dfn> : <a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="312">312</th><td>    <a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInERKNS0_16RegisterMaskPairE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInERKNS0_16RegisterMaskPairE">addLiveIn</a>(<a class="local col9 ref" href="#59LI" title='LI' data-ref="59LI">LI</a>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Split edge from &apos;&quot; &lt;&lt; MBB.getName() &lt;&lt; &quot;&apos; to &apos;&quot; &lt;&lt; Succ.getName() &lt;&lt; &quot;&apos;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Split edge from '"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' to '"</q></td></tr>
<tr><th id="315">315</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#44Succ" title='Succ' data-ref="44Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"'.\n"</q>);</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> <a class="local col0 ref" href="#50NewMBB" title='NewMBB' data-ref="50NewMBB">NewMBB</a>;</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// Removing duplicate PHI operands to leave the PHI in a canonical and</i></td></tr>
<tr><th id="320">320</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// predictable form.</i></td></tr>
<tr><th id="321">321</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="322">322</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// FIXME: It's really frustrating that we have to do this, but SSA-form in MIR</i></td></tr>
<tr><th id="323">323</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// isn't what you might expect. We may have multiple entries in PHI nodes for</i></td></tr>
<tr><th id="324">324</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// a single predecessor. This makes CFG-updating extremely complex, so here we</i></td></tr>
<tr><th id="325">325</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// simplify all PHI nodes to a model even simpler than the IR's model: exactly</i></td></tr>
<tr><th id="326">326</th><td><i class="doc" data-doc="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">/// one entry per predecessor, regardless of how many edges there are.</i></td></tr>
<tr><th id="327">327</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE" title='canonicalizePHIOperands' data-type='void canonicalizePHIOperands(llvm::MachineFunction &amp; MF)' data-ref="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">canonicalizePHIOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="60MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="60MF">MF</dfn>) {</td></tr>
<tr><th id="328">328</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col1 decl" id="61Preds" title='Preds' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="61Preds">Preds</dfn>;</td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="62DupIndices" title='DupIndices' data-type='SmallVector&lt;int, 4&gt;' data-ref="62DupIndices">DupIndices</dfn>;</td></tr>
<tr><th id="330">330</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="63MBB">MBB</dfn> : <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>)</td></tr>
<tr><th id="331">331</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="64MI">MI</dfn> : <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a>) {</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (!<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="333">333</th><td>        <b>break</b>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>      <i>// First we scan the operands of the PHI looking for duplicate entries</i></td></tr>
<tr><th id="336">336</th><td><i>      // a particular predecessor. We retain the operand index of each duplicate</i></td></tr>
<tr><th id="337">337</th><td><i>      // entry found.</i></td></tr>
<tr><th id="338">338</th><td>      <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="65OpIdx" title='OpIdx' data-type='int' data-ref="65OpIdx">OpIdx</dfn> = <var>1</var>, <dfn class="local col6 decl" id="66NumOps" title='NumOps' data-type='int' data-ref="66NumOps">NumOps</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#65OpIdx" title='OpIdx' data-ref="65OpIdx">OpIdx</a> &lt; <a class="local col6 ref" href="#66NumOps" title='NumOps' data-ref="66NumOps">NumOps</a>;</td></tr>
<tr><th id="339">339</th><td>           <a class="local col5 ref" href="#65OpIdx" title='OpIdx' data-ref="65OpIdx">OpIdx</a> += <var>2</var>)</td></tr>
<tr><th id="340">340</th><td>        <b>if</b> (!<a class="local col1 ref" href="#61Preds" title='Preds' data-ref="61Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#65OpIdx" title='OpIdx' data-ref="65OpIdx">OpIdx</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineBasicBlock *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="341">341</th><td>          <a class="local col2 ref" href="#62DupIndices" title='DupIndices' data-ref="62DupIndices">DupIndices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#65OpIdx" title='OpIdx' data-ref="65OpIdx">OpIdx</a>);</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>      <i>// Now walk the duplicate indices, removing both the block and value. Note</i></td></tr>
<tr><th id="344">344</th><td><i>      // that these are stored as a vector making this element-wise removal</i></td></tr>
<tr><th id="345">345</th><td><i>      // :w</i></td></tr>
<tr><th id="346">346</th><td><i>      // potentially quadratic.</i></td></tr>
<tr><th id="347">347</th><td><i>      //</i></td></tr>
<tr><th id="348">348</th><td><i>      // FIXME: It is really frustrating that we have to use a quadratic</i></td></tr>
<tr><th id="349">349</th><td><i>      // removal algorithm here. There should be a better way, but the use-def</i></td></tr>
<tr><th id="350">350</th><td><i>      // updates required make that impossible using the public API.</i></td></tr>
<tr><th id="351">351</th><td><i>      //</i></td></tr>
<tr><th id="352">352</th><td><i>      // Note that we have to process these backwards so that we don't</i></td></tr>
<tr><th id="353">353</th><td><i>      // invalidate other indices with each removal.</i></td></tr>
<tr><th id="354">354</th><td>      <b>while</b> (!<a class="local col2 ref" href="#62DupIndices" title='DupIndices' data-ref="62DupIndices">DupIndices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="355">355</th><td>        <em>int</em> <dfn class="local col7 decl" id="67OpIdx" title='OpIdx' data-type='int' data-ref="67OpIdx">OpIdx</dfn> = <a class="local col2 ref" href="#62DupIndices" title='DupIndices' data-ref="62DupIndices">DupIndices</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="356">356</th><td>        <i>// Remove both the block and value operand, again in reverse order to</i></td></tr>
<tr><th id="357">357</th><td><i>        // preserve indices.</i></td></tr>
<tr><th id="358">358</th><td>        <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#67OpIdx" title='OpIdx' data-ref="67OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="359">359</th><td>        <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#67OpIdx" title='OpIdx' data-ref="67OpIdx">OpIdx</a>);</td></tr>
<tr><th id="360">360</th><td>      }</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>      <a class="local col1 ref" href="#61Preds" title='Preds' data-ref="61Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="363">363</th><td>    }</td></tr>
<tr><th id="364">364</th><td>}</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i class="doc" data-doc="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">/// Helper to scan a function for loads vulnerable to misspeculation that we</i></td></tr>
<tr><th id="367">367</th><td><i class="doc" data-doc="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">/// want to harden.</i></td></tr>
<tr><th id="368">368</th><td><i class="doc" data-doc="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="369">369</th><td><i class="doc" data-doc="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">/// We use this to avoid making changes to functions where there is nothing we</i></td></tr>
<tr><th id="370">370</th><td><i class="doc" data-doc="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">/// need to do to harden against misspeculation.</i></td></tr>
<tr><th id="371">371</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE" title='hasVulnerableLoad' data-type='bool hasVulnerableLoad(llvm::MachineFunction &amp; MF)' data-ref="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">hasVulnerableLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="68MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="68MF">MF</dfn>) {</td></tr>
<tr><th id="372">372</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="69MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="69MBB">MBB</dfn> : <a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF">MF</a>) {</td></tr>
<tr><th id="373">373</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn> : <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>) {</td></tr>
<tr><th id="374">374</th><td>      <i>// Loads within this basic block after an LFENCE are not at risk of</i></td></tr>
<tr><th id="375">375</th><td><i>      // speculatively executing with invalid predicates from prior control</i></td></tr>
<tr><th id="376">376</th><td><i>      // flow. So break out of this block but continue scanning the function.</i></td></tr>
<tr><th id="377">377</th><td>      <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;LFENCE&apos; in namespace &apos;llvm::X86&apos;">LFENCE</span>)</td></tr>
<tr><th id="378">378</th><td>        <b>break</b>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>      <i>// Looking for loads only.</i></td></tr>
<tr><th id="381">381</th><td>      <b>if</b> (!<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="382">382</th><td>        <b>continue</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>      <i>// An MFENCE is modeled as a load but isn't vulnerable to misspeculation.</i></td></tr>
<tr><th id="385">385</th><td>      <b>if</b> (<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;MFENCE&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::X86ISD::MFENCE&apos;?">X86</span>::<a class="enum" href="X86ISelLowering.h.html#llvm::X86ISD::NodeType::MFENCE" title='llvm::X86ISD::NodeType::MFENCE' data-ref="llvm::X86ISD::NodeType::MFENCE">MFENCE</a></span>)</td></tr>
<tr><th id="386">386</th><td>        <b>continue</b>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>      <i>// We found a load.</i></td></tr>
<tr><th id="389">389</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i>// No loads found.</i></td></tr>
<tr><th id="394">394</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::runOnMachineFunction' data-type='bool (anonymous namespace)::X86SpeculativeLoadHardeningPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(</td></tr>
<tr><th id="398">398</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="71MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="71MF">MF</dfn>) {</td></tr>
<tr><th id="399">399</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;********** &quot; &lt;&lt; getPassName() &lt;&lt; &quot; : &quot; &lt;&lt; MF.getName() &lt;&lt; &quot; **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="virtual tu member" href="#_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass11getPassNameEv" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::getPassName' data-use='c' data-ref="_ZNK12_GLOBAL__N_131X86SpeculativeLoadHardeningPass11getPassNameEv">getPassName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()</td></tr>
<tr><th id="400">400</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" **********\n"</q>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <i>// Only run if this pass is forced enabled or we detect the relevant function</i></td></tr>
<tr><th id="403">403</th><td><i>  // attribute requesting SLH.</i></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (!EnableSpeculativeLoadHardening &amp;&amp;</td></tr>
<tr><th id="405">405</th><td>      !MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;SpeculativeLoadHardening&apos; in &apos;llvm::Attribute&apos;">SpeculativeLoadHardening</span>))</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a> = &amp;<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="409">409</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="410">410</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TII" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TII' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="411">411</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::X86RegisterInfo *&apos;">=</span> Subtarget-&gt;getRegisterInfo();</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// FIXME: Support for 32-bit.</i></td></tr>
<tr><th id="414">414</th><td>  PS.emplace(MF, &amp;X86::<span class='error' title="no member named &apos;GR64_NOSPRegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_NOSPRegClass</span>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <b>if</b> (<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>())</td></tr>
<tr><th id="417">417</th><td>    <i>// Nothing to do for a degenerate empty function...</i></td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i>// We support an alternative hardening technique based on a debug flag.</i></td></tr>
<tr><th id="421">421</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenEdgesWithLFENCE" title='HardenEdgesWithLFENCE' data-use='m' data-ref="HardenEdgesWithLFENCE">HardenEdgesWithLFENCE</a>) {</td></tr>
<tr><th id="422">422</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenEdgesWithLFENCE' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">hardenEdgesWithLFENCE</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="423">423</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <i>// Create a dummy debug loc to use for all the generated code here.</i></td></tr>
<tr><th id="427">427</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col2 decl" id="72Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="72Loc">Loc</dfn>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="73Entry" title='Entry' data-type='llvm::MachineBasicBlock &amp;' data-ref="73Entry">Entry</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>();</td></tr>
<tr><th id="430">430</th><td>  <em>auto</em> <dfn class="local col4 decl" id="74EntryInsertPt" title='EntryInsertPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="74EntryInsertPt">EntryInsertPt</dfn> = <a class="local col3 ref" href="#73Entry" title='Entry' data-ref="73Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock22SkipPHIsLabelsAndDebugENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::SkipPHIsLabelsAndDebug' data-ref="_ZN4llvm17MachineBasicBlock22SkipPHIsLabelsAndDebugENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">SkipPHIsLabelsAndDebug</a>(<a class="local col3 ref" href="#73Entry" title='Entry' data-ref="73Entry">Entry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i>// Do a quick scan to see if we have any checkable loads.</i></td></tr>
<tr><th id="433">433</th><td>  <em>bool</em> <dfn class="local col5 decl" id="75HasVulnerableLoad" title='HasVulnerableLoad' data-type='bool' data-ref="75HasVulnerableLoad">HasVulnerableLoad</dfn> = <a class="tu ref" href="#_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE" title='hasVulnerableLoad' data-use='c' data-ref="_ZL17hasVulnerableLoadRN4llvm15MachineFunctionE">hasVulnerableLoad</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// See if we have any conditional branching blocks that we will need to trace</i></td></tr>
<tr><th id="436">436</th><td><i>  // predicate state through.</i></td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a>, <var>16</var>&gt; <dfn class="local col6 decl" id="76Infos" title='Infos' data-type='SmallVector&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo, 16&gt;' data-ref="76Infos">Infos</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20collectBlockCondInfoERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::collectBlockCondInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20collectBlockCondInfoERN4llvm15MachineFunctionE">collectBlockCondInfo</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i>// If we have no interesting conditions or loads, nothing to do here.</i></td></tr>
<tr><th id="440">440</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75HasVulnerableLoad" title='HasVulnerableLoad' data-ref="75HasVulnerableLoad">HasVulnerableLoad</a> &amp;&amp; <a class="local col6 ref" href="#76Infos" title='Infos' data-ref="76Infos">Infos</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// The poison value is required to be an all-ones value for many aspects of</i></td></tr>
<tr><th id="444">444</th><td><i>  // this mitigation.</i></td></tr>
<tr><th id="445">445</th><td>  <em>const</em> <em>int</em> <dfn class="local col7 decl" id="77PoisonVal" title='PoisonVal' data-type='const int' data-ref="77PoisonVal">PoisonVal</dfn> = -<var>1</var>;</td></tr>
<tr><th id="446">446</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::PoisonReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::PoisonReg' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::PoisonReg">PoisonReg</a> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="447">447</th><td>  BuildMI(Entry, EntryInsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV64ri32&apos; in namespace &apos;llvm::X86&apos;">MOV64ri32</span>), PS-&gt;PoisonReg)</td></tr>
<tr><th id="448">448</th><td>      .addImm(PoisonVal);</td></tr>
<tr><th id="449">449</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i>// If we have loads being hardened and we've asked for call and ret edges to</i></td></tr>
<tr><th id="452">452</th><td><i>  // get a full fence-based mitigation, inject that fence.</i></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col5 ref" href="#75HasVulnerableLoad" title='HasVulnerableLoad' data-ref="75HasVulnerableLoad">HasVulnerableLoad</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FenceCallAndRet" title='FenceCallAndRet' data-use='m' data-ref="FenceCallAndRet">FenceCallAndRet</a>) {</td></tr>
<tr><th id="454">454</th><td>    <i>// We need to insert an LFENCE at the start of the function to suspend any</i></td></tr>
<tr><th id="455">455</th><td><i>    // incoming misspeculation from the caller. This helps two-fold: the caller</i></td></tr>
<tr><th id="456">456</th><td><i>    // may not have been protected as this code has been, and this code gets to</i></td></tr>
<tr><th id="457">457</th><td><i>    // not take any specific action to protect across calls.</i></td></tr>
<tr><th id="458">458</th><td><i>    // FIXME: We could skip this for functions which unconditionally return</i></td></tr>
<tr><th id="459">459</th><td><i>    // a constant.</i></td></tr>
<tr><th id="460">460</th><td>    BuildMI(Entry, EntryInsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LFENCE&apos; in namespace &apos;llvm::X86&apos;">LFENCE</span>));</td></tr>
<tr><th id="461">461</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="462">462</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#75" title='NumLFENCEsInserted' data-ref="NumLFENCEsInserted">NumLFENCEsInserted</a>;</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <i>// If we guarded the entry with an LFENCE and have no conditionals to protect</i></td></tr>
<tr><th id="466">466</th><td><i>  // in blocks, then we're done.</i></td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FenceCallAndRet" title='FenceCallAndRet' data-use='m' data-ref="FenceCallAndRet">FenceCallAndRet</a> &amp;&amp; <a class="local col6 ref" href="#76Infos" title='Infos' data-ref="76Infos">Infos</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="468">468</th><td>    <i>// We may have changed the function's code at this point to insert fences.</i></td></tr>
<tr><th id="469">469</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i>// For every basic block in the function which can b</i></td></tr>
<tr><th id="472">472</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenInterprocedurally" title='HardenInterprocedurally' data-use='m' data-ref="HardenInterprocedurally">HardenInterprocedurally</a> &amp;&amp; !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FenceCallAndRet" title='FenceCallAndRet' data-use='m' data-ref="FenceCallAndRet">FenceCallAndRet</a>) {</td></tr>
<tr><th id="473">473</th><td>    <i>// Set up the predicate state by extracting it from the incoming stack</i></td></tr>
<tr><th id="474">474</th><td><i>    // pointer so we pick up any misspeculation in our caller.</i></td></tr>
<tr><th id="475">475</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091">extractPredStateFromSP</a>(<span class='refarg'><a class="local col3 ref" href="#73Entry" title='Entry' data-ref="73Entry">Entry</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#74EntryInsertPt" title='EntryInsertPt' data-ref="74EntryInsertPt">EntryInsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#72Loc" title='Loc' data-ref="72Loc">Loc</a>);</td></tr>
<tr><th id="476">476</th><td>  } <b>else</b> {</td></tr>
<tr><th id="477">477</th><td>    <i>// Otherwise, just build the predicate state itself by zeroing a register</i></td></tr>
<tr><th id="478">478</th><td><i>    // as we don't need any initial state.</i></td></tr>
<tr><th id="479">479</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</a> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="480">480</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78PredStateSubReg" title='PredStateSubReg' data-type='unsigned int' data-ref="78PredStateSubReg">PredStateSubReg</dfn> = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="481">481</th><td>    <em>auto</em> <dfn class="local col9 decl" id="79ZeroI" title='ZeroI' data-type='auto' data-ref="79ZeroI">ZeroI</dfn> = BuildMI(Entry, EntryInsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>),</td></tr>
<tr><th id="482">482</th><td>                         PredStateSubReg);</td></tr>
<tr><th id="483">483</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="484">484</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="80ZeroEFLAGSDefOp" title='ZeroEFLAGSDefOp' data-type='llvm::MachineOperand *' data-ref="80ZeroEFLAGSDefOp">ZeroEFLAGSDefOp</dfn> =</td></tr>
<tr><th id="485">485</th><td>        ZeroI-&gt;findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="486">486</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ZeroEFLAGSDefOp &amp;&amp; ZeroEFLAGSDefOp-&gt;isImplicit() &amp;&amp; &quot;Must have an implicit def of EFLAGS!&quot;) ? void (0) : __assert_fail (&quot;ZeroEFLAGSDefOp &amp;&amp; ZeroEFLAGSDefOp-&gt;isImplicit() &amp;&amp; \&quot;Must have an implicit def of EFLAGS!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 487, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#80ZeroEFLAGSDefOp" title='ZeroEFLAGSDefOp' data-ref="80ZeroEFLAGSDefOp">ZeroEFLAGSDefOp</a> &amp;&amp; <a class="local col0 ref" href="#80ZeroEFLAGSDefOp" title='ZeroEFLAGSDefOp' data-ref="80ZeroEFLAGSDefOp">ZeroEFLAGSDefOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp;</td></tr>
<tr><th id="487">487</th><td>           <q>"Must have an implicit def of EFLAGS!"</q>);</td></tr>
<tr><th id="488">488</th><td>    <a class="local col0 ref" href="#80ZeroEFLAGSDefOp" title='ZeroEFLAGSDefOp' data-ref="80ZeroEFLAGSDefOp">ZeroEFLAGSDefOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="489">489</th><td>    BuildMI(Entry, EntryInsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::TargetOpcode::SUBREG_TO_REG&apos;?">X86</span>::SUBREG_TO_REG),</td></tr>
<tr><th id="490">490</th><td>            PS-&gt;InitialReg)</td></tr>
<tr><th id="491">491</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="492">492</th><td>        .addReg(PredStateSubReg)</td></tr>
<tr><th id="493">493</th><td>        .addImm(X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="494">494</th><td>  }</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <i>// We're going to need to trace predicate state throughout the function's</i></td></tr>
<tr><th id="497">497</th><td><i>  // CFG. Prepare for this by setting up our initial state of PHIs with unique</i></td></tr>
<tr><th id="498">498</th><td><i>  // predecessor entries and all the initial predicate state.</i></td></tr>
<tr><th id="499">499</th><td>  <a class="tu ref" href="#_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE" title='canonicalizePHIOperands' data-use='c' data-ref="_ZL23canonicalizePHIOperandsRN4llvm15MachineFunctionE">canonicalizePHIOperands</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Track the updated values in an SSA updater to rewrite into SSA form at the</i></td></tr>
<tr><th id="502">502</th><td><i>  // end.</i></td></tr>
<tr><th id="503">503</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater10InitializeEj" title='llvm::MachineSSAUpdater::Initialize' data-ref="_ZN4llvm17MachineSSAUpdater10InitializeEj">Initialize</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</a>);</td></tr>
<tr><th id="504">504</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col3 ref" href="#73Entry" title='Entry' data-ref="73Entry">Entry</a>, <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</a>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <i>// Trace through the CFG.</i></td></tr>
<tr><th id="507">507</th><td>  <em>auto</em> <dfn class="local col1 decl" id="81CMovs" title='CMovs' data-type='llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="81CMovs">CMovs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCFG' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">tracePredStateThroughCFG</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>, <a class="tu ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#76Infos" title='Infos' data-ref="76Infos">Infos</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// We may also enter basic blocks in this function via exception handling</i></td></tr>
<tr><th id="510">510</th><td><i>  // control flow. Here, if we are hardening interprocedurally, we need to</i></td></tr>
<tr><th id="511">511</th><td><i>  // re-capture the predicate state from the throwing code. In the Itanium ABI,</i></td></tr>
<tr><th id="512">512</th><td><i>  // the throw will always look like a call to __cxa_throw and will have the</i></td></tr>
<tr><th id="513">513</th><td><i>  // predicate state in the stack pointer, so extract fresh predicate state from</i></td></tr>
<tr><th id="514">514</th><td><i>  // the stack pointer and make it available in SSA.</i></td></tr>
<tr><th id="515">515</th><td><i>  // FIXME: Handle non-itanium ABI EH models.</i></td></tr>
<tr><th id="516">516</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenInterprocedurally" title='HardenInterprocedurally' data-use='m' data-ref="HardenInterprocedurally">HardenInterprocedurally</a>) {</td></tr>
<tr><th id="517">517</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="82MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="82MBB">MBB</dfn> : <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>) {</td></tr>
<tr><th id="518">518</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MBB.isEHScopeEntry() &amp;&amp; &quot;Only Itanium ABI EH supported!&quot;) ? void (0) : __assert_fail (&quot;!MBB.isEHScopeEntry() &amp;&amp; \&quot;Only Itanium ABI EH supported!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 518, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock14isEHScopeEntryEv" title='llvm::MachineBasicBlock::isEHScopeEntry' data-ref="_ZNK4llvm17MachineBasicBlock14isEHScopeEntryEv">isEHScopeEntry</a>() &amp;&amp; <q>"Only Itanium ABI EH supported!"</q>);</td></tr>
<tr><th id="519">519</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MBB.isEHFuncletEntry() &amp;&amp; &quot;Only Itanium ABI EH supported!&quot;) ? void (0) : __assert_fail (&quot;!MBB.isEHFuncletEntry() &amp;&amp; \&quot;Only Itanium ABI EH supported!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 519, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock16isEHFuncletEntryEv" title='llvm::MachineBasicBlock::isEHFuncletEntry' data-ref="_ZNK4llvm17MachineBasicBlock16isEHFuncletEntryEv">isEHFuncletEntry</a>() &amp;&amp; <q>"Only Itanium ABI EH supported!"</q>);</td></tr>
<tr><th id="520">520</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MBB.isCleanupFuncletEntry() &amp;&amp; &quot;Only Itanium ABI EH supported!&quot;) ? void (0) : __assert_fail (&quot;!MBB.isCleanupFuncletEntry() &amp;&amp; \&quot;Only Itanium ABI EH supported!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 520, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock21isCleanupFuncletEntryEv" title='llvm::MachineBasicBlock::isCleanupFuncletEntry' data-ref="_ZNK4llvm17MachineBasicBlock21isCleanupFuncletEntryEv">isCleanupFuncletEntry</a>() &amp;&amp; <q>"Only Itanium ABI EH supported!"</q>);</td></tr>
<tr><th id="521">521</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="522">522</th><td>        <b>continue</b>;</td></tr>
<tr><th id="523">523</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(</td></tr>
<tr><th id="524">524</th><td>          &amp;<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>,</td></tr>
<tr><th id="525">525</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091">extractPredStateFromSP</a>(<span class='refarg'><a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a></span>, <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SkipPHIsAndLabelsENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::SkipPHIsAndLabels' data-ref="_ZN4llvm17MachineBasicBlock17SkipPHIsAndLabelsENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">SkipPHIsAndLabels</a>(<a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()), <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#72Loc" title='Loc' data-ref="72Loc">Loc</a>));</td></tr>
<tr><th id="526">526</th><td>    }</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenIndirectCallsAndJumps" title='HardenIndirectCallsAndJumps' data-use='m' data-ref="HardenIndirectCallsAndJumps">HardenIndirectCallsAndJumps</a>) {</td></tr>
<tr><th id="530">530</th><td>    <i>// If we are going to harden calls and jumps we need to unfold their memory</i></td></tr>
<tr><th id="531">531</th><td><i>    // operands.</i></td></tr>
<tr><th id="532">532</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::unfoldCallAndJumpLoads' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE">unfoldCallAndJumpLoads</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>    <i>// Then we trace predicate state through the indirect branches.</i></td></tr>
<tr><th id="535">535</th><td>    <em>auto</em> <dfn class="local col3 decl" id="83IndirectBrCMovs" title='IndirectBrCMovs' data-type='llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="83IndirectBrCMovs">IndirectBrCMovs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughIndirectBranches' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">tracePredStateThroughIndirectBranches</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="536">536</th><td>    <a class="local col1 ref" href="#81CMovs" title='CMovs' data-ref="81CMovs">CMovs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col3 ref" href="#83IndirectBrCMovs" title='IndirectBrCMovs' data-ref="83IndirectBrCMovs">IndirectBrCMovs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col3 ref" href="#83IndirectBrCMovs" title='IndirectBrCMovs' data-ref="83IndirectBrCMovs">IndirectBrCMovs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="537">537</th><td>  }</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <i>// Now that we have the predicate state available at the start of each block</i></td></tr>
<tr><th id="540">540</th><td><i>  // in the CFG, trace it through each block, hardening vulnerable instructions</i></td></tr>
<tr><th id="541">541</th><td><i>  // as we go.</i></td></tr>
<tr><th id="542">542</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughBlocksAndHarden' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">tracePredStateThroughBlocksAndHarden</a>(<span class='refarg'><a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a></span>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i>// Now rewrite all the uses of the pred state using the SSA updater to insert</i></td></tr>
<tr><th id="545">545</th><td><i>  // PHIs connecting the state between blocks along the CFG edges.</i></td></tr>
<tr><th id="546">546</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84CMovI" title='CMovI' data-type='llvm::MachineInstr *' data-ref="84CMovI">CMovI</dfn> : <a class="local col1 ref" href="#81CMovs" title='CMovs' data-ref="81CMovs">CMovs</a>)</td></tr>
<tr><th id="547">547</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="85Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="85Op">Op</dfn> : <a class="local col4 ref" href="#84CMovI" title='CMovI' data-ref="84CMovI">CMovI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="548">548</th><td>      <b>if</b> (!<a class="local col5 ref" href="#85Op" title='Op' data-ref="85Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#85Op" title='Op' data-ref="85Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</a>)</td></tr>
<tr><th id="549">549</th><td>        <b>continue</b>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater10RewriteUseERNS_14MachineOperandE" title='llvm::MachineSSAUpdater::RewriteUse' data-ref="_ZN4llvm17MachineSSAUpdater10RewriteUseERNS_14MachineOperandE">RewriteUse</a>(<span class='refarg'><a class="local col5 ref" href="#85Op" title='Op' data-ref="85Op">Op</a></span>);</td></tr>
<tr><th id="552">552</th><td>    }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;Final speculative load hardened function:\n&quot;; MF.dump(); dbgs() &lt;&lt; &quot;\n&quot;; MF.verify(this); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Final speculative load hardened function:\n"</q>; <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction4dumpEv" title='llvm::MachineFunction::dump' data-ref="_ZNK4llvm15MachineFunction4dumpEv">dump</a>();</td></tr>
<tr><th id="555">555</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>; <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>));</td></tr>
<tr><th id="556">556</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="557">557</th><td>}</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">/// Implements the naive hardening approach of putting an LFENCE after every</i></td></tr>
<tr><th id="560">560</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">/// potentially mis-predicted control flow construct.</i></td></tr>
<tr><th id="561">561</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="562">562</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">/// We include this as an alternative mostly for the purpose of comparison. The</i></td></tr>
<tr><th id="563">563</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">/// performance impact of this is expected to be extremely severe and not</i></td></tr>
<tr><th id="564">564</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">/// practical for any real-world users.</i></td></tr>
<tr><th id="565">565</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenEdgesWithLFENCE' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenEdgesWithLFENCE(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenEdgesWithLFENCEERN4llvm15MachineFunctionE">hardenEdgesWithLFENCE</dfn>(</td></tr>
<tr><th id="566">566</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="86MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="86MF">MF</dfn>) {</td></tr>
<tr><th id="567">567</th><td>  <i>// First, we scan the function looking for blocks that are reached along edges</i></td></tr>
<tr><th id="568">568</th><td><i>  // that we might want to harden.</i></td></tr>
<tr><th id="569">569</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col7 decl" id="87Blocks" title='Blocks' data-type='SmallSetVector&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="87Blocks">Blocks</dfn>;</td></tr>
<tr><th id="570">570</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB">MBB</dfn> : <a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF">MF</a>) {</td></tr>
<tr><th id="571">571</th><td>    <i>// If there are no or only one successor, nothing to do here.</i></td></tr>
<tr><th id="572">572</th><td>    <b>if</b> (<a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &lt;= <var>1</var>)</td></tr>
<tr><th id="573">573</th><td>      <b>continue</b>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <i>// Skip blocks unless their terminators start with a branch. Other</i></td></tr>
<tr><th id="576">576</th><td><i>    // terminators don't seem interesting for guarding against misspeculation.</i></td></tr>
<tr><th id="577">577</th><td>    <em>auto</em> <dfn class="local col9 decl" id="89TermIt" title='TermIt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="89TermIt">TermIt</dfn> = <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (<a class="local col9 ref" href="#89TermIt" title='TermIt' data-ref="89TermIt">TermIt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="local col9 ref" href="#89TermIt" title='TermIt' data-ref="89TermIt">TermIt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="579">579</th><td>      <b>continue</b>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>    <i>// Add all the non-EH-pad succossors to the blocks we want to harden. We</i></td></tr>
<tr><th id="582">582</th><td><i>    // skip EH pads because there isn't really a condition of interest on</i></td></tr>
<tr><th id="583">583</th><td><i>    // entering.</i></td></tr>
<tr><th id="584">584</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="90SuccMBB" title='SuccMBB' data-type='llvm::MachineBasicBlock *' data-ref="90SuccMBB">SuccMBB</dfn> : <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="585">585</th><td>      <b>if</b> (!<a class="local col0 ref" href="#90SuccMBB" title='SuccMBB' data-ref="90SuccMBB">SuccMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="586">586</th><td>        <a class="local col7 ref" href="#87Blocks" title='Blocks' data-ref="87Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col0 ref" href="#90SuccMBB" title='SuccMBB' data-ref="90SuccMBB">SuccMBB</a>);</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="91MBB">MBB</dfn> : <a class="local col7 ref" href="#87Blocks" title='Blocks' data-ref="87Blocks">Blocks</a>) {</td></tr>
<tr><th id="590">590</th><td>    <em>auto</em> <dfn class="local col2 decl" id="92InsertPt" title='InsertPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="92InsertPt">InsertPt</dfn> = <a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SkipPHIsAndLabelsENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::SkipPHIsAndLabels' data-ref="_ZN4llvm17MachineBasicBlock17SkipPHIsAndLabelsENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">SkipPHIsAndLabels</a>(<a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="591">591</th><td>    BuildMI(*MBB, InsertPt, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LFENCE&apos; in namespace &apos;llvm::X86&apos;">LFENCE</span>));</td></tr>
<tr><th id="592">592</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="593">593</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#75" title='NumLFENCEsInserted' data-ref="NumLFENCEsInserted">NumLFENCEsInserted</a>;</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td>}</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a>, <var>16</var>&gt;</td></tr>
<tr><th id="598">598</th><td><a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20collectBlockCondInfoERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::collectBlockCondInfo' data-type='SmallVector&lt;X86SpeculativeLoadHardeningPass::BlockCondInfo, 16&gt; (anonymous namespace)::X86SpeculativeLoadHardeningPass::collectBlockCondInfo(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20collectBlockCondInfoERN4llvm15MachineFunctionE">collectBlockCondInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="93MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="93MF">MF</dfn>) {</td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a>, <var>16</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="94Infos" title='Infos' data-type='SmallVector&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo, 16&gt;' data-ref="94Infos">Infos</dfn>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <i>// Walk the function and build up a summary for each block's conditions that</i></td></tr>
<tr><th id="602">602</th><td><i>  // we need to trace through.</i></td></tr>
<tr><th id="603">603</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="95MBB">MBB</dfn> : <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>) {</td></tr>
<tr><th id="604">604</th><td>    <i>// If there are no or only one successor, nothing to do here.</i></td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (<a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &lt;= <var>1</var>)</td></tr>
<tr><th id="606">606</th><td>      <b>continue</b>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>    <i>// We want to reliably handle any conditional branch terminators in the</i></td></tr>
<tr><th id="609">609</th><td><i>    // MBB, so we manually analyze the branch. We can handle all of the</i></td></tr>
<tr><th id="610">610</th><td><i>    // permutations here, including ones that analyze branch cannot.</i></td></tr>
<tr><th id="611">611</th><td><i>    //</i></td></tr>
<tr><th id="612">612</th><td><i>    // The approach is to walk backwards across the terminators, resetting at</i></td></tr>
<tr><th id="613">613</th><td><i>    // any unconditional non-indirect branch, and track all conditional edges</i></td></tr>
<tr><th id="614">614</th><td><i>    // to basic blocks as well as the fallthrough or unconditional successor</i></td></tr>
<tr><th id="615">615</th><td><i>    // edge. For each conditional edge, we track the target and the opposite</i></td></tr>
<tr><th id="616">616</th><td><i>    // condition code in order to inject a "no-op" cmov into that successor</i></td></tr>
<tr><th id="617">617</th><td><i>    // that will harden the predicate. For the fallthrough/unconditional</i></td></tr>
<tr><th id="618">618</th><td><i>    // edge, we inject a separate cmov for each conditional branch with</i></td></tr>
<tr><th id="619">619</th><td><i>    // matching condition codes. This effectively implements an "and" of the</i></td></tr>
<tr><th id="620">620</th><td><i>    // condition flags, even if there isn't a single condition flag that would</i></td></tr>
<tr><th id="621">621</th><td><i>    // directly implement that. We don't bother trying to optimize either of</i></td></tr>
<tr><th id="622">622</th><td><i>    // these cases because if such an optimization is possible, LLVM should</i></td></tr>
<tr><th id="623">623</th><td><i>    // have optimized the conditional *branches* in that way already to reduce</i></td></tr>
<tr><th id="624">624</th><td><i>    // instruction count. This late, we simply assume the minimal number of</i></td></tr>
<tr><th id="625">625</th><td><i>    // branch instructions is being emitted and use that to guide our cmov</i></td></tr>
<tr><th id="626">626</th><td><i>    // insertion.</i></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a> <dfn class="local col6 decl" id="96Info" title='Info' data-type='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="96Info">Info</dfn> = {&amp;<a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>, <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev">{</a>}, <b>nullptr</b>};</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>    <i>// Now walk backwards through the terminators and build up successors they</i></td></tr>
<tr><th id="631">631</th><td><i>    // reach and the conditions.</i></td></tr>
<tr><th id="632">632</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn> : <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class='refarg'><a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a></span>)) {</td></tr>
<tr><th id="633">633</th><td>      <i>// Once we've handled all the terminators, we're done.</i></td></tr>
<tr><th id="634">634</th><td>      <b>if</b> (!<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="635">635</th><td>        <b>break</b>;</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>      <i>// If we see a non-branch terminator, we can't handle anything so bail.</i></td></tr>
<tr><th id="638">638</th><td>      <b>if</b> (!<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) {</td></tr>
<tr><th id="639">639</th><td>        <a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="640">640</th><td>        <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>      }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>      <i>// If we see an unconditional branch, reset our state, clear any</i></td></tr>
<tr><th id="644">644</th><td><i>      // fallthrough, and set this is the "else" successor.</i></td></tr>
<tr><th id="645">645</th><td>      <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;JMP_1&apos; in namespace &apos;llvm::X86&apos;">JMP_1</span>) {</td></tr>
<tr><th id="646">646</th><td>        <a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="647">647</th><td>        <a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr">UncondBr</a> = &amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>;</td></tr>
<tr><th id="648">648</th><td>        <b>continue</b>;</td></tr>
<tr><th id="649">649</th><td>      }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>      <i>// If we get an invalid condition, we have an indirect branch or some</i></td></tr>
<tr><th id="652">652</th><td><i>      // other unanalyzable "fallthrough" case. We model this as a nullptr for</i></td></tr>
<tr><th id="653">653</th><td><i>      // the destination so we can still guard any conditional successors.</i></td></tr>
<tr><th id="654">654</th><td><i>      // Consider code sequences like:</i></td></tr>
<tr><th id="655">655</th><td><i>      // ```</i></td></tr>
<tr><th id="656">656</th><td><i>      //   jCC L1</i></td></tr>
<tr><th id="657">657</th><td><i>      //   jmpq *%rax</i></td></tr>
<tr><th id="658">658</th><td><i>      // ```</i></td></tr>
<tr><th id="659">659</th><td><i>      // We still want to harden the edge to `L1`.</i></td></tr>
<tr><th id="660">660</th><td>      <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>) == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a>) {</td></tr>
<tr><th id="661">661</th><td>        <a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="662">662</th><td>        <a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr' data-use='w' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr">UncondBr</a> = &amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>;</td></tr>
<tr><th id="663">663</th><td>        <b>continue</b>;</td></tr>
<tr><th id="664">664</th><td>      }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>      <i>// We have a vanilla conditional branch, add it to our list.</i></td></tr>
<tr><th id="667">667</th><td>      <a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="668">668</th><td>    }</td></tr>
<tr><th id="669">669</th><td>    <b>if</b> (<a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="670">670</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#67" title='NumBranchesUntraced' data-ref="NumBranchesUntraced">NumBranchesUntraced</a>;</td></tr>
<tr><th id="671">671</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;WARNING: unable to secure successors of block:\n&quot;; MBB.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"WARNING: unable to secure successors of block:\n"</q>;</td></tr>
<tr><th id="672">672</th><td>                 <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>());</td></tr>
<tr><th id="673">673</th><td>      <b>continue</b>;</td></tr>
<tr><th id="674">674</th><td>    }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>    <a class="local col4 ref" href="#94Infos" title='Infos' data-ref="94Infos">Infos</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#96Info" title='Info' data-ref="96Info">Info</a>);</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <b>return</b> <a class="local col4 ref" href="#94Infos" title='Infos' data-ref="94Infos">Infos</a>;</td></tr>
<tr><th id="680">680</th><td>}</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">/// Trace the predicate state through the CFG, instrumenting each conditional</i></td></tr>
<tr><th id="683">683</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">/// branch such that misspeculation through an edge will poison the predicate</i></td></tr>
<tr><th id="684">684</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">/// state.</i></td></tr>
<tr><th id="685">685</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">///</i></td></tr>
<tr><th id="686">686</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">/// Returns the list of inserted CMov instructions so that they can have their</i></td></tr>
<tr><th id="687">687</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">/// uses of the predicate state rewritten into proper SSA form once it is</i></td></tr>
<tr><th id="688">688</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">/// complete.</i></td></tr>
<tr><th id="689">689</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt;</td></tr>
<tr><th id="690">690</th><td><a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCFG' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt; (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCFG(llvm::MachineFunction &amp; MF, ArrayRef&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo&gt; Infos)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE">tracePredStateThroughCFG</dfn>(</td></tr>
<tr><th id="691">691</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="98MF">MF</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a>&gt; <dfn class="local col9 decl" id="99Infos" title='Infos' data-type='ArrayRef&lt;(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo&gt;' data-ref="99Infos">Infos</dfn>) {</td></tr>
<tr><th id="692">692</th><td>  <i>// Collect the inserted cmov instructions so we can rewrite their uses of the</i></td></tr>
<tr><th id="693">693</th><td><i>  // predicate state into SSA form.</i></td></tr>
<tr><th id="694">694</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="100CMovs" title='CMovs' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="100CMovs">CMovs</dfn>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <i>// Now walk all of the basic blocks looking for ones that end in conditional</i></td></tr>
<tr><th id="697">697</th><td><i>  // jumps where we need to update this register along each edge.</i></td></tr>
<tr><th id="698">698</th><td>  <b>for</b> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo">BlockCondInfo</a> &amp;<dfn class="local col1 decl" id="101Info" title='Info' data-type='const (anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo &amp;' data-ref="101Info">Info</dfn> : <a class="local col9 ref" href="#99Infos" title='Infos' data-ref="99Infos">Infos</a>) {</td></tr>
<tr><th id="699">699</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="102MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="102MBB">MBB</dfn> = *<a class="local col1 ref" href="#101Info" title='Info' data-ref="101Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::MBB" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::MBB">MBB</a>;</td></tr>
<tr><th id="700">700</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="103CondBrs" title='CondBrs' data-type='const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="103CondBrs">CondBrs</dfn> = <a class="local col1 ref" href="#101Info" title='Info' data-ref="101Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::CondBrs">CondBrs</a>;</td></tr>
<tr><th id="701">701</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104UncondBr" title='UncondBr' data-type='llvm::MachineInstr *' data-ref="104UncondBr">UncondBr</dfn> = <a class="local col1 ref" href="#101Info" title='Info' data-ref="101Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::BlockCondInfo::UncondBr">UncondBr</a>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;Tracing predicate through block: &quot; &lt;&lt; MBB.getName() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Tracing predicate through block: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>()</td></tr>
<tr><th id="704">704</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="705">705</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#66" title='NumCondBranchesTraced' data-ref="NumCondBranchesTraced">NumCondBranchesTraced</a>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>    <i>// Compute the non-conditional successor as either the target of any</i></td></tr>
<tr><th id="708">708</th><td><i>    // unconditional branch or the layout successor.</i></td></tr>
<tr><th id="709">709</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="105UncondSucc" title='UncondSucc' data-type='llvm::MachineBasicBlock *' data-ref="105UncondSucc">UncondSucc</dfn> =</td></tr>
<tr><th id="710">710</th><td>        UncondBr ? (UncondBr-&gt;getOpcode() == X86::<span class='error' title="no member named &apos;JMP_1&apos; in namespace &apos;llvm::X86&apos;">JMP_1</span></td></tr>
<tr><th id="711">711</th><td>                        ? UncondBr-&gt;getOperand(<var>0</var>).getMBB()</td></tr>
<tr><th id="712">712</th><td>                        : <b>nullptr</b>)</td></tr>
<tr><th id="713">713</th><td>                 : &amp;*std::next(MachineFunction::iterator(&amp;MBB));</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>    <i>// Count how many edges there are to any given successor.</i></td></tr>
<tr><th id="716">716</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <em>int</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col6 decl" id="106SuccCounts" title='SuccCounts' data-type='SmallDenseMap&lt;llvm::MachineBasicBlock *, int&gt;' data-ref="106SuccCounts">SuccCounts</dfn>;</td></tr>
<tr><th id="717">717</th><td>    <b>if</b> (UncondSucc)</td></tr>
<tr><th id="718">718</th><td>      ++SuccCounts[UncondSucc];</td></tr>
<tr><th id="719">719</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col7 decl" id="107CondBr" title='CondBr' data-type='llvm::MachineInstr *' data-ref="107CondBr">CondBr</dfn> : <a class="local col3 ref" href="#103CondBrs" title='CondBrs' data-ref="103CondBrs">CondBrs</a>)</td></tr>
<tr><th id="720">720</th><td>      ++<a class="local col6 ref" href="#106SuccCounts" title='SuccCounts' data-ref="106SuccCounts">SuccCounts</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#107CondBr" title='CondBr' data-ref="107CondBr">CondBr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()]</a>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>    <i>// A lambda to insert cmov instructions into a block checking all of the</i></td></tr>
<tr><th id="723">723</th><td><i>    // condition codes in a sequence.</i></td></tr>
<tr><th id="724">724</th><td>    <em>auto</em> <dfn class="local col8 decl" id="108BuildCheckingBlockForSuccAndConds" title='BuildCheckingBlockForSuccAndConds' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp:725:9)' data-ref="108BuildCheckingBlockForSuccAndConds">BuildCheckingBlockForSuccAndConds</dfn> =</td></tr>
<tr><th id="725">725</th><td>        [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="109MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="109MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="110Succ" title='Succ' data-type='llvm::MachineBasicBlock &amp;' data-ref="110Succ">Succ</dfn>, <em>int</em> <dfn class="local col1 decl" id="111SuccCount" title='SuccCount' data-type='int' data-ref="111SuccCount">SuccCount</dfn>,</td></tr>
<tr><th id="726">726</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="112Br" title='Br' data-type='llvm::MachineInstr *' data-ref="112Br">Br</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col3 decl" id="113UncondBr" title='UncondBr' data-type='llvm::MachineInstr *&amp;' data-ref="113UncondBr">UncondBr</dfn>,</td></tr>
<tr><th id="727">727</th><td>            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a>&gt; <dfn class="local col4 decl" id="114Conds" title='Conds' data-type='ArrayRef&lt;X86::CondCode&gt;' data-ref="114Conds">Conds</dfn>) {</td></tr>
<tr><th id="728">728</th><td>          <i>// First, we split the edge to insert the checking block into a safe</i></td></tr>
<tr><th id="729">729</th><td><i>          // location.</i></td></tr>
<tr><th id="730">730</th><td>          <em>auto</em> &amp;<dfn class="local col5 decl" id="115CheckingMBB" title='CheckingMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="115CheckingMBB">CheckingMBB</dfn> =</td></tr>
<tr><th id="731">731</th><td>              (<a class="local col1 ref" href="#111SuccCount" title='SuccCount' data-ref="111SuccCount">SuccCount</a> == <var>1</var> &amp;&amp; <a class="local col0 ref" href="#110Succ" title='Succ' data-ref="110Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>)</td></tr>
<tr><th id="732">732</th><td>                  ? <a class="local col0 ref" href="#110Succ" title='Succ' data-ref="110Succ">Succ</a></td></tr>
<tr><th id="733">733</th><td>                  : <a class="tu ref" href="#_ZL9splitEdgeRN4llvm17MachineBasicBlockES1_iPNS_12MachineInstrERS3_RKNS_12X86InstrInfoE" title='splitEdge' data-use='c' data-ref="_ZL9splitEdgeRN4llvm17MachineBasicBlockES1_iPNS_12MachineInstrERS3_RKNS_12X86InstrInfoE">splitEdge</a>(<span class='refarg'><a class="local col9 ref" href="#109MBB" title='MBB' data-ref="109MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#110Succ" title='Succ' data-ref="110Succ">Succ</a></span>, <a class="local col1 ref" href="#111SuccCount" title='SuccCount' data-ref="111SuccCount">SuccCount</a>, <a class="local col2 ref" href="#112Br" title='Br' data-ref="112Br">Br</a>, <span class='refarg'><a class="local col3 ref" href="#113UncondBr" title='UncondBr' data-ref="113UncondBr">UncondBr</a></span>, *<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TII" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TII' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TII">TII</a>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>          <em>bool</em> <dfn class="local col6 decl" id="116LiveEFLAGS" title='LiveEFLAGS' data-type='bool' data-ref="116LiveEFLAGS">LiveEFLAGS</dfn> = Succ.isLiveIn(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="736">736</th><td>          <b>if</b> (!LiveEFLAGS)</td></tr>
<tr><th id="737">737</th><td>            CheckingMBB.addLiveIn(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>          <i>// Now insert the cmovs to implement the checks.</i></td></tr>
<tr><th id="740">740</th><td>          <em>auto</em> <dfn class="local col7 decl" id="117InsertPt" title='InsertPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="117InsertPt">InsertPt</dfn> = <a class="local col5 ref" href="#115CheckingMBB" title='CheckingMBB' data-ref="115CheckingMBB">CheckingMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="741">741</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((InsertPt == CheckingMBB.end() || !InsertPt-&gt;isPHI()) &amp;&amp; &quot;Should never have a PHI in the initial checking block as it &quot; &quot;always has a single predecessor!&quot;) ? void (0) : __assert_fail (&quot;(InsertPt == CheckingMBB.end() || !InsertPt-&gt;isPHI()) &amp;&amp; \&quot;Should never have a PHI in the initial checking block as it \&quot; \&quot;always has a single predecessor!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 743, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#117InsertPt" title='InsertPt' data-ref="117InsertPt">InsertPt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#115CheckingMBB" title='CheckingMBB' data-ref="115CheckingMBB">CheckingMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="local col7 ref" href="#117InsertPt" title='InsertPt' data-ref="117InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) &amp;&amp;</td></tr>
<tr><th id="742">742</th><td>                 <q>"Should never have a PHI in the initial checking block as it "</q></td></tr>
<tr><th id="743">743</th><td>                 <q>"always has a single predecessor!"</q>);</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>          <i>// We will wire each cmov to each other, but need to start with the</i></td></tr>
<tr><th id="746">746</th><td><i>          // incoming pred state.</i></td></tr>
<tr><th id="747">747</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="118CurStateReg" title='CurStateReg' data-type='unsigned int' data-ref="118CurStateReg">CurStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::InitialReg">InitialReg</a>;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>          <b>for</b> (<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col9 decl" id="119Cond" title='Cond' data-type='X86::CondCode' data-ref="119Cond">Cond</dfn> : <a class="local col4 ref" href="#114Conds" title='Conds' data-ref="114Conds">Conds</a>) {</td></tr>
<tr><th id="750">750</th><td>            <em>int</em> <dfn class="local col0 decl" id="120PredStateSizeInBytes" title='PredStateSizeInBytes' data-type='int' data-ref="120PredStateSizeInBytes">PredStateSizeInBytes</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="751">751</th><td>            <em>auto</em> <dfn class="local col1 decl" id="121CMovOp" title='CMovOp' data-type='unsigned int' data-ref="121CMovOp">CMovOp</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</a>(<a class="local col0 ref" href="#120PredStateSizeInBytes" title='PredStateSizeInBytes' data-ref="120PredStateSizeInBytes">PredStateSizeInBytes</a>);</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>            <em>unsigned</em> <dfn class="local col2 decl" id="122UpdatedStateReg" title='UpdatedStateReg' data-type='unsigned int' data-ref="122UpdatedStateReg">UpdatedStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="754">754</th><td>            <i>// Note that we intentionally use an empty debug location so that</i></td></tr>
<tr><th id="755">755</th><td><i>            // this picks up the preceding location.</i></td></tr>
<tr><th id="756">756</th><td>            <em>auto</em> <dfn class="local col3 decl" id="123CMovI" title='CMovI' data-type='auto' data-ref="123CMovI">CMovI</dfn> = BuildMI(CheckingMBB, InsertPt, DebugLoc(),</td></tr>
<tr><th id="757">757</th><td>                                 TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(CMovOp), UpdatedStateReg)</td></tr>
<tr><th id="758">758</th><td>                             .addReg(CurStateReg)</td></tr>
<tr><th id="759">759</th><td>                             .addReg(PS-&gt;PoisonReg)</td></tr>
<tr><th id="760">760</th><td>                             .addImm(Cond);</td></tr>
<tr><th id="761">761</th><td>            <i>// If this is the last cmov and the EFLAGS weren't originally</i></td></tr>
<tr><th id="762">762</th><td><i>            // live-in, mark them as killed.</i></td></tr>
<tr><th id="763">763</th><td>            <b>if</b> (!LiveEFLAGS &amp;&amp; Cond == Conds.back())</td></tr>
<tr><th id="764">764</th><td>              CMovI-&gt;findRegisterUseOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)-&gt;setIsKill(<b>true</b>);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>            <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="767">767</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting cmov: &quot;; CMovI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting cmov: "</q>; CMovI-&gt;dump();</td></tr>
<tr><th id="768">768</th><td>                       <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>            <i>// The first one of the cmovs will be using the top level</i></td></tr>
<tr><th id="771">771</th><td><i>            // `PredStateReg` and need to get rewritten into SSA form.</i></td></tr>
<tr><th id="772">772</th><td>            <b>if</b> (CurStateReg == PS-&gt;InitialReg)</td></tr>
<tr><th id="773">773</th><td>              CMovs.push_back(&amp;*CMovI);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>            <i>// The next cmov should start from this one's def.</i></td></tr>
<tr><th id="776">776</th><td>            <a class="local col8 ref" href="#118CurStateReg" title='CurStateReg' data-ref="118CurStateReg">CurStateReg</a> = <a class="local col2 ref" href="#122UpdatedStateReg" title='UpdatedStateReg' data-ref="122UpdatedStateReg">UpdatedStateReg</a>;</td></tr>
<tr><th id="777">777</th><td>          }</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>          <i>// And put the last one into the available values for SSA form of our</i></td></tr>
<tr><th id="780">780</th><td><i>          // predicate state.</i></td></tr>
<tr><th id="781">781</th><td>          <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col5 ref" href="#115CheckingMBB" title='CheckingMBB' data-ref="115CheckingMBB">CheckingMBB</a>, <a class="local col8 ref" href="#118CurStateReg" title='CurStateReg' data-ref="118CurStateReg">CurStateReg</a>);</td></tr>
<tr><th id="782">782</th><td>        };</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="124UncondCodeSeq" title='UncondCodeSeq' data-type='std::vector&lt;X86::CondCode&gt;' data-ref="124UncondCodeSeq">UncondCodeSeq</dfn>;</td></tr>
<tr><th id="785">785</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col5 decl" id="125CondBr" title='CondBr' data-type='llvm::MachineInstr *' data-ref="125CondBr">CondBr</dfn> : <a class="local col3 ref" href="#103CondBrs" title='CondBrs' data-ref="103CondBrs">CondBrs</a>) {</td></tr>
<tr><th id="786">786</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="126Succ" title='Succ' data-type='llvm::MachineBasicBlock &amp;' data-ref="126Succ">Succ</dfn> = *<a class="local col5 ref" href="#125CondBr" title='CondBr' data-ref="125CondBr">CondBr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="787">787</th><td>      <em>int</em> &amp;<dfn class="local col7 decl" id="127SuccCount" title='SuccCount' data-type='int &amp;' data-ref="127SuccCount">SuccCount</dfn> = <a class="local col6 ref" href="#106SuccCounts" title='SuccCounts' data-ref="106SuccCounts">SuccCounts</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>]</a>;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>      <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col8 decl" id="128Cond" title='Cond' data-type='X86::CondCode' data-ref="128Cond">Cond</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(*<a class="local col5 ref" href="#125CondBr" title='CondBr' data-ref="125CondBr">CondBr</a>);</td></tr>
<tr><th id="790">790</th><td>      <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col9 decl" id="129InvCond" title='InvCond' data-type='X86::CondCode' data-ref="129InvCond">InvCond</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</a>(<a class="local col8 ref" href="#128Cond" title='Cond' data-ref="128Cond">Cond</a>);</td></tr>
<tr><th id="791">791</th><td>      <a class="local col4 ref" href="#124UncondCodeSeq" title='UncondCodeSeq' data-ref="124UncondCodeSeq">UncondCodeSeq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#128Cond" title='Cond' data-ref="128Cond">Cond</a>);</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>      <a class="local col8 ref" href="#108BuildCheckingBlockForSuccAndConds" title='BuildCheckingBlockForSuccAndConds' data-ref="108BuildCheckingBlockForSuccAndConds">BuildCheckingBlockForSuccAndConds</a>(<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB">MBB</a>, <a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>, <a class="local col7 ref" href="#127SuccCount" title='SuccCount' data-ref="127SuccCount">SuccCount</a>, <a class="local col5 ref" href="#125CondBr" title='CondBr' data-ref="125CondBr">CondBr</a>, <a class="local col4 ref" href="#104UncondBr" title='UncondBr' data-ref="104UncondBr">UncondBr</a>,</td></tr>
<tr><th id="794">794</th><td>                                        <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#129InvCond" title='InvCond' data-ref="129InvCond">InvCond</a>});</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>      <i>// Decrement the successor count now that we've split one of the edges.</i></td></tr>
<tr><th id="797">797</th><td><i>      // We need to keep the count of edges to the successor accurate in order</i></td></tr>
<tr><th id="798">798</th><td><i>      // to know above when to *replace* the successor in the CFG vs. just</i></td></tr>
<tr><th id="799">799</th><td><i>      // adding the new successor.</i></td></tr>
<tr><th id="800">800</th><td>      --<a class="local col7 ref" href="#127SuccCount" title='SuccCount' data-ref="127SuccCount">SuccCount</a>;</td></tr>
<tr><th id="801">801</th><td>    }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <i>// Since we may have split edges and changed the number of successors,</i></td></tr>
<tr><th id="804">804</th><td><i>    // normalize the probabilities. This avoids doing it each time we split an</i></td></tr>
<tr><th id="805">805</th><td><i>    // edge.</i></td></tr>
<tr><th id="806">806</th><td>    <a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>    <i>// Finally, we need to insert cmovs into the "fallthrough" edge. Here, we</i></td></tr>
<tr><th id="809">809</th><td><i>    // need to intersect the other condition codes. We can do this by just</i></td></tr>
<tr><th id="810">810</th><td><i>    // doing a cmov for each one.</i></td></tr>
<tr><th id="811">811</th><td>    <b>if</b> (!UncondSucc)</td></tr>
<tr><th id="812">812</th><td>      <i>// If we have no fallthrough to protect (perhaps it is an indirect jump?)</i></td></tr>
<tr><th id="813">813</th><td><i>      // just skip this and continue.</i></td></tr>
<tr><th id="814">814</th><td>      <b>continue</b>;</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuccCounts[UncondSucc] == 1 &amp;&amp; &quot;We should never have more than one edge to the unconditional &quot; &quot;successor at this point because every other edge must have been &quot; &quot;split above!&quot;) ? void (0) : __assert_fail (&quot;SuccCounts[UncondSucc] == 1 &amp;&amp; \&quot;We should never have more than one edge to the unconditional \&quot; \&quot;successor at this point because every other edge must have been \&quot; \&quot;split above!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 819, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SuccCounts[UncondSucc] == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="817">817</th><td>           <q>"We should never have more than one edge to the unconditional "</q></td></tr>
<tr><th id="818">818</th><td>           <q>"successor at this point because every other edge must have been "</q></td></tr>
<tr><th id="819">819</th><td>           <q>"split above!"</q>);</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>    <i>// Sort and unique the codes to minimize them.</i></td></tr>
<tr><th id="822">822</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col4 ref" href="#124UncondCodeSeq" title='UncondCodeSeq' data-ref="124UncondCodeSeq">UncondCodeSeq</a></span>);</td></tr>
<tr><th id="823">823</th><td>    <a class="local col4 ref" href="#124UncondCodeSeq" title='UncondCodeSeq' data-ref="124UncondCodeSeq">UncondCodeSeq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6uniqueT_S_" title='std::unique' data-ref="_ZSt6uniqueT_S_">unique</a>(<a class="local col4 ref" href="#124UncondCodeSeq" title='UncondCodeSeq' data-ref="124UncondCodeSeq">UncondCodeSeq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col4 ref" href="#124UncondCodeSeq" title='UncondCodeSeq' data-ref="124UncondCodeSeq">UncondCodeSeq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()),</td></tr>
<tr><th id="824">824</th><td>                        <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col4 ref" href="#124UncondCodeSeq" title='UncondCodeSeq' data-ref="124UncondCodeSeq">UncondCodeSeq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>    <i>// Build a checking version of the successor.</i></td></tr>
<tr><th id="827">827</th><td>    BuildCheckingBlockForSuccAndConds(MBB, *UncondSucc, <i>/*SuccCount*/</i> <var>1</var>,</td></tr>
<tr><th id="828">828</th><td>                                      UncondBr, UncondBr, UncondCodeSeq);</td></tr>
<tr><th id="829">829</th><td>  }</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <b>return</b> <a class="local col0 ref" href="#100CMovs" title='CMovs' data-ref="100CMovs">CMovs</a>;</td></tr>
<tr><th id="832">832</th><td>}</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i class="doc" data-doc="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj">/// Compute the register class for the unfolded load.</i></td></tr>
<tr><th id="835">835</th><td><i class="doc" data-doc="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj">///</i></td></tr>
<tr><th id="836">836</th><td><i class="doc" data-doc="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj">/// FIXME: This should probably live in X86InstrInfo, potentially by adding</i></td></tr>
<tr><th id="837">837</th><td><i class="doc" data-doc="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj">/// a way to unfold into a newly created vreg rather than requiring a register</i></td></tr>
<tr><th id="838">838</th><td><i class="doc" data-doc="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj">/// input.</i></td></tr>
<tr><th id="839">839</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="840">840</th><td><dfn class="tu decl def" id="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj" title='getRegClassForUnfoldedLoad' data-type='const llvm::TargetRegisterClass * getRegClassForUnfoldedLoad(llvm::MachineFunction &amp; MF, const llvm::X86InstrInfo &amp; TII, unsigned int Opcode)' data-ref="_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj">getRegClassForUnfoldedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="130MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="130MF">MF</dfn>, <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> &amp;<dfn class="local col1 decl" id="131TII" title='TII' data-type='const llvm::X86InstrInfo &amp;' data-ref="131TII">TII</dfn>,</td></tr>
<tr><th id="841">841</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="132Opcode" title='Opcode' data-type='unsigned int' data-ref="132Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="842">842</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Index" title='Index' data-type='unsigned int' data-ref="133Index">Index</dfn>;</td></tr>
<tr><th id="843">843</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134UnfoldedOpc" title='UnfoldedOpc' data-type='unsigned int' data-ref="134UnfoldedOpc">UnfoldedOpc</dfn> = <a class="local col1 ref" href="#131TII" title='TII' data-ref="131TII">TII</a>.<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</a>(</td></tr>
<tr><th id="844">844</th><td>      <a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>, <i>/*UnfoldLoad*/</i> <b>true</b>, <i>/*UnfoldStore*/</i> <b>false</b>, &amp;<a class="local col3 ref" href="#133Index" title='Index' data-ref="133Index">Index</a>);</td></tr>
<tr><th id="845">845</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="135MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="135MCID">MCID</dfn> = TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(UnfoldedOpc);</td></tr>
<tr><th id="846">846</th><td>  <b>return</b> TII.<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::X86InstrInfo&apos;">getRegClass</span>(MCID, Index, &amp;TII.getRegisterInfo(), MF);</td></tr>
<tr><th id="847">847</th><td>}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::unfoldCallAndJumpLoads' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::unfoldCallAndJumpLoads(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22unfoldCallAndJumpLoadsERN4llvm15MachineFunctionE">unfoldCallAndJumpLoads</dfn>(</td></tr>
<tr><th id="850">850</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="136MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="136MF">MF</dfn>) {</td></tr>
<tr><th id="851">851</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="137MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="137MBB">MBB</dfn> : <a class="local col6 ref" href="#136MF" title='MF' data-ref="136MF">MF</a>)</td></tr>
<tr><th id="852">852</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="138MII" title='MII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="138MII">MII</dfn> = <a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col9 decl" id="139MIE" title='MIE' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="139MIE">MIE</dfn> = <a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col8 ref" href="#138MII" title='MII' data-ref="138MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#139MIE" title='MIE' data-ref="139MIE">MIE</a>;) {</td></tr>
<tr><th id="853">853</th><td>      <i>// Grab a reference and increment the iterator so we can remove this</i></td></tr>
<tr><th id="854">854</th><td><i>      // instruction if needed without disturbing the iteration.</i></td></tr>
<tr><th id="855">855</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="140MI">MI</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#138MII" title='MII' data-ref="138MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>      <i>// Must either be a call or a branch.</i></td></tr>
<tr><th id="858">858</th><td>      <b>if</b> (!<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="859">859</th><td>        <b>continue</b>;</td></tr>
<tr><th id="860">860</th><td>      <i>// We only care about loading variants of these instructions.</i></td></tr>
<tr><th id="861">861</th><td>      <b>if</b> (!<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="862">862</th><td>        <b>continue</b>;</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>      <b>switch</b> (<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="865">865</th><td>      <b>default</b>: {</td></tr>
<tr><th id="866">866</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;ERROR: Found an unexpected loading branch or call &quot; &quot;instruction:\n&quot;; MI.dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="867">867</th><td>            <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ERROR: Found an unexpected loading branch or call "</q></td></tr>
<tr><th id="868">868</th><td>                      <q>"instruction:\n"</q>;</td></tr>
<tr><th id="869">869</th><td>            <a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="870">870</th><td>        <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Unexpected loading branch or call!"</q>);</td></tr>
<tr><th id="871">871</th><td>      }</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;FARCALL16m&apos; in namespace &apos;llvm::X86&apos;">FARCALL16m</span>:</td></tr>
<tr><th id="874">874</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;FARCALL32m&apos; in namespace &apos;llvm::X86&apos;">FARCALL32m</span>:</td></tr>
<tr><th id="875">875</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;FARCALL64&apos; in namespace &apos;llvm::X86&apos;">FARCALL64</span>:</td></tr>
<tr><th id="876">876</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP16m&apos; in namespace &apos;llvm::X86&apos;">FARJMP16m</span>:</td></tr>
<tr><th id="877">877</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP32m&apos; in namespace &apos;llvm::X86&apos;">FARJMP32m</span>:</td></tr>
<tr><th id="878">878</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP64&apos; in namespace &apos;llvm::X86&apos;">FARJMP64</span>:</td></tr>
<tr><th id="879">879</th><td>        <i>// We cannot mitigate far jumps or calls, but we also don't expect them</i></td></tr>
<tr><th id="880">880</th><td><i>        // to be vulnerable to Spectre v1.2 style attacks.</i></td></tr>
<tr><th id="881">881</th><td>        <b>continue</b>;</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL16m&apos; in namespace &apos;llvm::X86&apos;">CALL16m</span>:</td></tr>
<tr><th id="884">884</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL16m_NT&apos; in namespace &apos;llvm::X86&apos;">CALL16m_NT</span>:</td></tr>
<tr><th id="885">885</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL32m&apos; in namespace &apos;llvm::X86&apos;">CALL32m</span>:</td></tr>
<tr><th id="886">886</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL32m_NT&apos; in namespace &apos;llvm::X86&apos;">CALL32m_NT</span>:</td></tr>
<tr><th id="887">887</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL64m&apos; in namespace &apos;llvm::X86&apos;">CALL64m</span>:</td></tr>
<tr><th id="888">888</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL64m_NT&apos; in namespace &apos;llvm::X86&apos;">CALL64m_NT</span>:</td></tr>
<tr><th id="889">889</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP16m&apos; in namespace &apos;llvm::X86&apos;">JMP16m</span>:</td></tr>
<tr><th id="890">890</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP16m_NT&apos; in namespace &apos;llvm::X86&apos;">JMP16m_NT</span>:</td></tr>
<tr><th id="891">891</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP32m&apos; in namespace &apos;llvm::X86&apos;">JMP32m</span>:</td></tr>
<tr><th id="892">892</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP32m_NT&apos; in namespace &apos;llvm::X86&apos;">JMP32m_NT</span>:</td></tr>
<tr><th id="893">893</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP64m&apos; in namespace &apos;llvm::X86&apos;">JMP64m</span>:</td></tr>
<tr><th id="894">894</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP64m_NT&apos; in namespace &apos;llvm::X86&apos;">JMP64m_NT</span>:</td></tr>
<tr><th id="895">895</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm64</span>:</td></tr>
<tr><th id="896">896</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm64_REX&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm64_REX</span>:</td></tr>
<tr><th id="897">897</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm</span>:</td></tr>
<tr><th id="898">898</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TCRETURNmi64&apos; in namespace &apos;llvm::X86&apos;">TCRETURNmi64</span>:</td></tr>
<tr><th id="899">899</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TCRETURNmi&apos; in namespace &apos;llvm::X86&apos;">TCRETURNmi</span>: {</td></tr>
<tr><th id="900">900</th><td>        <i>// Use the generic unfold logic now that we know we're dealing with</i></td></tr>
<tr><th id="901">901</th><td><i>        // expected instructions.</i></td></tr>
<tr><th id="902">902</th><td><i>        // FIXME: We don't have test coverage for all of these!</i></td></tr>
<tr><th id="903">903</th><td>        <em>auto</em> *UnfoldedRC = getRegClassForUnfoldedLoad(MF, *TII, MI.getOpcode());</td></tr>
<tr><th id="904">904</th><td>        <b>if</b> (!UnfoldedRC) {</td></tr>
<tr><th id="905">905</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;ERROR: Unable to unfold load from instruction:\n&quot;; MI.dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="906">906</th><td>                         &lt;&lt; <q>"ERROR: Unable to unfold load from instruction:\n"</q>;</td></tr>
<tr><th id="907">907</th><td>                     MI.dump(); dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="908">908</th><td>          report_fatal_error(<q>"Unable to unfold load!"</q>);</td></tr>
<tr><th id="909">909</th><td>        }</td></tr>
<tr><th id="910">910</th><td>        <em>unsigned</em> Reg = MRI-&gt;createVirtualRegister(UnfoldedRC);</td></tr>
<tr><th id="911">911</th><td>        SmallVector&lt;MachineInstr *, <var>2</var>&gt; NewMIs;</td></tr>
<tr><th id="912">912</th><td>        <i>// If we were able to compute an unfolded reg class, any failure here</i></td></tr>
<tr><th id="913">913</th><td><i>        // is just a programming error so just assert.</i></td></tr>
<tr><th id="914">914</th><td>        <em>bool</em> Unfolded =</td></tr>
<tr><th id="915">915</th><td>            TII-&gt;unfoldMemoryOperand(MF, MI, Reg, <i>/*UnfoldLoad*/</i> <b>true</b>,</td></tr>
<tr><th id="916">916</th><td>                                     <i>/*UnfoldStore*/</i> <b>false</b>, NewMIs);</td></tr>
<tr><th id="917">917</th><td>        (<em>void</em>)Unfolded;</td></tr>
<tr><th id="918">918</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Unfolded &amp;&amp; &quot;Computed unfolded register class but failed to unfold&quot;) ? void (0) : __assert_fail (&quot;Unfolded &amp;&amp; \&quot;Computed unfolded register class but failed to unfold\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 919, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Unfolded &amp;&amp;</td></tr>
<tr><th id="919">919</th><td>               <q>"Computed unfolded register class but failed to unfold"</q>);</td></tr>
<tr><th id="920">920</th><td>        <i>// Now stitch the new instructions into place and erase the old one.</i></td></tr>
<tr><th id="921">921</th><td>        <b>for</b> (<em>auto</em> *NewMI : NewMIs)</td></tr>
<tr><th id="922">922</th><td>          MBB.insert(MI.getIterator(), NewMI);</td></tr>
<tr><th id="923">923</th><td>        MI.eraseFromParent();</td></tr>
<tr><th id="924">924</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { { dbgs() &lt;&lt; &quot;Unfolded load successfully into:\n&quot;; for (auto *NewMI : NewMIs) { NewMI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="925">925</th><td>          dbgs() &lt;&lt; <q>"Unfolded load successfully into:\n"</q>;</td></tr>
<tr><th id="926">926</th><td>          <b>for</b> (<em>auto</em> *NewMI : NewMIs) {</td></tr>
<tr><th id="927">927</th><td>            NewMI-&gt;dump();</td></tr>
<tr><th id="928">928</th><td>            dbgs() &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="929">929</th><td>          }</td></tr>
<tr><th id="930">930</th><td>        });</td></tr>
<tr><th id="931">931</th><td>        <b>continue</b>;</td></tr>
<tr><th id="932">932</th><td>      }</td></tr>
<tr><th id="933">933</th><td>      }</td></tr>
<tr><th id="934">934</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Escaped switch with default!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 934)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Escaped switch with default!"</q>);</td></tr>
<tr><th id="935">935</th><td>    }</td></tr>
<tr><th id="936">936</th><td>}</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// Trace the predicate state through indirect branches, instrumenting them to</i></td></tr>
<tr><th id="939">939</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// poison the state if a target is reached that does not match the expected</i></td></tr>
<tr><th id="940">940</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// target.</i></td></tr>
<tr><th id="941">941</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="942">942</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// This is designed to mitigate Spectre variant 1 attacks where an indirect</i></td></tr>
<tr><th id="943">943</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// branch is trained to predict a particular target and then mispredicts that</i></td></tr>
<tr><th id="944">944</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// target in a way that can leak data. Despite using an indirect branch, this</i></td></tr>
<tr><th id="945">945</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// is really a variant 1 style attack: it does not steer execution to an</i></td></tr>
<tr><th id="946">946</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// arbitrary or attacker controlled address, and it does not require any</i></td></tr>
<tr><th id="947">947</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// special code executing next to the victim. This attack can also be mitigated</i></td></tr>
<tr><th id="948">948</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// through retpolines, but those require either replacing indirect branches</i></td></tr>
<tr><th id="949">949</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// with conditional direct branches or lowering them through a device that</i></td></tr>
<tr><th id="950">950</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// blocks speculation. This mitigation can replace these retpoline-style</i></td></tr>
<tr><th id="951">951</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// mitigations for jump tables and other indirect branches within a function</i></td></tr>
<tr><th id="952">952</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// when variant 2 isn't a risk while allowing limited speculation. Indirect</i></td></tr>
<tr><th id="953">953</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// calls, however, cannot be mitigated through this technique without changing</i></td></tr>
<tr><th id="954">954</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">/// the ABI in a fundamental way.</i></td></tr>
<tr><th id="955">955</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt;</td></tr>
<tr><th id="956">956</th><td><a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughIndirectBranches' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt; (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughIndirectBranches(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE">tracePredStateThroughIndirectBranches</dfn>(</td></tr>
<tr><th id="957">957</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="141MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="141MF">MF</dfn>) {</td></tr>
<tr><th id="958">958</th><td>  <i>// We use the SSAUpdater to insert PHI nodes for the target addresses of</i></td></tr>
<tr><th id="959">959</th><td><i>  // indirect branches. We don't actually need the full power of the SSA updater</i></td></tr>
<tr><th id="960">960</th><td><i>  // in this particular case as we always have immediately available values, but</i></td></tr>
<tr><th id="961">961</th><td><i>  // this avoids us having to re-implement the PHI construction logic.</i></td></tr>
<tr><th id="962">962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater">MachineSSAUpdater</a> <dfn class="local col2 decl" id="142TargetAddrSSA" title='TargetAddrSSA' data-type='llvm::MachineSSAUpdater' data-ref="142TargetAddrSSA">TargetAddrSSA</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::MachineSSAUpdater::MachineSSAUpdater' data-ref="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">(</a><a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>);</td></tr>
<tr><th id="963">963</th><td>  TargetAddrSSA.Initialize(MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>));</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <i>// Track which blocks were terminated with an indirect branch.</i></td></tr>
<tr><th id="966">966</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col3 decl" id="143IndirectTerminatedMBBs" title='IndirectTerminatedMBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="143IndirectTerminatedMBBs">IndirectTerminatedMBBs</dfn>;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <i>// We need to know what blocks end up reached via indirect branches. We</i></td></tr>
<tr><th id="969">969</th><td><i>  // expect this to be a subset of those whose address is taken and so track it</i></td></tr>
<tr><th id="970">970</th><td><i>  // directly via the CFG.</i></td></tr>
<tr><th id="971">971</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col4 decl" id="144IndirectTargetMBBs" title='IndirectTargetMBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="144IndirectTargetMBBs">IndirectTargetMBBs</dfn>;</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// Walk all the blocks which end in an indirect branch and make the</i></td></tr>
<tr><th id="974">974</th><td><i>  // target address available.</i></td></tr>
<tr><th id="975">975</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="145MBB">MBB</dfn> : <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>) {</td></tr>
<tr><th id="976">976</th><td>    <i>// Find the last terminator.</i></td></tr>
<tr><th id="977">977</th><td>    <em>auto</em> <dfn class="local col6 decl" id="146MII" title='MII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;' data-ref="146MII">MII</dfn> = <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12instr_rbeginEv" title='llvm::MachineBasicBlock::instr_rbegin' data-ref="_ZN4llvm17MachineBasicBlock12instr_rbeginEv">instr_rbegin</a>();</td></tr>
<tr><th id="978">978</th><td>    <b>while</b> (<a class="local col6 ref" href="#146MII" title='MII' data-ref="146MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>() &amp;&amp; <a class="local col6 ref" href="#146MII" title='MII' data-ref="146MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="979">979</th><td>      <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#146MII" title='MII' data-ref="146MII">MII</a>;</td></tr>
<tr><th id="980">980</th><td>    <b>if</b> (<a class="local col6 ref" href="#146MII" title='MII' data-ref="146MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>())</td></tr>
<tr><th id="981">981</th><td>      <b>continue</b>;</td></tr>
<tr><th id="982">982</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="147TI" title='TI' data-type='llvm::MachineInstr &amp;' data-ref="147TI">TI</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#146MII" title='MII' data-ref="146MII">MII</a>;</td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (!<a class="local col7 ref" href="#147TI" title='TI' data-ref="147TI">TI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || !<a class="local col7 ref" href="#147TI" title='TI' data-ref="147TI">TI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="984">984</th><td>      <i>// No terminator or non-branch terminator.</i></td></tr>
<tr><th id="985">985</th><td>      <b>continue</b>;</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="148TargetReg" title='TargetReg' data-type='unsigned int' data-ref="148TargetReg">TargetReg</dfn>;</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>    <b>switch</b> (<a class="local col7 ref" href="#147TI" title='TI' data-ref="147TI">TI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="990">990</th><td>    <b>default</b>:</td></tr>
<tr><th id="991">991</th><td>      <i>// Direct branch or conditional branch (leading to fallthrough).</i></td></tr>
<tr><th id="992">992</th><td>      <b>continue</b>;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP16m&apos; in namespace &apos;llvm::X86&apos;">FARJMP16m</span>:</td></tr>
<tr><th id="995">995</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP32m&apos; in namespace &apos;llvm::X86&apos;">FARJMP32m</span>:</td></tr>
<tr><th id="996">996</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP64&apos; in namespace &apos;llvm::X86&apos;">FARJMP64</span>:</td></tr>
<tr><th id="997">997</th><td>      <i>// We cannot mitigate far jumps or calls, but we also don't expect them</i></td></tr>
<tr><th id="998">998</th><td><i>      // to be vulnerable to Spectre v1.2 or v2 (self trained) style attacks.</i></td></tr>
<tr><th id="999">999</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP16m&apos; in namespace &apos;llvm::X86&apos;">JMP16m</span>:</td></tr>
<tr><th id="1002">1002</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP16m_NT&apos; in namespace &apos;llvm::X86&apos;">JMP16m_NT</span>:</td></tr>
<tr><th id="1003">1003</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP32m&apos; in namespace &apos;llvm::X86&apos;">JMP32m</span>:</td></tr>
<tr><th id="1004">1004</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP32m_NT&apos; in namespace &apos;llvm::X86&apos;">JMP32m_NT</span>:</td></tr>
<tr><th id="1005">1005</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP64m&apos; in namespace &apos;llvm::X86&apos;">JMP64m</span>:</td></tr>
<tr><th id="1006">1006</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP64m_NT&apos; in namespace &apos;llvm::X86&apos;">JMP64m_NT</span>:</td></tr>
<tr><th id="1007">1007</th><td>      <i>// Mostly as documentation.</i></td></tr>
<tr><th id="1008">1008</th><td>      report_fatal_error(<q>"Memory operand jumps should have been unfolded!"</q>);</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP16r&apos; in namespace &apos;llvm::X86&apos;">JMP16r</span>:</td></tr>
<tr><th id="1011">1011</th><td>      report_fatal_error(</td></tr>
<tr><th id="1012">1012</th><td>          <q>"Support for 16-bit indirect branches is not implemented."</q>);</td></tr>
<tr><th id="1013">1013</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP32r&apos; in namespace &apos;llvm::X86&apos;">JMP32r</span>:</td></tr>
<tr><th id="1014">1014</th><td>      report_fatal_error(</td></tr>
<tr><th id="1015">1015</th><td>          <q>"Support for 32-bit indirect branches is not implemented."</q>);</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;JMP64r&apos; in namespace &apos;llvm::X86&apos;">JMP64r</span>:</td></tr>
<tr><th id="1018">1018</th><td>      TargetReg = TI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1019">1019</th><td>    }</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>    <i>// We have definitely found an indirect  branch. Verify that there are no</i></td></tr>
<tr><th id="1022">1022</th><td><i>    // preceding conditional branches as we don't yet support that.</i></td></tr>
<tr><th id="1023">1023</th><td>    <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>(), [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149OtherTI" title='OtherTI' data-type='llvm::MachineInstr &amp;' data-ref="149OtherTI">OtherTI</dfn>) {</td></tr>
<tr><th id="1024">1024</th><td>          <b>return</b> !<a class="local col9 ref" href="#149OtherTI" title='OtherTI' data-ref="149OtherTI">OtherTI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; &amp;<a class="local col9 ref" href="#149OtherTI" title='OtherTI' data-ref="149OtherTI">OtherTI</a> != &amp;<a class="local col7 ref" href="#147TI" title='TI' data-ref="147TI">TI</a>;</td></tr>
<tr><th id="1025">1025</th><td>        })) {</td></tr>
<tr><th id="1026">1026</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { { dbgs() &lt;&lt; &quot;ERROR: Found other terminators in a block with an indirect &quot; &quot;branch! This is not yet supported! Terminator sequence:\n&quot;; for (MachineInstr &amp;MI : MBB.terminators()) { MI.dump(); dbgs() &lt;&lt; &apos;\n&apos;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1027">1027</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ERROR: Found other terminators in a block with an indirect "</q></td></tr>
<tr><th id="1028">1028</th><td>                  <q>"branch! This is not yet supported! Terminator sequence:\n"</q>;</td></tr>
<tr><th id="1029">1029</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="150MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="150MI">MI</dfn> : <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>()) {</td></tr>
<tr><th id="1030">1030</th><td>          <a class="local col0 ref" href="#1026" title='MI' data-ref="150MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="1031">1031</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1032">1032</th><td>        }</td></tr>
<tr><th id="1033">1033</th><td>      });</td></tr>
<tr><th id="1034">1034</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Unimplemented terminator sequence!"</q>);</td></tr>
<tr><th id="1035">1035</th><td>    }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>    <i>// Make the target register an available value for this block.</i></td></tr>
<tr><th id="1038">1038</th><td>    <a class="local col2 ref" href="#142TargetAddrSSA" title='TargetAddrSSA' data-ref="142TargetAddrSSA">TargetAddrSSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>, <a class="local col8 ref" href="#148TargetReg" title='TargetReg' data-ref="148TargetReg">TargetReg</a>);</td></tr>
<tr><th id="1039">1039</th><td>    <a class="local col3 ref" href="#143IndirectTerminatedMBBs" title='IndirectTerminatedMBBs' data-ref="143IndirectTerminatedMBBs">IndirectTerminatedMBBs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>);</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>    <i>// Add all the successors to our target candidates.</i></td></tr>
<tr><th id="1042">1042</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="151Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="151Succ">Succ</dfn> : <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="1043">1043</th><td>      <a class="local col4 ref" href="#144IndirectTargetMBBs" title='IndirectTargetMBBs' data-ref="144IndirectTargetMBBs">IndirectTargetMBBs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#151Succ" title='Succ' data-ref="151Succ">Succ</a>);</td></tr>
<tr><th id="1044">1044</th><td>  }</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <i>// Keep track of the cmov instructions we insert so we can return them.</i></td></tr>
<tr><th id="1047">1047</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="152CMovs" title='CMovs' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="152CMovs">CMovs</dfn>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <i>// If we didn't find any indirect branches with targets, nothing to do here.</i></td></tr>
<tr><th id="1050">1050</th><td>  <b>if</b> (<a class="local col4 ref" href="#144IndirectTargetMBBs" title='IndirectTargetMBBs' data-ref="144IndirectTargetMBBs">IndirectTargetMBBs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1051">1051</th><td>    <b>return</b> <a class="local col2 ref" href="#152CMovs" title='CMovs' data-ref="152CMovs">CMovs</a>;</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <i>// We found indirect branches and targets that need to be instrumented to</i></td></tr>
<tr><th id="1054">1054</th><td><i>  // harden loads within them. Walk the blocks of the function (to get a stable</i></td></tr>
<tr><th id="1055">1055</th><td><i>  // ordering) and instrument each target of an indirect branch.</i></td></tr>
<tr><th id="1056">1056</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="153MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="153MBB">MBB</dfn> : <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>) {</td></tr>
<tr><th id="1057">1057</th><td>    <i>// Skip the blocks that aren't candidate targets.</i></td></tr>
<tr><th id="1058">1058</th><td>    <b>if</b> (!<a class="local col4 ref" href="#144IndirectTargetMBBs" title='IndirectTargetMBBs' data-ref="144IndirectTargetMBBs">IndirectTargetMBBs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>))</td></tr>
<tr><th id="1059">1059</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>    <i>// We don't expect EH pads to ever be reached via an indirect branch. If</i></td></tr>
<tr><th id="1062">1062</th><td><i>    // this is desired for some reason, we could simply skip them here rather</i></td></tr>
<tr><th id="1063">1063</th><td><i>    // than asserting.</i></td></tr>
<tr><th id="1064">1064</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MBB.isEHPad() &amp;&amp; &quot;Unexpected EH pad as target of an indirect branch!&quot;) ? void (0) : __assert_fail (&quot;!MBB.isEHPad() &amp;&amp; \&quot;Unexpected EH pad as target of an indirect branch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1065, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>() &amp;&amp;</td></tr>
<tr><th id="1065">1065</th><td>           <q>"Unexpected EH pad as target of an indirect branch!"</q>);</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>    <i>// We should never end up threading EFLAGS into a block to harden</i></td></tr>
<tr><th id="1068">1068</th><td><i>    // conditional jumps as there would be an additional successor via the</i></td></tr>
<tr><th id="1069">1069</th><td><i>    // indirect branch. As a consequence, all such edges would be split before</i></td></tr>
<tr><th id="1070">1070</th><td><i>    // reaching here, and the inserted block will handle the EFLAGS-based</i></td></tr>
<tr><th id="1071">1071</th><td><i>    // hardening.</i></td></tr>
<tr><th id="1072">1072</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MBB.isLiveIn(X86::EFLAGS) &amp;&amp; &quot;Cannot check within a block that already has live-in EFLAGS!&quot;) ? void (0) : __assert_fail (&quot;!MBB.isLiveIn(X86::EFLAGS) &amp;&amp; \&quot;Cannot check within a block that already has live-in EFLAGS!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1073, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!MBB.isLiveIn(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>) &amp;&amp;</td></tr>
<tr><th id="1073">1073</th><td>           <q>"Cannot check within a block that already has live-in EFLAGS!"</q>);</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>    <i>// We can't handle having non-indirect edges into this block unless this is</i></td></tr>
<tr><th id="1076">1076</th><td><i>    // the only successor and we can synthesize the necessary target address.</i></td></tr>
<tr><th id="1077">1077</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="154Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="154Pred">Pred</dfn> : <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="1078">1078</th><td>      <i>// If we've already handled this by extracting the target directly,</i></td></tr>
<tr><th id="1079">1079</th><td><i>      // nothing to do.</i></td></tr>
<tr><th id="1080">1080</th><td>      <b>if</b> (<a class="local col3 ref" href="#143IndirectTerminatedMBBs" title='IndirectTerminatedMBBs' data-ref="143IndirectTerminatedMBBs">IndirectTerminatedMBBs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col4 ref" href="#154Pred" title='Pred' data-ref="154Pred">Pred</a>))</td></tr>
<tr><th id="1081">1081</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>      <i>// Otherwise, we have to be the only successor. We generally expect this</i></td></tr>
<tr><th id="1084">1084</th><td><i>      // to be true as conditional branches should have had a critical edge</i></td></tr>
<tr><th id="1085">1085</th><td><i>      // split already. We don't however need to worry about EH pad successors</i></td></tr>
<tr><th id="1086">1086</th><td><i>      // as they'll happily ignore the target and their hardening strategy is</i></td></tr>
<tr><th id="1087">1087</th><td><i>      // resilient to all ways in which they could be reached speculatively.</i></td></tr>
<tr><th id="1088">1088</th><td>      <b>if</b> (!<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-ref="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<a class="local col4 ref" href="#154Pred" title='Pred' data-ref="154Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>(), [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="155Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="155Succ">Succ</dfn>) {</td></tr>
<tr><th id="1089">1089</th><td>            <b>return</b> <a class="local col5 ref" href="#155Succ" title='Succ' data-ref="155Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>() || <a class="local col5 ref" href="#155Succ" title='Succ' data-ref="155Succ">Succ</a> == &amp;<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>;</td></tr>
<tr><th id="1090">1090</th><td>          })) {</td></tr>
<tr><th id="1091">1091</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { { dbgs() &lt;&lt; &quot;ERROR: Found conditional entry to target of indirect &quot; &quot;branch!\n&quot;; Pred-&gt;dump(); MBB.dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1092">1092</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ERROR: Found conditional entry to target of indirect "</q></td></tr>
<tr><th id="1093">1093</th><td>                    <q>"branch!\n"</q>;</td></tr>
<tr><th id="1094">1094</th><td>          <a class="local col4 ref" href="#154Pred" title='Pred' data-ref="154Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="1095">1095</th><td>          <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="1096">1096</th><td>        });</td></tr>
<tr><th id="1097">1097</th><td>        <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Cannot harden a conditional entry to a target of "</q></td></tr>
<tr><th id="1098">1098</th><td>                           <q>"an indirect branch!"</q>);</td></tr>
<tr><th id="1099">1099</th><td>      }</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>      <i>// Now we need to compute the address of this block and install it as a</i></td></tr>
<tr><th id="1102">1102</th><td><i>      // synthetic target in the predecessor. We do this at the bottom of the</i></td></tr>
<tr><th id="1103">1103</th><td><i>      // predecessor.</i></td></tr>
<tr><th id="1104">1104</th><td>      <em>auto</em> <dfn class="local col6 decl" id="156InsertPt" title='InsertPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="156InsertPt">InsertPt</dfn> = <a class="local col4 ref" href="#154Pred" title='Pred' data-ref="154Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1105">1105</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="157TargetReg" title='TargetReg' data-type='unsigned int' data-ref="157TargetReg">TargetReg</dfn> = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>);</td></tr>
<tr><th id="1106">1106</th><td>      <b>if</b> (<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> &amp;&amp;</td></tr>
<tr><th id="1107">1107</th><td>          !<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget21isPositionIndependentEv" title='llvm::X86Subtarget::isPositionIndependent' data-ref="_ZNK4llvm12X86Subtarget21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="1108">1108</th><td>        <i>// Directly materialize it into an immediate.</i></td></tr>
<tr><th id="1109">1109</th><td>        <em>auto</em> <dfn class="local col8 decl" id="158AddrI" title='AddrI' data-type='auto' data-ref="158AddrI">AddrI</dfn> = BuildMI(*Pred, InsertPt, DebugLoc(),</td></tr>
<tr><th id="1110">1110</th><td>                             TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV64ri32&apos; in namespace &apos;llvm::X86&apos;">MOV64ri32</span>), TargetReg)</td></tr>
<tr><th id="1111">1111</th><td>                         .addMBB(&amp;MBB);</td></tr>
<tr><th id="1112">1112</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1113">1113</th><td>        (<em>void</em>)AddrI;</td></tr>
<tr><th id="1114">1114</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting mov: &quot;; AddrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting mov: "</q>; AddrI-&gt;dump();</td></tr>
<tr><th id="1115">1115</th><td>                   <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1116">1116</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1117">1117</th><td>        <em>auto</em> <dfn class="local col9 decl" id="159AddrI" title='AddrI' data-type='auto' data-ref="159AddrI">AddrI</dfn> = BuildMI(*Pred, InsertPt, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>),</td></tr>
<tr><th id="1118">1118</th><td>                             TargetReg)</td></tr>
<tr><th id="1119">1119</th><td>                         .addReg(<i>/*Base*/</i> X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>)</td></tr>
<tr><th id="1120">1120</th><td>                         .addImm(<i>/*Scale*/</i> <var>1</var>)</td></tr>
<tr><th id="1121">1121</th><td>                         .addReg(<i>/*Index*/</i> <var>0</var>)</td></tr>
<tr><th id="1122">1122</th><td>                         .addMBB(&amp;MBB)</td></tr>
<tr><th id="1123">1123</th><td>                         .addReg(<i>/*Segment*/</i> <var>0</var>);</td></tr>
<tr><th id="1124">1124</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1125">1125</th><td>        (<em>void</em>)AddrI;</td></tr>
<tr><th id="1126">1126</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting lea: &quot;; AddrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting lea: "</q>; AddrI-&gt;dump();</td></tr>
<tr><th id="1127">1127</th><td>                   <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1128">1128</th><td>      }</td></tr>
<tr><th id="1129">1129</th><td>      <i>// And make this available.</i></td></tr>
<tr><th id="1130">1130</th><td>      <a class="local col2 ref" href="#142TargetAddrSSA" title='TargetAddrSSA' data-ref="142TargetAddrSSA">TargetAddrSSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(<a class="local col4 ref" href="#154Pred" title='Pred' data-ref="154Pred">Pred</a>, <a class="local col7 ref" href="#157TargetReg" title='TargetReg' data-ref="157TargetReg">TargetReg</a>);</td></tr>
<tr><th id="1131">1131</th><td>    }</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>    <i>// Materialize the needed SSA value of the target. Note that we need the</i></td></tr>
<tr><th id="1134">1134</th><td><i>    // middle of the block as this block might at the bottom have an indirect</i></td></tr>
<tr><th id="1135">1135</th><td><i>    // branch back to itself. We can do this here because at this point, every</i></td></tr>
<tr><th id="1136">1136</th><td><i>    // predecessor of this block has an available value. This is basically just</i></td></tr>
<tr><th id="1137">1137</th><td><i>    // automating the construction of a PHI node for this target.</i></td></tr>
<tr><th id="1138">1138</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="160TargetReg" title='TargetReg' data-type='unsigned int' data-ref="160TargetReg">TargetReg</dfn> = <a class="local col2 ref" href="#142TargetAddrSSA" title='TargetAddrSSA' data-ref="142TargetAddrSSA">TargetAddrSSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>);</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>    <i>// Insert a comparison of the incoming target register with this block's</i></td></tr>
<tr><th id="1141">1141</th><td><i>    // address. This also requires us to mark the block as having its address</i></td></tr>
<tr><th id="1142">1142</th><td><i>    // taken explicitly.</i></td></tr>
<tr><th id="1143">1143</th><td>    <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18setHasAddressTakenEv" title='llvm::MachineBasicBlock::setHasAddressTaken' data-ref="_ZN4llvm17MachineBasicBlock18setHasAddressTakenEv">setHasAddressTaken</a>();</td></tr>
<tr><th id="1144">1144</th><td>    <em>auto</em> <dfn class="local col1 decl" id="161InsertPt" title='InsertPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="161InsertPt">InsertPt</dfn> = <a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock22SkipPHIsLabelsAndDebugENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::SkipPHIsLabelsAndDebug' data-ref="_ZN4llvm17MachineBasicBlock22SkipPHIsLabelsAndDebugENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">SkipPHIsLabelsAndDebug</a>(<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="1145">1145</th><td>    <b>if</b> (<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> &amp;&amp;</td></tr>
<tr><th id="1146">1146</th><td>        !<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget21isPositionIndependentEv" title='llvm::X86Subtarget::isPositionIndependent' data-ref="_ZNK4llvm12X86Subtarget21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="1147">1147</th><td>      <i>// Check directly against a relocated immediate when we can.</i></td></tr>
<tr><th id="1148">1148</th><td>      <em>auto</em> <dfn class="local col2 decl" id="162CheckI" title='CheckI' data-type='auto' data-ref="162CheckI">CheckI</dfn> = BuildMI(MBB, InsertPt, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;CMP64ri32&apos; in namespace &apos;llvm::X86&apos;">CMP64ri32</span>))</td></tr>
<tr><th id="1149">1149</th><td>                        .addReg(TargetReg, RegState::Kill)</td></tr>
<tr><th id="1150">1150</th><td>                        .addMBB(&amp;MBB);</td></tr>
<tr><th id="1151">1151</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1152">1152</th><td>      (<em>void</em>)CheckI;</td></tr>
<tr><th id="1153">1153</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting cmp: &quot;; CheckI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting cmp: "</q>; CheckI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1154">1154</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1155">1155</th><td>      <i>// Otherwise compute the address into a register first.</i></td></tr>
<tr><th id="1156">1156</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="163AddrReg" title='AddrReg' data-type='unsigned int' data-ref="163AddrReg">AddrReg</dfn> = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>);</td></tr>
<tr><th id="1157">1157</th><td>      <em>auto</em> <dfn class="local col4 decl" id="164AddrI" title='AddrI' data-type='auto' data-ref="164AddrI">AddrI</dfn> =</td></tr>
<tr><th id="1158">1158</th><td>          BuildMI(MBB, InsertPt, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>), AddrReg)</td></tr>
<tr><th id="1159">1159</th><td>              .addReg(<i>/*Base*/</i> X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>)</td></tr>
<tr><th id="1160">1160</th><td>              .addImm(<i>/*Scale*/</i> <var>1</var>)</td></tr>
<tr><th id="1161">1161</th><td>              .addReg(<i>/*Index*/</i> <var>0</var>)</td></tr>
<tr><th id="1162">1162</th><td>              .addMBB(&amp;MBB)</td></tr>
<tr><th id="1163">1163</th><td>              .addReg(<i>/*Segment*/</i> <var>0</var>);</td></tr>
<tr><th id="1164">1164</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1165">1165</th><td>      (<em>void</em>)AddrI;</td></tr>
<tr><th id="1166">1166</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting lea: &quot;; AddrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting lea: "</q>; AddrI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1167">1167</th><td>      <em>auto</em> <dfn class="local col5 decl" id="165CheckI" title='CheckI' data-type='auto' data-ref="165CheckI">CheckI</dfn> = BuildMI(MBB, InsertPt, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;CMP64rr&apos; in namespace &apos;llvm::X86&apos;">CMP64rr</span>))</td></tr>
<tr><th id="1168">1168</th><td>                        .addReg(TargetReg, RegState::Kill)</td></tr>
<tr><th id="1169">1169</th><td>                        .addReg(AddrReg, RegState::Kill);</td></tr>
<tr><th id="1170">1170</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1171">1171</th><td>      (<em>void</em>)CheckI;</td></tr>
<tr><th id="1172">1172</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting cmp: &quot;; CheckI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting cmp: "</q>; CheckI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1173">1173</th><td>    }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>    <i>// Now cmov over the predicate if the comparison wasn't equal.</i></td></tr>
<tr><th id="1176">1176</th><td>    <em>int</em> <dfn class="local col6 decl" id="166PredStateSizeInBytes" title='PredStateSizeInBytes' data-type='int' data-ref="166PredStateSizeInBytes">PredStateSizeInBytes</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="1177">1177</th><td>    <em>auto</em> <dfn class="local col7 decl" id="167CMovOp" title='CMovOp' data-type='unsigned int' data-ref="167CMovOp">CMovOp</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</a>(<a class="local col6 ref" href="#166PredStateSizeInBytes" title='PredStateSizeInBytes' data-ref="166PredStateSizeInBytes">PredStateSizeInBytes</a>);</td></tr>
<tr><th id="1178">1178</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="168UpdatedStateReg" title='UpdatedStateReg' data-type='unsigned int' data-ref="168UpdatedStateReg">UpdatedStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="1179">1179</th><td>    <em>auto</em> <dfn class="local col9 decl" id="169CMovI" title='CMovI' data-type='auto' data-ref="169CMovI">CMovI</dfn> =</td></tr>
<tr><th id="1180">1180</th><td>        BuildMI(MBB, InsertPt, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(CMovOp), UpdatedStateReg)</td></tr>
<tr><th id="1181">1181</th><td>            .addReg(PS-&gt;InitialReg)</td></tr>
<tr><th id="1182">1182</th><td>            .addReg(PS-&gt;PoisonReg)</td></tr>
<tr><th id="1183">1183</th><td>            .addImm(X86::COND_NE);</td></tr>
<tr><th id="1184">1184</th><td>    CMovI-&gt;findRegisterUseOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)-&gt;setIsKill(<b>true</b>);</td></tr>
<tr><th id="1185">1185</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1186">1186</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting cmov: &quot;; CMovI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting cmov: "</q>; CMovI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1187">1187</th><td>    CMovs.push_back(&amp;*CMovI);</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>    <i>// And put the new value into the available values for SSA form of our</i></td></tr>
<tr><th id="1190">1190</th><td><i>    // predicate state.</i></td></tr>
<tr><th id="1191">1191</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col3 ref" href="#153MBB" title='MBB' data-ref="153MBB">MBB</a>, <a class="local col8 ref" href="#168UpdatedStateReg" title='UpdatedStateReg' data-ref="168UpdatedStateReg">UpdatedStateReg</a>);</td></tr>
<tr><th id="1192">1192</th><td>  }</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <i>// Return all the newly inserted cmov instructions of the predicate state.</i></td></tr>
<tr><th id="1195">1195</th><td>  <b>return</b> <a class="local col2 ref" href="#152CMovs" title='CMovs' data-ref="152CMovs">CMovs</a>;</td></tr>
<tr><th id="1196">1196</th><td>}</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">/// Returns true if the instruction has no behavior (specified or otherwise)</i></td></tr>
<tr><th id="1199">1199</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">/// that is based on the value of any of its register operands</i></td></tr>
<tr><th id="1200">1200</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1201">1201</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">/// A classical example of something that is inherently not data invariant is an</i></td></tr>
<tr><th id="1202">1202</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">/// indirect jump -- the destination is loaded into icache based on the bits set</i></td></tr>
<tr><th id="1203">1203</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">/// in the jump destination register.</i></td></tr>
<tr><th id="1204">1204</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1205">1205</th><td><i class="doc" data-doc="_ZL15isDataInvariantRN4llvm12MachineInstrE">/// FIXME: This should become part of our instruction tables.</i></td></tr>
<tr><th id="1206">1206</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isDataInvariantRN4llvm12MachineInstrE" title='isDataInvariant' data-type='bool isDataInvariant(llvm::MachineInstr &amp; MI)' data-ref="_ZL15isDataInvariantRN4llvm12MachineInstrE">isDataInvariant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="170MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="170MI">MI</dfn>) {</td></tr>
<tr><th id="1207">1207</th><td>  <b>switch</b> (<a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1208">1208</th><td>  <b>default</b>:</td></tr>
<tr><th id="1209">1209</th><td>    <i>// By default, assume that the instruction is not data invariant.</i></td></tr>
<tr><th id="1210">1210</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>    <i>// Some target-independent operations that trivially lower to data-invariant</i></td></tr>
<tr><th id="1213">1213</th><td><i>    // instructions.</i></td></tr>
<tr><th id="1214">1214</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1215">1215</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="1216">1216</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="1217">1217</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <i>// On x86 it is believed that imul is constant time w.r.t. the loaded data.</i></td></tr>
<tr><th id="1220">1220</th><td><i>  // However, they set flags and are perhaps the most surprisingly constant</i></td></tr>
<tr><th id="1221">1221</th><td><i>  // time operations so we call them out here separately.</i></td></tr>
<tr><th id="1222">1222</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL16rr&apos; in namespace &apos;llvm::X86&apos;">IMUL16rr</span>:</td></tr>
<tr><th id="1223">1223</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL16rri8&apos; in namespace &apos;llvm::X86&apos;">IMUL16rri8</span>:</td></tr>
<tr><th id="1224">1224</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL16rri&apos; in namespace &apos;llvm::X86&apos;">IMUL16rri</span>:</td></tr>
<tr><th id="1225">1225</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL32rr&apos; in namespace &apos;llvm::X86&apos;">IMUL32rr</span>:</td></tr>
<tr><th id="1226">1226</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL32rri8&apos; in namespace &apos;llvm::X86&apos;">IMUL32rri8</span>:</td></tr>
<tr><th id="1227">1227</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL32rri&apos; in namespace &apos;llvm::X86&apos;">IMUL32rri</span>:</td></tr>
<tr><th id="1228">1228</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL64rr&apos; in namespace &apos;llvm::X86&apos;">IMUL64rr</span>:</td></tr>
<tr><th id="1229">1229</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL64rri32&apos; in namespace &apos;llvm::X86&apos;">IMUL64rri32</span>:</td></tr>
<tr><th id="1230">1230</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL64rri8&apos; in namespace &apos;llvm::X86&apos;">IMUL64rri8</span>:</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>  <i>// Bit scanning and counting instructions that are somewhat surprisingly</i></td></tr>
<tr><th id="1233">1233</th><td><i>  // constant time as they scan across bits and do other fairly complex</i></td></tr>
<tr><th id="1234">1234</th><td><i>  // operations like popcnt, but are believed to be constant time on x86.</i></td></tr>
<tr><th id="1235">1235</th><td><i>  // However, these set flags.</i></td></tr>
<tr><th id="1236">1236</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSF16rr&apos; in namespace &apos;llvm::X86&apos;">BSF16rr</span>:</td></tr>
<tr><th id="1237">1237</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSF32rr&apos; in namespace &apos;llvm::X86&apos;">BSF32rr</span>:</td></tr>
<tr><th id="1238">1238</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSF64rr&apos; in namespace &apos;llvm::X86&apos;">BSF64rr</span>:</td></tr>
<tr><th id="1239">1239</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSR16rr&apos; in namespace &apos;llvm::X86&apos;">BSR16rr</span>:</td></tr>
<tr><th id="1240">1240</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSR32rr&apos; in namespace &apos;llvm::X86&apos;">BSR32rr</span>:</td></tr>
<tr><th id="1241">1241</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSR64rr&apos; in namespace &apos;llvm::X86&apos;">BSR64rr</span>:</td></tr>
<tr><th id="1242">1242</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LZCNT16rr&apos; in namespace &apos;llvm::X86&apos;">LZCNT16rr</span>:</td></tr>
<tr><th id="1243">1243</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LZCNT32rr&apos; in namespace &apos;llvm::X86&apos;">LZCNT32rr</span>:</td></tr>
<tr><th id="1244">1244</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LZCNT64rr&apos; in namespace &apos;llvm::X86&apos;">LZCNT64rr</span>:</td></tr>
<tr><th id="1245">1245</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;POPCNT16rr&apos; in namespace &apos;llvm::X86&apos;">POPCNT16rr</span>:</td></tr>
<tr><th id="1246">1246</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;POPCNT32rr&apos; in namespace &apos;llvm::X86&apos;">POPCNT32rr</span>:</td></tr>
<tr><th id="1247">1247</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;POPCNT64rr&apos; in namespace &apos;llvm::X86&apos;">POPCNT64rr</span>:</td></tr>
<tr><th id="1248">1248</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZCNT16rr&apos; in namespace &apos;llvm::X86&apos;">TZCNT16rr</span>:</td></tr>
<tr><th id="1249">1249</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZCNT32rr&apos; in namespace &apos;llvm::X86&apos;">TZCNT32rr</span>:</td></tr>
<tr><th id="1250">1250</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZCNT64rr&apos; in namespace &apos;llvm::X86&apos;">TZCNT64rr</span>:</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>  <i>// Bit manipulation instructions are effectively combinations of basic</i></td></tr>
<tr><th id="1253">1253</th><td><i>  // arithmetic ops, and should still execute in constant time. These also</i></td></tr>
<tr><th id="1254">1254</th><td><i>  // set flags.</i></td></tr>
<tr><th id="1255">1255</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCFILL32rr&apos; in namespace &apos;llvm::X86&apos;">BLCFILL32rr</span>:</td></tr>
<tr><th id="1256">1256</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCFILL64rr&apos; in namespace &apos;llvm::X86&apos;">BLCFILL64rr</span>:</td></tr>
<tr><th id="1257">1257</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCI32rr&apos; in namespace &apos;llvm::X86&apos;">BLCI32rr</span>:</td></tr>
<tr><th id="1258">1258</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCI64rr&apos; in namespace &apos;llvm::X86&apos;">BLCI64rr</span>:</td></tr>
<tr><th id="1259">1259</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCIC32rr&apos; in namespace &apos;llvm::X86&apos;">BLCIC32rr</span>:</td></tr>
<tr><th id="1260">1260</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCIC64rr&apos; in namespace &apos;llvm::X86&apos;">BLCIC64rr</span>:</td></tr>
<tr><th id="1261">1261</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCMSK32rr&apos; in namespace &apos;llvm::X86&apos;">BLCMSK32rr</span>:</td></tr>
<tr><th id="1262">1262</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCMSK64rr&apos; in namespace &apos;llvm::X86&apos;">BLCMSK64rr</span>:</td></tr>
<tr><th id="1263">1263</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCS32rr&apos; in namespace &apos;llvm::X86&apos;">BLCS32rr</span>:</td></tr>
<tr><th id="1264">1264</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCS64rr&apos; in namespace &apos;llvm::X86&apos;">BLCS64rr</span>:</td></tr>
<tr><th id="1265">1265</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSFILL32rr&apos; in namespace &apos;llvm::X86&apos;">BLSFILL32rr</span>:</td></tr>
<tr><th id="1266">1266</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSFILL64rr&apos; in namespace &apos;llvm::X86&apos;">BLSFILL64rr</span>:</td></tr>
<tr><th id="1267">1267</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSI32rr&apos; in namespace &apos;llvm::X86&apos;">BLSI32rr</span>:</td></tr>
<tr><th id="1268">1268</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSI64rr&apos; in namespace &apos;llvm::X86&apos;">BLSI64rr</span>:</td></tr>
<tr><th id="1269">1269</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSIC32rr&apos; in namespace &apos;llvm::X86&apos;">BLSIC32rr</span>:</td></tr>
<tr><th id="1270">1270</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSIC64rr&apos; in namespace &apos;llvm::X86&apos;">BLSIC64rr</span>:</td></tr>
<tr><th id="1271">1271</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSMSK32rr&apos; in namespace &apos;llvm::X86&apos;">BLSMSK32rr</span>:</td></tr>
<tr><th id="1272">1272</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSMSK64rr&apos; in namespace &apos;llvm::X86&apos;">BLSMSK64rr</span>:</td></tr>
<tr><th id="1273">1273</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSR32rr&apos; in namespace &apos;llvm::X86&apos;">BLSR32rr</span>:</td></tr>
<tr><th id="1274">1274</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSR64rr&apos; in namespace &apos;llvm::X86&apos;">BLSR64rr</span>:</td></tr>
<tr><th id="1275">1275</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZMSK32rr&apos; in namespace &apos;llvm::X86&apos;">TZMSK32rr</span>:</td></tr>
<tr><th id="1276">1276</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZMSK64rr&apos; in namespace &apos;llvm::X86&apos;">TZMSK64rr</span>:</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <i>// Bit extracting and clearing instructions should execute in constant time,</i></td></tr>
<tr><th id="1279">1279</th><td><i>  // and set flags.</i></td></tr>
<tr><th id="1280">1280</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTR32rr&apos; in namespace &apos;llvm::X86&apos;">BEXTR32rr</span>:</td></tr>
<tr><th id="1281">1281</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTR64rr&apos; in namespace &apos;llvm::X86&apos;">BEXTR64rr</span>:</td></tr>
<tr><th id="1282">1282</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTRI32ri&apos; in namespace &apos;llvm::X86&apos;">BEXTRI32ri</span>:</td></tr>
<tr><th id="1283">1283</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTRI64ri&apos; in namespace &apos;llvm::X86&apos;">BEXTRI64ri</span>:</td></tr>
<tr><th id="1284">1284</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BZHI32rr&apos; in namespace &apos;llvm::X86&apos;">BZHI32rr</span>:</td></tr>
<tr><th id="1285">1285</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BZHI64rr&apos; in namespace &apos;llvm::X86&apos;">BZHI64rr</span>:</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <i>// Shift and rotate.</i></td></tr>
<tr><th id="1288">1288</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ROL8r1&apos; in namespace &apos;llvm::X86&apos;">ROL8r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROL16r1&apos; in namespace &apos;llvm::X86&apos;">ROL16r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROL32r1&apos; in namespace &apos;llvm::X86&apos;">ROL32r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROL64r1&apos; in namespace &apos;llvm::X86&apos;">ROL64r1</span>:</td></tr>
<tr><th id="1289">1289</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ROL8rCL&apos; in namespace &apos;llvm::X86&apos;">ROL8rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ROL16rCL&apos; in namespace &apos;llvm::X86&apos;">ROL16rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ROL32rCL&apos; in namespace &apos;llvm::X86&apos;">ROL32rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ROL64rCL&apos; in namespace &apos;llvm::X86&apos;">ROL64rCL</span>:</td></tr>
<tr><th id="1290">1290</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ROL8ri&apos; in namespace &apos;llvm::X86&apos;">ROL8ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROL16ri&apos; in namespace &apos;llvm::X86&apos;">ROL16ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROL32ri&apos; in namespace &apos;llvm::X86&apos;">ROL32ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROL64ri&apos; in namespace &apos;llvm::X86&apos;">ROL64ri</span>:</td></tr>
<tr><th id="1291">1291</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ROR8r1&apos; in namespace &apos;llvm::X86&apos;">ROR8r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROR16r1&apos; in namespace &apos;llvm::X86&apos;">ROR16r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROR32r1&apos; in namespace &apos;llvm::X86&apos;">ROR32r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROR64r1&apos; in namespace &apos;llvm::X86&apos;">ROR64r1</span>:</td></tr>
<tr><th id="1292">1292</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ROR8rCL&apos; in namespace &apos;llvm::X86&apos;">ROR8rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ROR16rCL&apos; in namespace &apos;llvm::X86&apos;">ROR16rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ROR32rCL&apos; in namespace &apos;llvm::X86&apos;">ROR32rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ROR64rCL&apos; in namespace &apos;llvm::X86&apos;">ROR64rCL</span>:</td></tr>
<tr><th id="1293">1293</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ROR8ri&apos; in namespace &apos;llvm::X86&apos;">ROR8ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROR16ri&apos; in namespace &apos;llvm::X86&apos;">ROR16ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROR32ri&apos; in namespace &apos;llvm::X86&apos;">ROR32ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ROR64ri&apos; in namespace &apos;llvm::X86&apos;">ROR64ri</span>:</td></tr>
<tr><th id="1294">1294</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SAR8r1&apos; in namespace &apos;llvm::X86&apos;">SAR8r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SAR16r1&apos; in namespace &apos;llvm::X86&apos;">SAR16r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SAR32r1&apos; in namespace &apos;llvm::X86&apos;">SAR32r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SAR64r1&apos; in namespace &apos;llvm::X86&apos;">SAR64r1</span>:</td></tr>
<tr><th id="1295">1295</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SAR8rCL&apos; in namespace &apos;llvm::X86&apos;">SAR8rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SAR16rCL&apos; in namespace &apos;llvm::X86&apos;">SAR16rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SAR32rCL&apos; in namespace &apos;llvm::X86&apos;">SAR32rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SAR64rCL&apos; in namespace &apos;llvm::X86&apos;">SAR64rCL</span>:</td></tr>
<tr><th id="1296">1296</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SAR8ri&apos; in namespace &apos;llvm::X86&apos;">SAR8ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SAR16ri&apos; in namespace &apos;llvm::X86&apos;">SAR16ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SAR32ri&apos; in namespace &apos;llvm::X86&apos;">SAR32ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SAR64ri&apos; in namespace &apos;llvm::X86&apos;">SAR64ri</span>:</td></tr>
<tr><th id="1297">1297</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHL8r1&apos; in namespace &apos;llvm::X86&apos;">SHL8r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHL16r1&apos; in namespace &apos;llvm::X86&apos;">SHL16r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHL32r1&apos; in namespace &apos;llvm::X86&apos;">SHL32r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHL64r1&apos; in namespace &apos;llvm::X86&apos;">SHL64r1</span>:</td></tr>
<tr><th id="1298">1298</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHL8rCL&apos; in namespace &apos;llvm::X86&apos;">SHL8rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHL16rCL&apos; in namespace &apos;llvm::X86&apos;">SHL16rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHL32rCL&apos; in namespace &apos;llvm::X86&apos;">SHL32rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHL64rCL&apos; in namespace &apos;llvm::X86&apos;">SHL64rCL</span>:</td></tr>
<tr><th id="1299">1299</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHL8ri&apos; in namespace &apos;llvm::X86&apos;">SHL8ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHL16ri&apos; in namespace &apos;llvm::X86&apos;">SHL16ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHL32ri&apos; in namespace &apos;llvm::X86&apos;">SHL32ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHL64ri&apos; in namespace &apos;llvm::X86&apos;">SHL64ri</span>:</td></tr>
<tr><th id="1300">1300</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHR8r1&apos; in namespace &apos;llvm::X86&apos;">SHR8r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHR16r1&apos; in namespace &apos;llvm::X86&apos;">SHR16r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHR32r1&apos; in namespace &apos;llvm::X86&apos;">SHR32r1</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHR64r1&apos; in namespace &apos;llvm::X86&apos;">SHR64r1</span>:</td></tr>
<tr><th id="1301">1301</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHR8rCL&apos; in namespace &apos;llvm::X86&apos;">SHR8rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHR16rCL&apos; in namespace &apos;llvm::X86&apos;">SHR16rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHR32rCL&apos; in namespace &apos;llvm::X86&apos;">SHR32rCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHR64rCL&apos; in namespace &apos;llvm::X86&apos;">SHR64rCL</span>:</td></tr>
<tr><th id="1302">1302</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHR8ri&apos; in namespace &apos;llvm::X86&apos;">SHR8ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHR16ri&apos; in namespace &apos;llvm::X86&apos;">SHR16ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHR32ri&apos; in namespace &apos;llvm::X86&apos;">SHR32ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SHR64ri&apos; in namespace &apos;llvm::X86&apos;">SHR64ri</span>:</td></tr>
<tr><th id="1303">1303</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHLD16rrCL&apos; in namespace &apos;llvm::X86&apos;">SHLD16rrCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHLD32rrCL&apos; in namespace &apos;llvm::X86&apos;">SHLD32rrCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHLD64rrCL&apos; in namespace &apos;llvm::X86&apos;">SHLD64rrCL</span>:</td></tr>
<tr><th id="1304">1304</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHLD16rri8&apos; in namespace &apos;llvm::X86&apos;">SHLD16rri8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHLD32rri8&apos; in namespace &apos;llvm::X86&apos;">SHLD32rri8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHLD64rri8&apos; in namespace &apos;llvm::X86&apos;">SHLD64rri8</span>:</td></tr>
<tr><th id="1305">1305</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHRD16rrCL&apos; in namespace &apos;llvm::X86&apos;">SHRD16rrCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHRD32rrCL&apos; in namespace &apos;llvm::X86&apos;">SHRD32rrCL</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHRD64rrCL&apos; in namespace &apos;llvm::X86&apos;">SHRD64rrCL</span>:</td></tr>
<tr><th id="1306">1306</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHRD16rri8&apos; in namespace &apos;llvm::X86&apos;">SHRD16rri8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHRD32rri8&apos; in namespace &apos;llvm::X86&apos;">SHRD32rri8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SHRD64rri8&apos; in namespace &apos;llvm::X86&apos;">SHRD64rri8</span>:</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <i>// Basic arithmetic is constant time on the input but does set flags.</i></td></tr>
<tr><th id="1309">1309</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC8rr&apos; in namespace &apos;llvm::X86&apos;">ADC8rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;ADC8ri&apos; in namespace &apos;llvm::X86&apos;">ADC8ri</span>:</td></tr>
<tr><th id="1310">1310</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC16rr&apos; in namespace &apos;llvm::X86&apos;">ADC16rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADC16ri&apos; in namespace &apos;llvm::X86&apos;">ADC16ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;ADC16ri8&apos; in namespace &apos;llvm::X86&apos;">ADC16ri8</span>:</td></tr>
<tr><th id="1311">1311</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC32rr&apos; in namespace &apos;llvm::X86&apos;">ADC32rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADC32ri&apos; in namespace &apos;llvm::X86&apos;">ADC32ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;ADC32ri8&apos; in namespace &apos;llvm::X86&apos;">ADC32ri8</span>:</td></tr>
<tr><th id="1312">1312</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC64rr&apos; in namespace &apos;llvm::X86&apos;">ADC64rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADC64ri8&apos; in namespace &apos;llvm::X86&apos;">ADC64ri8</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADC64ri32&apos; in namespace &apos;llvm::X86&apos;">ADC64ri32</span>:</td></tr>
<tr><th id="1313">1313</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD8rr&apos; in namespace &apos;llvm::X86&apos;">ADD8rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;ADD8ri&apos; in namespace &apos;llvm::X86&apos;">ADD8ri</span>:</td></tr>
<tr><th id="1314">1314</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16rr&apos; in namespace &apos;llvm::X86&apos;">ADD16rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri&apos; in namespace &apos;llvm::X86&apos;">ADD16ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri8&apos; in namespace &apos;llvm::X86&apos;">ADD16ri8</span>:</td></tr>
<tr><th id="1315">1315</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32rr&apos; in namespace &apos;llvm::X86&apos;">ADD32rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri8&apos; in namespace &apos;llvm::X86&apos;">ADD32ri8</span>:</td></tr>
<tr><th id="1316">1316</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64rr&apos; in namespace &apos;llvm::X86&apos;">ADD64rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri8&apos; in namespace &apos;llvm::X86&apos;">ADD64ri8</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri32&apos; in namespace &apos;llvm::X86&apos;">ADD64ri32</span>:</td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND8rr&apos; in namespace &apos;llvm::X86&apos;">AND8rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;AND8ri&apos; in namespace &apos;llvm::X86&apos;">AND8ri</span>:</td></tr>
<tr><th id="1318">1318</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND16rr&apos; in namespace &apos;llvm::X86&apos;">AND16rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;AND16ri&apos; in namespace &apos;llvm::X86&apos;">AND16ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;AND16ri8&apos; in namespace &apos;llvm::X86&apos;">AND16ri8</span>:</td></tr>
<tr><th id="1319">1319</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND32rr&apos; in namespace &apos;llvm::X86&apos;">AND32rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;AND32ri&apos; in namespace &apos;llvm::X86&apos;">AND32ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;AND32ri8&apos; in namespace &apos;llvm::X86&apos;">AND32ri8</span>:</td></tr>
<tr><th id="1320">1320</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND64rr&apos; in namespace &apos;llvm::X86&apos;">AND64rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;AND64ri8&apos; in namespace &apos;llvm::X86&apos;">AND64ri8</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;AND64ri32&apos; in namespace &apos;llvm::X86&apos;">AND64ri32</span>:</td></tr>
<tr><th id="1321">1321</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR8rr&apos; in namespace &apos;llvm::X86&apos;">OR8rr</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;OR8ri&apos; in namespace &apos;llvm::X86&apos;">OR8ri</span>:</td></tr>
<tr><th id="1322">1322</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR16rr&apos; in namespace &apos;llvm::X86&apos;">OR16rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;OR16ri&apos; in namespace &apos;llvm::X86&apos;">OR16ri</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;OR16ri8&apos; in namespace &apos;llvm::X86&apos;">OR16ri8</span>:</td></tr>
<tr><th id="1323">1323</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR32rr&apos; in namespace &apos;llvm::X86&apos;">OR32rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;OR32ri&apos; in namespace &apos;llvm::X86&apos;">OR32ri</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;OR32ri8&apos; in namespace &apos;llvm::X86&apos;">OR32ri8</span>:</td></tr>
<tr><th id="1324">1324</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR64rr&apos; in namespace &apos;llvm::X86&apos;">OR64rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;OR64ri8&apos; in namespace &apos;llvm::X86&apos;">OR64ri8</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;OR64ri32&apos; in namespace &apos;llvm::X86&apos;">OR64ri32</span>:</td></tr>
<tr><th id="1325">1325</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB8rr&apos; in namespace &apos;llvm::X86&apos;">SBB8rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;SBB8ri&apos; in namespace &apos;llvm::X86&apos;">SBB8ri</span>:</td></tr>
<tr><th id="1326">1326</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB16rr&apos; in namespace &apos;llvm::X86&apos;">SBB16rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SBB16ri&apos; in namespace &apos;llvm::X86&apos;">SBB16ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;SBB16ri8&apos; in namespace &apos;llvm::X86&apos;">SBB16ri8</span>:</td></tr>
<tr><th id="1327">1327</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB32rr&apos; in namespace &apos;llvm::X86&apos;">SBB32rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SBB32ri&apos; in namespace &apos;llvm::X86&apos;">SBB32ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;SBB32ri8&apos; in namespace &apos;llvm::X86&apos;">SBB32ri8</span>:</td></tr>
<tr><th id="1328">1328</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB64rr&apos; in namespace &apos;llvm::X86&apos;">SBB64rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SBB64ri8&apos; in namespace &apos;llvm::X86&apos;">SBB64ri8</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SBB64ri32&apos; in namespace &apos;llvm::X86&apos;">SBB64ri32</span>:</td></tr>
<tr><th id="1329">1329</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB8rr&apos; in namespace &apos;llvm::X86&apos;">SUB8rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;SUB8ri&apos; in namespace &apos;llvm::X86&apos;">SUB8ri</span>:</td></tr>
<tr><th id="1330">1330</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB16rr&apos; in namespace &apos;llvm::X86&apos;">SUB16rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SUB16ri&apos; in namespace &apos;llvm::X86&apos;">SUB16ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;SUB16ri8&apos; in namespace &apos;llvm::X86&apos;">SUB16ri8</span>:</td></tr>
<tr><th id="1331">1331</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB32rr&apos; in namespace &apos;llvm::X86&apos;">SUB32rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SUB32ri&apos; in namespace &apos;llvm::X86&apos;">SUB32ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;SUB32ri8&apos; in namespace &apos;llvm::X86&apos;">SUB32ri8</span>:</td></tr>
<tr><th id="1332">1332</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB64rr&apos; in namespace &apos;llvm::X86&apos;">SUB64rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SUB64ri8&apos; in namespace &apos;llvm::X86&apos;">SUB64ri8</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;SUB64ri32&apos; in namespace &apos;llvm::X86&apos;">SUB64ri32</span>:</td></tr>
<tr><th id="1333">1333</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR8rr&apos; in namespace &apos;llvm::X86&apos;">XOR8rr</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;XOR8ri&apos; in namespace &apos;llvm::X86&apos;">XOR8ri</span>:</td></tr>
<tr><th id="1334">1334</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR16rr&apos; in namespace &apos;llvm::X86&apos;">XOR16rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;XOR16ri&apos; in namespace &apos;llvm::X86&apos;">XOR16ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;XOR16ri8&apos; in namespace &apos;llvm::X86&apos;">XOR16ri8</span>:</td></tr>
<tr><th id="1335">1335</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR32rr&apos; in namespace &apos;llvm::X86&apos;">XOR32rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;XOR32ri&apos; in namespace &apos;llvm::X86&apos;">XOR32ri</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;XOR32ri8&apos; in namespace &apos;llvm::X86&apos;">XOR32ri8</span>:</td></tr>
<tr><th id="1336">1336</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR64rr&apos; in namespace &apos;llvm::X86&apos;">XOR64rr</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;XOR64ri8&apos; in namespace &apos;llvm::X86&apos;">XOR64ri8</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;XOR64ri32&apos; in namespace &apos;llvm::X86&apos;">XOR64ri32</span>:</td></tr>
<tr><th id="1337">1337</th><td>  <i>// Arithmetic with just 32-bit and 64-bit variants and no immediates.</i></td></tr>
<tr><th id="1338">1338</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX32rr&apos; in namespace &apos;llvm::X86&apos;">ADCX32rr</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADCX64rr&apos; in namespace &apos;llvm::X86&apos;">ADCX64rr</span>:</td></tr>
<tr><th id="1339">1339</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX32rr&apos; in namespace &apos;llvm::X86&apos;">ADOX32rr</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADOX64rr&apos; in namespace &apos;llvm::X86&apos;">ADOX64rr</span>:</td></tr>
<tr><th id="1340">1340</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ANDN32rr&apos; in namespace &apos;llvm::X86&apos;">ANDN32rr</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ANDN64rr&apos; in namespace &apos;llvm::X86&apos;">ANDN64rr</span>:</td></tr>
<tr><th id="1341">1341</th><td>  <i>// Unary arithmetic operations.</i></td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;DEC8r&apos; in namespace &apos;llvm::X86&apos;">DEC8r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DEC16r&apos; in namespace &apos;llvm::X86&apos;">DEC16r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DEC32r&apos; in namespace &apos;llvm::X86&apos;">DEC32r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;DEC64r&apos; in namespace &apos;llvm::X86&apos;">DEC64r</span>:</td></tr>
<tr><th id="1343">1343</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;INC8r&apos; in namespace &apos;llvm::X86&apos;">INC8r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;INC16r&apos; in namespace &apos;llvm::X86&apos;">INC16r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;INC32r&apos; in namespace &apos;llvm::X86&apos;">INC32r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;INC64r&apos; in namespace &apos;llvm::X86&apos;">INC64r</span>:</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;NEG8r&apos; in namespace &apos;llvm::X86&apos;">NEG8r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;NEG16r&apos; in namespace &apos;llvm::X86&apos;">NEG16r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;NEG32r&apos; in namespace &apos;llvm::X86&apos;">NEG32r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;NEG64r&apos; in namespace &apos;llvm::X86&apos;">NEG64r</span>:</td></tr>
<tr><th id="1345">1345</th><td>    <i>// Check whether the EFLAGS implicit-def is dead. We assume that this will</i></td></tr>
<tr><th id="1346">1346</th><td><i>    // always find the implicit-def because this code should only be reached</i></td></tr>
<tr><th id="1347">1347</th><td><i>    // for instructions that do in fact implicitly def this.</i></td></tr>
<tr><th id="1348">1348</th><td>    <b>if</b> (!MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)-&gt;isDead()) {</td></tr>
<tr><th id="1349">1349</th><td>      <i>// If we would clobber EFLAGS that are used, just bail for now.</i></td></tr>
<tr><th id="1350">1350</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;    Unable to harden post-load due to EFLAGS: &quot;; MI.dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    Unable to harden post-load due to EFLAGS: "</q>;</td></tr>
<tr><th id="1351">1351</th><td>                 MI.dump(); dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1352">1352</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1353">1353</th><td>    }</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>    <i>// Otherwise, fallthrough to handle these the same as instructions that</i></td></tr>
<tr><th id="1356">1356</th><td><i>    // don't set EFLAGS.</i></td></tr>
<tr><th id="1357">1357</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <i>// Unlike other arithmetic, NOT doesn't set EFLAGS.</i></td></tr>
<tr><th id="1360">1360</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;NOT8r&apos; in namespace &apos;llvm::X86&apos;">NOT8r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;NOT16r&apos; in namespace &apos;llvm::X86&apos;">NOT16r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;NOT32r&apos; in namespace &apos;llvm::X86&apos;">NOT32r</span>: <b>case</b> X86::<span class='error' title="no member named &apos;NOT64r&apos; in namespace &apos;llvm::X86&apos;">NOT64r</span>:</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <i>// Various move instructions used to zero or sign extend things. Note that we</i></td></tr>
<tr><th id="1363">1363</th><td><i>  // intentionally don't support the _NOREX variants as we can't handle that</i></td></tr>
<tr><th id="1364">1364</th><td><i>  // register constraint anyways.</i></td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>:</td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rr8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rr16</span>:</td></tr>
<tr><th id="1367">1367</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rr8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rr16&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rr16</span>: <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rr32&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rr32</span>:</td></tr>
<tr><th id="1368">1368</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>:</td></tr>
<tr><th id="1369">1369</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr16</span>:</td></tr>
<tr><th id="1370">1370</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX64rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rr8</span>: <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX64rr16&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rr16</span>:</td></tr>
<tr><th id="1371">1371</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV32rr&apos; in namespace &apos;llvm::X86&apos;">MOV32rr</span>:</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <i>// Arithmetic instructions that are both constant time and don't set flags.</i></td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;RORX32ri&apos; in namespace &apos;llvm::X86&apos;">RORX32ri</span>:</td></tr>
<tr><th id="1375">1375</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;RORX64ri&apos; in namespace &apos;llvm::X86&apos;">RORX64ri</span>:</td></tr>
<tr><th id="1376">1376</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SARX32rr&apos; in namespace &apos;llvm::X86&apos;">SARX32rr</span>:</td></tr>
<tr><th id="1377">1377</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SARX64rr&apos; in namespace &apos;llvm::X86&apos;">SARX64rr</span>:</td></tr>
<tr><th id="1378">1378</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHLX32rr&apos; in namespace &apos;llvm::X86&apos;">SHLX32rr</span>:</td></tr>
<tr><th id="1379">1379</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHLX64rr&apos; in namespace &apos;llvm::X86&apos;">SHLX64rr</span>:</td></tr>
<tr><th id="1380">1380</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHRX32rr&apos; in namespace &apos;llvm::X86&apos;">SHRX32rr</span>:</td></tr>
<tr><th id="1381">1381</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHRX64rr&apos; in namespace &apos;llvm::X86&apos;">SHRX64rr</span>:</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <i>// LEA doesn't actually access memory, and its arithmetic is constant time.</i></td></tr>
<tr><th id="1384">1384</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA16r&apos; in namespace &apos;llvm::X86&apos;">LEA16r</span>:</td></tr>
<tr><th id="1385">1385</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>:</td></tr>
<tr><th id="1386">1386</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>:</td></tr>
<tr><th id="1387">1387</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>:</td></tr>
<tr><th id="1388">1388</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1389">1389</th><td>  }</td></tr>
<tr><th id="1390">1390</th><td>}</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// Returns true if the instruction has no behavior (specified or otherwise)</i></td></tr>
<tr><th id="1393">1393</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// that is based on the value loaded from memory or the value of any</i></td></tr>
<tr><th id="1394">1394</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// non-address register operands.</i></td></tr>
<tr><th id="1395">1395</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1396">1396</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// For example, if the latency of the instruction is dependent on the</i></td></tr>
<tr><th id="1397">1397</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// particular bits set in any of the registers *or* any of the bits loaded from</i></td></tr>
<tr><th id="1398">1398</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// memory.</i></td></tr>
<tr><th id="1399">1399</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1400">1400</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// A classical example of something that is inherently not data invariant is an</i></td></tr>
<tr><th id="1401">1401</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// indirect jump -- the destination is loaded into icache based on the bits set</i></td></tr>
<tr><th id="1402">1402</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// in the jump destination register.</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc" data-doc="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">/// FIXME: This should become part of our instruction tables.</i></td></tr>
<tr><th id="1405">1405</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE" title='isDataInvariantLoad' data-type='bool isDataInvariantLoad(llvm::MachineInstr &amp; MI)' data-ref="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">isDataInvariantLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="171MI">MI</dfn>) {</td></tr>
<tr><th id="1406">1406</th><td>  <b>switch</b> (<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1407">1407</th><td>  <b>default</b>:</td></tr>
<tr><th id="1408">1408</th><td>    <i>// By default, assume that the load will immediately leak.</i></td></tr>
<tr><th id="1409">1409</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>  <i>// On x86 it is believed that imul is constant time w.r.t. the loaded data.</i></td></tr>
<tr><th id="1412">1412</th><td><i>  // However, they set flags and are perhaps the most surprisingly constant</i></td></tr>
<tr><th id="1413">1413</th><td><i>  // time operations so we call them out here separately.</i></td></tr>
<tr><th id="1414">1414</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL16rm&apos; in namespace &apos;llvm::X86&apos;">IMUL16rm</span>:</td></tr>
<tr><th id="1415">1415</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL16rmi8&apos; in namespace &apos;llvm::X86&apos;">IMUL16rmi8</span>:</td></tr>
<tr><th id="1416">1416</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL16rmi&apos; in namespace &apos;llvm::X86&apos;">IMUL16rmi</span>:</td></tr>
<tr><th id="1417">1417</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL32rm&apos; in namespace &apos;llvm::X86&apos;">IMUL32rm</span>:</td></tr>
<tr><th id="1418">1418</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL32rmi8&apos; in namespace &apos;llvm::X86&apos;">IMUL32rmi8</span>:</td></tr>
<tr><th id="1419">1419</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL32rmi&apos; in namespace &apos;llvm::X86&apos;">IMUL32rmi</span>:</td></tr>
<tr><th id="1420">1420</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL64rm&apos; in namespace &apos;llvm::X86&apos;">IMUL64rm</span>:</td></tr>
<tr><th id="1421">1421</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL64rmi32&apos; in namespace &apos;llvm::X86&apos;">IMUL64rmi32</span>:</td></tr>
<tr><th id="1422">1422</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;IMUL64rmi8&apos; in namespace &apos;llvm::X86&apos;">IMUL64rmi8</span>:</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>  <i>// Bit scanning and counting instructions that are somewhat surprisingly</i></td></tr>
<tr><th id="1425">1425</th><td><i>  // constant time as they scan across bits and do other fairly complex</i></td></tr>
<tr><th id="1426">1426</th><td><i>  // operations like popcnt, but are believed to be constant time on x86.</i></td></tr>
<tr><th id="1427">1427</th><td><i>  // However, these set flags.</i></td></tr>
<tr><th id="1428">1428</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSF16rm&apos; in namespace &apos;llvm::X86&apos;">BSF16rm</span>:</td></tr>
<tr><th id="1429">1429</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSF32rm&apos; in namespace &apos;llvm::X86&apos;">BSF32rm</span>:</td></tr>
<tr><th id="1430">1430</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSF64rm&apos; in namespace &apos;llvm::X86&apos;">BSF64rm</span>:</td></tr>
<tr><th id="1431">1431</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSR16rm&apos; in namespace &apos;llvm::X86&apos;">BSR16rm</span>:</td></tr>
<tr><th id="1432">1432</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSR32rm&apos; in namespace &apos;llvm::X86&apos;">BSR32rm</span>:</td></tr>
<tr><th id="1433">1433</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BSR64rm&apos; in namespace &apos;llvm::X86&apos;">BSR64rm</span>:</td></tr>
<tr><th id="1434">1434</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LZCNT16rm&apos; in namespace &apos;llvm::X86&apos;">LZCNT16rm</span>:</td></tr>
<tr><th id="1435">1435</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LZCNT32rm&apos; in namespace &apos;llvm::X86&apos;">LZCNT32rm</span>:</td></tr>
<tr><th id="1436">1436</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LZCNT64rm&apos; in namespace &apos;llvm::X86&apos;">LZCNT64rm</span>:</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;POPCNT16rm&apos; in namespace &apos;llvm::X86&apos;">POPCNT16rm</span>:</td></tr>
<tr><th id="1438">1438</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;POPCNT32rm&apos; in namespace &apos;llvm::X86&apos;">POPCNT32rm</span>:</td></tr>
<tr><th id="1439">1439</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;POPCNT64rm&apos; in namespace &apos;llvm::X86&apos;">POPCNT64rm</span>:</td></tr>
<tr><th id="1440">1440</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZCNT16rm&apos; in namespace &apos;llvm::X86&apos;">TZCNT16rm</span>:</td></tr>
<tr><th id="1441">1441</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZCNT32rm&apos; in namespace &apos;llvm::X86&apos;">TZCNT32rm</span>:</td></tr>
<tr><th id="1442">1442</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZCNT64rm&apos; in namespace &apos;llvm::X86&apos;">TZCNT64rm</span>:</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <i>// Bit manipulation instructions are effectively combinations of basic</i></td></tr>
<tr><th id="1445">1445</th><td><i>  // arithmetic ops, and should still execute in constant time. These also</i></td></tr>
<tr><th id="1446">1446</th><td><i>  // set flags.</i></td></tr>
<tr><th id="1447">1447</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCFILL32rm&apos; in namespace &apos;llvm::X86&apos;">BLCFILL32rm</span>:</td></tr>
<tr><th id="1448">1448</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCFILL64rm&apos; in namespace &apos;llvm::X86&apos;">BLCFILL64rm</span>:</td></tr>
<tr><th id="1449">1449</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCI32rm&apos; in namespace &apos;llvm::X86&apos;">BLCI32rm</span>:</td></tr>
<tr><th id="1450">1450</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCI64rm&apos; in namespace &apos;llvm::X86&apos;">BLCI64rm</span>:</td></tr>
<tr><th id="1451">1451</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCIC32rm&apos; in namespace &apos;llvm::X86&apos;">BLCIC32rm</span>:</td></tr>
<tr><th id="1452">1452</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCIC64rm&apos; in namespace &apos;llvm::X86&apos;">BLCIC64rm</span>:</td></tr>
<tr><th id="1453">1453</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCMSK32rm&apos; in namespace &apos;llvm::X86&apos;">BLCMSK32rm</span>:</td></tr>
<tr><th id="1454">1454</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCMSK64rm&apos; in namespace &apos;llvm::X86&apos;">BLCMSK64rm</span>:</td></tr>
<tr><th id="1455">1455</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCS32rm&apos; in namespace &apos;llvm::X86&apos;">BLCS32rm</span>:</td></tr>
<tr><th id="1456">1456</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLCS64rm&apos; in namespace &apos;llvm::X86&apos;">BLCS64rm</span>:</td></tr>
<tr><th id="1457">1457</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSFILL32rm&apos; in namespace &apos;llvm::X86&apos;">BLSFILL32rm</span>:</td></tr>
<tr><th id="1458">1458</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSFILL64rm&apos; in namespace &apos;llvm::X86&apos;">BLSFILL64rm</span>:</td></tr>
<tr><th id="1459">1459</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSI32rm&apos; in namespace &apos;llvm::X86&apos;">BLSI32rm</span>:</td></tr>
<tr><th id="1460">1460</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSI64rm&apos; in namespace &apos;llvm::X86&apos;">BLSI64rm</span>:</td></tr>
<tr><th id="1461">1461</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSIC32rm&apos; in namespace &apos;llvm::X86&apos;">BLSIC32rm</span>:</td></tr>
<tr><th id="1462">1462</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSIC64rm&apos; in namespace &apos;llvm::X86&apos;">BLSIC64rm</span>:</td></tr>
<tr><th id="1463">1463</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSMSK32rm&apos; in namespace &apos;llvm::X86&apos;">BLSMSK32rm</span>:</td></tr>
<tr><th id="1464">1464</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSMSK64rm&apos; in namespace &apos;llvm::X86&apos;">BLSMSK64rm</span>:</td></tr>
<tr><th id="1465">1465</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSR32rm&apos; in namespace &apos;llvm::X86&apos;">BLSR32rm</span>:</td></tr>
<tr><th id="1466">1466</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BLSR64rm&apos; in namespace &apos;llvm::X86&apos;">BLSR64rm</span>:</td></tr>
<tr><th id="1467">1467</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZMSK32rm&apos; in namespace &apos;llvm::X86&apos;">TZMSK32rm</span>:</td></tr>
<tr><th id="1468">1468</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TZMSK64rm&apos; in namespace &apos;llvm::X86&apos;">TZMSK64rm</span>:</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>  <i>// Bit extracting and clearing instructions should execute in constant time,</i></td></tr>
<tr><th id="1471">1471</th><td><i>  // and set flags.</i></td></tr>
<tr><th id="1472">1472</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTR32rm&apos; in namespace &apos;llvm::X86&apos;">BEXTR32rm</span>:</td></tr>
<tr><th id="1473">1473</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTR64rm&apos; in namespace &apos;llvm::X86&apos;">BEXTR64rm</span>:</td></tr>
<tr><th id="1474">1474</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTRI32mi&apos; in namespace &apos;llvm::X86&apos;">BEXTRI32mi</span>:</td></tr>
<tr><th id="1475">1475</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BEXTRI64mi&apos; in namespace &apos;llvm::X86&apos;">BEXTRI64mi</span>:</td></tr>
<tr><th id="1476">1476</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BZHI32rm&apos; in namespace &apos;llvm::X86&apos;">BZHI32rm</span>:</td></tr>
<tr><th id="1477">1477</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;BZHI64rm&apos; in namespace &apos;llvm::X86&apos;">BZHI64rm</span>:</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>  <i>// Basic arithmetic is constant time on the input but does set flags.</i></td></tr>
<tr><th id="1480">1480</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC8rm&apos; in namespace &apos;llvm::X86&apos;">ADC8rm</span>:</td></tr>
<tr><th id="1481">1481</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC16rm&apos; in namespace &apos;llvm::X86&apos;">ADC16rm</span>:</td></tr>
<tr><th id="1482">1482</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC32rm&apos; in namespace &apos;llvm::X86&apos;">ADC32rm</span>:</td></tr>
<tr><th id="1483">1483</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC64rm&apos; in namespace &apos;llvm::X86&apos;">ADC64rm</span>:</td></tr>
<tr><th id="1484">1484</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX32rm&apos; in namespace &apos;llvm::X86&apos;">ADCX32rm</span>:</td></tr>
<tr><th id="1485">1485</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX64rm&apos; in namespace &apos;llvm::X86&apos;">ADCX64rm</span>:</td></tr>
<tr><th id="1486">1486</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD8rm&apos; in namespace &apos;llvm::X86&apos;">ADD8rm</span>:</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD16rm&apos; in namespace &apos;llvm::X86&apos;">ADD16rm</span>:</td></tr>
<tr><th id="1488">1488</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32rm&apos; in namespace &apos;llvm::X86&apos;">ADD32rm</span>:</td></tr>
<tr><th id="1489">1489</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD64rm&apos; in namespace &apos;llvm::X86&apos;">ADD64rm</span>:</td></tr>
<tr><th id="1490">1490</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX32rm&apos; in namespace &apos;llvm::X86&apos;">ADOX32rm</span>:</td></tr>
<tr><th id="1491">1491</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX64rm&apos; in namespace &apos;llvm::X86&apos;">ADOX64rm</span>:</td></tr>
<tr><th id="1492">1492</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND8rm&apos; in namespace &apos;llvm::X86&apos;">AND8rm</span>:</td></tr>
<tr><th id="1493">1493</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND16rm&apos; in namespace &apos;llvm::X86&apos;">AND16rm</span>:</td></tr>
<tr><th id="1494">1494</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND32rm&apos; in namespace &apos;llvm::X86&apos;">AND32rm</span>:</td></tr>
<tr><th id="1495">1495</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND64rm&apos; in namespace &apos;llvm::X86&apos;">AND64rm</span>:</td></tr>
<tr><th id="1496">1496</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ANDN32rm&apos; in namespace &apos;llvm::X86&apos;">ANDN32rm</span>:</td></tr>
<tr><th id="1497">1497</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ANDN64rm&apos; in namespace &apos;llvm::X86&apos;">ANDN64rm</span>:</td></tr>
<tr><th id="1498">1498</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR8rm&apos; in namespace &apos;llvm::X86&apos;">OR8rm</span>:</td></tr>
<tr><th id="1499">1499</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR16rm&apos; in namespace &apos;llvm::X86&apos;">OR16rm</span>:</td></tr>
<tr><th id="1500">1500</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR32rm&apos; in namespace &apos;llvm::X86&apos;">OR32rm</span>:</td></tr>
<tr><th id="1501">1501</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR64rm&apos; in namespace &apos;llvm::X86&apos;">OR64rm</span>:</td></tr>
<tr><th id="1502">1502</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB8rm&apos; in namespace &apos;llvm::X86&apos;">SBB8rm</span>:</td></tr>
<tr><th id="1503">1503</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB16rm&apos; in namespace &apos;llvm::X86&apos;">SBB16rm</span>:</td></tr>
<tr><th id="1504">1504</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB32rm&apos; in namespace &apos;llvm::X86&apos;">SBB32rm</span>:</td></tr>
<tr><th id="1505">1505</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB64rm&apos; in namespace &apos;llvm::X86&apos;">SBB64rm</span>:</td></tr>
<tr><th id="1506">1506</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB8rm&apos; in namespace &apos;llvm::X86&apos;">SUB8rm</span>:</td></tr>
<tr><th id="1507">1507</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB16rm&apos; in namespace &apos;llvm::X86&apos;">SUB16rm</span>:</td></tr>
<tr><th id="1508">1508</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB32rm&apos; in namespace &apos;llvm::X86&apos;">SUB32rm</span>:</td></tr>
<tr><th id="1509">1509</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB64rm&apos; in namespace &apos;llvm::X86&apos;">SUB64rm</span>:</td></tr>
<tr><th id="1510">1510</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR8rm&apos; in namespace &apos;llvm::X86&apos;">XOR8rm</span>:</td></tr>
<tr><th id="1511">1511</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR16rm&apos; in namespace &apos;llvm::X86&apos;">XOR16rm</span>:</td></tr>
<tr><th id="1512">1512</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR32rm&apos; in namespace &apos;llvm::X86&apos;">XOR32rm</span>:</td></tr>
<tr><th id="1513">1513</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR64rm&apos; in namespace &apos;llvm::X86&apos;">XOR64rm</span>:</td></tr>
<tr><th id="1514">1514</th><td>    <i>// Check whether the EFLAGS implicit-def is dead. We assume that this will</i></td></tr>
<tr><th id="1515">1515</th><td><i>    // always find the implicit-def because this code should only be reached</i></td></tr>
<tr><th id="1516">1516</th><td><i>    // for instructions that do in fact implicitly def this.</i></td></tr>
<tr><th id="1517">1517</th><td>    <b>if</b> (!MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)-&gt;isDead()) {</td></tr>
<tr><th id="1518">1518</th><td>      <i>// If we would clobber EFLAGS that are used, just bail for now.</i></td></tr>
<tr><th id="1519">1519</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;    Unable to harden post-load due to EFLAGS: &quot;; MI.dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    Unable to harden post-load due to EFLAGS: "</q>;</td></tr>
<tr><th id="1520">1520</th><td>                 MI.dump(); dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1521">1521</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1522">1522</th><td>    }</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <i>// Otherwise, fallthrough to handle these the same as instructions that</i></td></tr>
<tr><th id="1525">1525</th><td><i>    // don't set EFLAGS.</i></td></tr>
<tr><th id="1526">1526</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>  <i>// Integer multiply w/o affecting flags is still believed to be constant</i></td></tr>
<tr><th id="1529">1529</th><td><i>  // time on x86. Called out separately as this is among the most surprising</i></td></tr>
<tr><th id="1530">1530</th><td><i>  // instructions to exhibit that behavior.</i></td></tr>
<tr><th id="1531">1531</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MULX32rm&apos; in namespace &apos;llvm::X86&apos;">MULX32rm</span>:</td></tr>
<tr><th id="1532">1532</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MULX64rm&apos; in namespace &apos;llvm::X86&apos;">MULX64rm</span>:</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>  <i>// Arithmetic instructions that are both constant time and don't set flags.</i></td></tr>
<tr><th id="1535">1535</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;RORX32mi&apos; in namespace &apos;llvm::X86&apos;">RORX32mi</span>:</td></tr>
<tr><th id="1536">1536</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;RORX64mi&apos; in namespace &apos;llvm::X86&apos;">RORX64mi</span>:</td></tr>
<tr><th id="1537">1537</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SARX32rm&apos; in namespace &apos;llvm::X86&apos;">SARX32rm</span>:</td></tr>
<tr><th id="1538">1538</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SARX64rm&apos; in namespace &apos;llvm::X86&apos;">SARX64rm</span>:</td></tr>
<tr><th id="1539">1539</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHLX32rm&apos; in namespace &apos;llvm::X86&apos;">SHLX32rm</span>:</td></tr>
<tr><th id="1540">1540</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHLX64rm&apos; in namespace &apos;llvm::X86&apos;">SHLX64rm</span>:</td></tr>
<tr><th id="1541">1541</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHRX32rm&apos; in namespace &apos;llvm::X86&apos;">SHRX32rm</span>:</td></tr>
<tr><th id="1542">1542</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SHRX64rm&apos; in namespace &apos;llvm::X86&apos;">SHRX64rm</span>:</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>  <i>// Conversions are believed to be constant time and don't set flags.</i></td></tr>
<tr><th id="1545">1545</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTTSD2SI64rm&apos; in namespace &apos;llvm::X86&apos;">CVTTSD2SI64rm</span>: <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSD2SI64rm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SI64rm</span>: <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSD2SI64Zrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SI64Zrm</span>:</td></tr>
<tr><th id="1546">1546</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTTSD2SIrm&apos; in namespace &apos;llvm::X86&apos;">CVTTSD2SIrm</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSD2SIrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SIrm</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSD2SIZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2SIZrm</span>:</td></tr>
<tr><th id="1547">1547</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTTSS2SI64rm&apos; in namespace &apos;llvm::X86&apos;">CVTTSS2SI64rm</span>: <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSS2SI64rm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SI64rm</span>: <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSS2SI64Zrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SI64Zrm</span>:</td></tr>
<tr><th id="1548">1548</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTTSS2SIrm&apos; in namespace &apos;llvm::X86&apos;">CVTTSS2SIrm</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSS2SIrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SIrm</span>:   <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSS2SIZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2SIZrm</span>:</td></tr>
<tr><th id="1549">1549</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTSI2SDrm&apos; in namespace &apos;llvm::X86&apos;">CVTSI2SDrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI2SDrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SDrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI2SDZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SDZrm</span>:</td></tr>
<tr><th id="1550">1550</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTSI2SSrm&apos; in namespace &apos;llvm::X86&apos;">CVTSI2SSrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI2SSrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SSrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI2SSZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI2SSZrm</span>:</td></tr>
<tr><th id="1551">1551</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTSI642SDrm&apos; in namespace &apos;llvm::X86&apos;">CVTSI642SDrm</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI642SDrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SDrm</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI642SDZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SDZrm</span>:</td></tr>
<tr><th id="1552">1552</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTSI642SSrm&apos; in namespace &apos;llvm::X86&apos;">CVTSI642SSrm</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI642SSrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SSrm</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSI642SSZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSI642SSZrm</span>:</td></tr>
<tr><th id="1553">1553</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTSS2SDrm&apos; in namespace &apos;llvm::X86&apos;">CVTSS2SDrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSS2SDrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSS2SDrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSS2SDZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSS2SDZrm</span>:</td></tr>
<tr><th id="1554">1554</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CVTSD2SSrm&apos; in namespace &apos;llvm::X86&apos;">CVTSD2SSrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSD2SSrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSD2SSrm</span>:    <b>case</b> X86::<span class='error' title="no member named &apos;VCVTSD2SSZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTSD2SSZrm</span>:</td></tr>
<tr><th id="1555">1555</th><td>  <i>// AVX512 added unsigned integer conversions.</i></td></tr>
<tr><th id="1556">1556</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSD2USI64Zrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2USI64Zrm</span>:</td></tr>
<tr><th id="1557">1557</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSD2USIZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSD2USIZrm</span>:</td></tr>
<tr><th id="1558">1558</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSS2USI64Zrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2USI64Zrm</span>:</td></tr>
<tr><th id="1559">1559</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTTSS2USIZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTTSS2USIZrm</span>:</td></tr>
<tr><th id="1560">1560</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTUSI2SDZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI2SDZrm</span>:</td></tr>
<tr><th id="1561">1561</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTUSI642SDZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI642SDZrm</span>:</td></tr>
<tr><th id="1562">1562</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTUSI2SSZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI2SSZrm</span>:</td></tr>
<tr><th id="1563">1563</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VCVTUSI642SSZrm&apos; in namespace &apos;llvm::X86&apos;">VCVTUSI642SSZrm</span>:</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td>  <i>// Loads to register don't set flags.</i></td></tr>
<tr><th id="1566">1566</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV8rm&apos; in namespace &apos;llvm::X86&apos;">MOV8rm</span>:</td></tr>
<tr><th id="1567">1567</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV8rm_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOV8rm_NOREX</span>:</td></tr>
<tr><th id="1568">1568</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV16rm&apos; in namespace &apos;llvm::X86&apos;">MOV16rm</span>:</td></tr>
<tr><th id="1569">1569</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>:</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>:</td></tr>
<tr><th id="1571">1571</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX16rm8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rm8</span>:</td></tr>
<tr><th id="1572">1572</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rm16&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rm16</span>:</td></tr>
<tr><th id="1573">1573</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rm8&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rm8</span>:</td></tr>
<tr><th id="1574">1574</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rm8_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rm8_NOREX</span>:</td></tr>
<tr><th id="1575">1575</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rm16&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rm16</span>:</td></tr>
<tr><th id="1576">1576</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rm32&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rm32</span>:</td></tr>
<tr><th id="1577">1577</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rm8&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rm8</span>:</td></tr>
<tr><th id="1578">1578</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX16rm8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rm8</span>:</td></tr>
<tr><th id="1579">1579</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX32rm16&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rm16</span>:</td></tr>
<tr><th id="1580">1580</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX32rm8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rm8</span>:</td></tr>
<tr><th id="1581">1581</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX32rm8_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rm8_NOREX</span>:</td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX64rm16&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rm16</span>:</td></tr>
<tr><th id="1583">1583</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVZX64rm8&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rm8</span>:</td></tr>
<tr><th id="1584">1584</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1585">1585</th><td>  }</td></tr>
<tr><th id="1586">1586</th><td>}</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isEFLAGSLiveRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_18TargetRegisterInfoE" title='isEFLAGSLive' data-type='bool isEFLAGSLive(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL12isEFLAGSLiveRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_18TargetRegisterInfoE">isEFLAGSLive</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="172MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="172MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="173I" title='I' data-type='MachineBasicBlock::iterator' data-ref="173I">I</dfn>,</td></tr>
<tr><th id="1589">1589</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="174TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="174TRI">TRI</dfn>) {</td></tr>
<tr><th id="1590">1590</th><td>  <i>// Check if EFLAGS are alive by seeing if there is a def of them or they</i></td></tr>
<tr><th id="1591">1591</th><td><i>  // live-in, and then seeing if that def is in turn used.</i></td></tr>
<tr><th id="1592">1592</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="175MI">MI</dfn> : <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>))) {</td></tr>
<tr><th id="1593">1593</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="176DefOp" title='DefOp' data-type='llvm::MachineOperand *' data-ref="176DefOp"><a class="local col6 ref" href="#176DefOp" title='DefOp' data-ref="176DefOp">DefOp</a></dfn> = MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)) {</td></tr>
<tr><th id="1594">1594</th><td>      <i>// If the def is dead, then EFLAGS is not live.</i></td></tr>
<tr><th id="1595">1595</th><td>      <b>if</b> (<a class="local col6 ref" href="#176DefOp" title='DefOp' data-ref="176DefOp">DefOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1596">1596</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>      <i>// Otherwise we've def'ed it, and it is live.</i></td></tr>
<tr><th id="1599">1599</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1600">1600</th><td>    }</td></tr>
<tr><th id="1601">1601</th><td>    <i>// While at this instruction, also check if we use and kill EFLAGS</i></td></tr>
<tr><th id="1602">1602</th><td><i>    // which means it isn't live.</i></td></tr>
<tr><th id="1603">1603</th><td>    <b>if</b> (MI.killsRegister(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, &amp;TRI))</td></tr>
<tr><th id="1604">1604</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1605">1605</th><td>  }</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>  <i>// If we didn't find anything conclusive (neither definitely alive or</i></td></tr>
<tr><th id="1608">1608</th><td><i>  // definitely dead) return whether it lives into the block.</i></td></tr>
<tr><th id="1609">1609</th><td>  <b>return</b> MBB.isLiveIn(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="1610">1610</th><td>}</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// Trace the predicate state through each of the blocks in the function,</i></td></tr>
<tr><th id="1613">1613</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// hardening everything necessary along the way.</i></td></tr>
<tr><th id="1614">1614</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="1615">1615</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// We call this routine once the initial predicate state has been established</i></td></tr>
<tr><th id="1616">1616</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// for each basic block in the function in the SSA updater. This routine traces</i></td></tr>
<tr><th id="1617">1617</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// it through the instructions within each basic block, and for non-returning</i></td></tr>
<tr><th id="1618">1618</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// blocks informs the SSA updater about the final state that lives out of the</i></td></tr>
<tr><th id="1619">1619</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// block. Along the way, it hardens any vulnerable instruction using the</i></td></tr>
<tr><th id="1620">1620</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// currently valid predicate state. We have to do these two things together</i></td></tr>
<tr><th id="1621">1621</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// because the SSA updater only works across blocks. Within a block, we track</i></td></tr>
<tr><th id="1622">1622</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// the current predicate state directly and update it as it changes.</i></td></tr>
<tr><th id="1623">1623</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="1624">1624</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// This operates in two passes over each block. First, we analyze the loads in</i></td></tr>
<tr><th id="1625">1625</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// the block to determine which strategy will be used to harden them: hardening</i></td></tr>
<tr><th id="1626">1626</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// the address or hardening the loaded value when loaded into a register</i></td></tr>
<tr><th id="1627">1627</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// amenable to hardening. We have to process these first because the two</i></td></tr>
<tr><th id="1628">1628</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// strategies may interact -- later hardening may change what strategy we wish</i></td></tr>
<tr><th id="1629">1629</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// to use. We also will analyze data dependencies between loads and avoid</i></td></tr>
<tr><th id="1630">1630</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// hardening those loads that are data dependent on a load with a hardened</i></td></tr>
<tr><th id="1631">1631</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// address. We also skip hardening loads already behind an LFENCE as that is</i></td></tr>
<tr><th id="1632">1632</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// sufficient to harden them against misspeculation.</i></td></tr>
<tr><th id="1633">1633</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="1634">1634</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// Second, we actively trace the predicate state through the block, applying</i></td></tr>
<tr><th id="1635">1635</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// the hardening steps we determined necessary in the first pass as we go.</i></td></tr>
<tr><th id="1636">1636</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="1637">1637</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// These two passes are applied to each basic block. We operate one block at a</i></td></tr>
<tr><th id="1638">1638</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">/// time to simplify reasoning about reachability and sequencing.</i></td></tr>
<tr><th id="1639">1639</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughBlocksAndHarden' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughBlocksAndHarden(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE">tracePredStateThroughBlocksAndHarden</dfn>(</td></tr>
<tr><th id="1640">1640</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="177MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="177MF">MF</dfn>) {</td></tr>
<tr><th id="1641">1641</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col8 decl" id="178HardenPostLoad" title='HardenPostLoad' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 16&gt;' data-ref="178HardenPostLoad">HardenPostLoad</dfn>;</td></tr>
<tr><th id="1642">1642</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col9 decl" id="179HardenLoadAddr" title='HardenLoadAddr' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 16&gt;' data-ref="179HardenLoadAddr">HardenLoadAddr</dfn>;</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="180HardenedAddrRegs" title='HardenedAddrRegs' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="180HardenedAddrRegs">HardenedAddrRegs</dfn>;</td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col1 decl" id="181AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-type='SmallDenseMap&lt;unsigned int, unsigned int, 32&gt;' data-ref="181AddrRegToHardenedReg">AddrRegToHardenedReg</dfn>;</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>  <i>// Track the set of load-dependent registers through the basic block. Because</i></td></tr>
<tr><th id="1649">1649</th><td><i>  // the values of these registers have an existing data dependency on a loaded</i></td></tr>
<tr><th id="1650">1650</th><td><i>  // value which we would have checked, we can omit any checks on them.</i></td></tr>
<tr><th id="1651">1651</th><td>  <a class="type" href="../../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <a class="ref fake" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectorC1Ev" title='llvm::SparseBitVector::SparseBitVector&lt;ElementSize&gt;' data-ref="_ZN4llvm15SparseBitVectorC1Ev"></a><dfn class="local col2 decl" id="182LoadDepRegs" title='LoadDepRegs' data-type='SparseBitVector&lt;&gt;' data-ref="182LoadDepRegs">LoadDepRegs</dfn>;</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="183MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="183MBB">MBB</dfn> : <a class="local col7 ref" href="#177MF" title='MF' data-ref="177MF">MF</a>) {</td></tr>
<tr><th id="1654">1654</th><td>    <i>// The first pass over the block: collect all the loads which can have their</i></td></tr>
<tr><th id="1655">1655</th><td><i>    // loaded value hardened and all the loads that instead need their address</i></td></tr>
<tr><th id="1656">1656</th><td><i>    // hardened. During this walk we propagate load dependence for address</i></td></tr>
<tr><th id="1657">1657</th><td><i>    // hardened loads and also look for LFENCE to stop hardening wherever</i></td></tr>
<tr><th id="1658">1658</th><td><i>    // possible. When deciding whether or not to harden the loaded value or not,</i></td></tr>
<tr><th id="1659">1659</th><td><i>    // we check to see if any registers used in the address will have been</i></td></tr>
<tr><th id="1660">1660</th><td><i>    // hardened at this point and if so, harden any remaining address registers</i></td></tr>
<tr><th id="1661">1661</th><td><i>    // as that often successfully re-uses hardened addresses and minimizes</i></td></tr>
<tr><th id="1662">1662</th><td><i>    // instructions.</i></td></tr>
<tr><th id="1663">1663</th><td><i>    //</i></td></tr>
<tr><th id="1664">1664</th><td><i>    // FIXME: We should consider an aggressive mode where we continue to keep as</i></td></tr>
<tr><th id="1665">1665</th><td><i>    // many loads value hardened even when some address register hardening would</i></td></tr>
<tr><th id="1666">1666</th><td><i>    // be free (due to reuse).</i></td></tr>
<tr><th id="1667">1667</th><td><i>    //</i></td></tr>
<tr><th id="1668">1668</th><td><i>    // Note that we only need this pass if we are actually hardening loads.</i></td></tr>
<tr><th id="1669">1669</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenLoads" title='HardenLoads' data-use='m' data-ref="HardenLoads">HardenLoads</a>)</td></tr>
<tr><th id="1670">1670</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="184MI">MI</dfn> : <a class="local col3 ref" href="#183MBB" title='MBB' data-ref="183MBB">MBB</a>) {</td></tr>
<tr><th id="1671">1671</th><td>        <i>// We naively assume that all def'ed registers of an instruction have</i></td></tr>
<tr><th id="1672">1672</th><td><i>        // a data dependency on all of their operands.</i></td></tr>
<tr><th id="1673">1673</th><td><i>        // FIXME: Do a more careful analysis of x86 to build a conservative</i></td></tr>
<tr><th id="1674">1674</th><td><i>        // model here.</i></td></tr>
<tr><th id="1675">1675</th><td>        <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>(), [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="185Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="185Op">Op</dfn>) {</td></tr>
<tr><th id="1676">1676</th><td>              <b>return</b> <a class="local col5 ref" href="#185Op" title='Op' data-ref="185Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#182LoadDepRegs" title='LoadDepRegs' data-ref="182LoadDepRegs">LoadDepRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col5 ref" href="#185Op" title='Op' data-ref="185Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1677">1677</th><td>            }))</td></tr>
<tr><th id="1678">1678</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="186Def" title='Def' data-type='llvm::MachineOperand &amp;' data-ref="186Def">Def</dfn> : <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>())</td></tr>
<tr><th id="1679">1679</th><td>            <b>if</b> (<a class="local col6 ref" href="#186Def" title='Def' data-ref="186Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1680">1680</th><td>              <a class="local col2 ref" href="#182LoadDepRegs" title='LoadDepRegs' data-ref="182LoadDepRegs">LoadDepRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col6 ref" href="#186Def" title='Def' data-ref="186Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td>        <i>// Both Intel and AMD are guiding that they will change the semantics of</i></td></tr>
<tr><th id="1683">1683</th><td><i>        // LFENCE to be a speculation barrier, so if we see an LFENCE, there is</i></td></tr>
<tr><th id="1684">1684</th><td><i>        // no more need to guard things in this block.</i></td></tr>
<tr><th id="1685">1685</th><td>        <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;LFENCE&apos; in namespace &apos;llvm::X86&apos;">LFENCE</span>)</td></tr>
<tr><th id="1686">1686</th><td>          <b>break</b>;</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>        <i>// If this instruction cannot load, nothing to do.</i></td></tr>
<tr><th id="1689">1689</th><td>        <b>if</b> (!<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1690">1690</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>        <i>// Some instructions which "load" are trivially safe or unimportant.</i></td></tr>
<tr><th id="1693">1693</th><td>        <b>if</b> (MI.getOpcode() == X86::<span class='error' title="no member named &apos;MFENCE&apos; in namespace &apos;llvm::X86&apos;">MFENCE</span>)</td></tr>
<tr><th id="1694">1694</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>        <i>// Extract the memory operand information about this instruction.</i></td></tr>
<tr><th id="1697">1697</th><td><i>        // FIXME: This doesn't handle loading pseudo instructions which we often</i></td></tr>
<tr><th id="1698">1698</th><td><i>        // could handle with similarly generic logic. We probably need to add an</i></td></tr>
<tr><th id="1699">1699</th><td><i>        // MI-layer routine similar to the MC-layer one we use here which maps</i></td></tr>
<tr><th id="1700">1700</th><td><i>        // pseudos much like this maps real instructions.</i></td></tr>
<tr><th id="1701">1701</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="187Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="187Desc">Desc</dfn> = <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1702">1702</th><td>        <em>int</em> <dfn class="local col8 decl" id="188MemRefBeginIdx" title='MemRefBeginIdx' data-type='int' data-ref="188MemRefBeginIdx">MemRefBeginIdx</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col7 ref" href="#187Desc" title='Desc' data-ref="187Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="1703">1703</th><td>        <b>if</b> (<a class="local col8 ref" href="#188MemRefBeginIdx" title='MemRefBeginIdx' data-ref="188MemRefBeginIdx">MemRefBeginIdx</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="1704">1704</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;WARNING: unable to harden loading instruction: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1705">1705</th><td>                         <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"WARNING: unable to harden loading instruction: "</q>;</td></tr>
<tr><th id="1706">1706</th><td>                     <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1707">1707</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1708">1708</th><td>        }</td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td>        <a class="local col8 ref" href="#188MemRefBeginIdx" title='MemRefBeginIdx' data-ref="188MemRefBeginIdx">MemRefBeginIdx</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col7 ref" href="#187Desc" title='Desc' data-ref="187Desc">Desc</a>);</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="189BaseMO" title='BaseMO' data-type='llvm::MachineOperand &amp;' data-ref="189BaseMO">BaseMO</dfn> =</td></tr>
<tr><th id="1713">1713</th><td>            <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#188MemRefBeginIdx" title='MemRefBeginIdx' data-ref="188MemRefBeginIdx">MemRefBeginIdx</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="1714">1714</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="190IndexMO" title='IndexMO' data-type='llvm::MachineOperand &amp;' data-ref="190IndexMO">IndexMO</dfn> =</td></tr>
<tr><th id="1715">1715</th><td>            <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#188MemRefBeginIdx" title='MemRefBeginIdx' data-ref="188MemRefBeginIdx">MemRefBeginIdx</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>        <i>// If we have at least one (non-frame-index, non-RIP) register operand,</i></td></tr>
<tr><th id="1718">1718</th><td><i>        // and neither operand is load-dependent, we need to check the load.</i></td></tr>
<tr><th id="1719">1719</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="191BaseReg" title='BaseReg' data-type='unsigned int' data-ref="191BaseReg">BaseReg</dfn> = <var>0</var>, <dfn class="local col2 decl" id="192IndexReg" title='IndexReg' data-type='unsigned int' data-ref="192IndexReg">IndexReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1720">1720</th><td>        <b>if</b> (!BaseMO.isFI() &amp;&amp; BaseMO.getReg() != X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> &amp;&amp;</td></tr>
<tr><th id="1721">1721</th><td>            BaseMO.getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>)</td></tr>
<tr><th id="1722">1722</th><td>          <a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a> = <a class="local col9 ref" href="#189BaseMO" title='BaseMO' data-ref="189BaseMO">BaseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1723">1723</th><td>        <b>if</b> (IndexMO.getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>)</td></tr>
<tr><th id="1724">1724</th><td>          <a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a> = <a class="local col0 ref" href="#190IndexMO" title='IndexMO' data-ref="190IndexMO">IndexMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>        <b>if</b> (!<a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a> &amp;&amp; !<a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a>)</td></tr>
<tr><th id="1727">1727</th><td>          <i>// No register operands!</i></td></tr>
<tr><th id="1728">1728</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td>        <i>// If any register operand is dependent, this load is dependent and we</i></td></tr>
<tr><th id="1731">1731</th><td><i>        // needn't check it.</i></td></tr>
<tr><th id="1732">1732</th><td><i>        // FIXME: Is this true in the case where we are hardening loads after</i></td></tr>
<tr><th id="1733">1733</th><td><i>        // they complete? Unclear, need to investigate.</i></td></tr>
<tr><th id="1734">1734</th><td>        <b>if</b> ((<a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a> &amp;&amp; <a class="local col2 ref" href="#182LoadDepRegs" title='LoadDepRegs' data-ref="182LoadDepRegs">LoadDepRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a>)) ||</td></tr>
<tr><th id="1735">1735</th><td>            (<a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a> &amp;&amp; <a class="local col2 ref" href="#182LoadDepRegs" title='LoadDepRegs' data-ref="182LoadDepRegs">LoadDepRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a>)))</td></tr>
<tr><th id="1736">1736</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>        <i>// If post-load hardening is enabled, this load is compatible with</i></td></tr>
<tr><th id="1739">1739</th><td><i>        // post-load hardening, and we aren't already going to harden one of the</i></td></tr>
<tr><th id="1740">1740</th><td><i>        // address registers, queue it up to be hardened post-load. Notably,</i></td></tr>
<tr><th id="1741">1741</th><td><i>        // even once hardened this won't introduce a useful dependency that</i></td></tr>
<tr><th id="1742">1742</th><td><i>        // could prune out subsequent loads.</i></td></tr>
<tr><th id="1743">1743</th><td>        <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnablePostLoadHardening" title='EnablePostLoadHardening' data-use='m' data-ref="EnablePostLoadHardening">EnablePostLoadHardening</a> &amp;&amp; <a class="tu ref" href="#_ZL19isDataInvariantLoadRN4llvm12MachineInstrE" title='isDataInvariantLoad' data-use='c' data-ref="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">isDataInvariantLoad</a>(<span class='refarg'><a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a></span>) &amp;&amp;</td></tr>
<tr><th id="1744">1744</th><td>            <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() == <var>1</var> &amp;&amp; <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1745">1745</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj">canHardenRegister</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1746">1746</th><td>            !<a class="local col0 ref" href="#180HardenedAddrRegs" title='HardenedAddrRegs' data-ref="180HardenedAddrRegs">HardenedAddrRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a>) &amp;&amp;</td></tr>
<tr><th id="1747">1747</th><td>            !<a class="local col0 ref" href="#180HardenedAddrRegs" title='HardenedAddrRegs' data-ref="180HardenedAddrRegs">HardenedAddrRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a>)) {</td></tr>
<tr><th id="1748">1748</th><td>          <a class="local col8 ref" href="#178HardenPostLoad" title='HardenPostLoad' data-ref="178HardenPostLoad">HardenPostLoad</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>);</td></tr>
<tr><th id="1749">1749</th><td>          <a class="local col0 ref" href="#180HardenedAddrRegs" title='HardenedAddrRegs' data-ref="180HardenedAddrRegs">HardenedAddrRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1750">1750</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1751">1751</th><td>        }</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>        <i>// Record this instruction for address hardening and record its register</i></td></tr>
<tr><th id="1754">1754</th><td><i>        // operands as being address-hardened.</i></td></tr>
<tr><th id="1755">1755</th><td>        <a class="local col9 ref" href="#179HardenLoadAddr" title='HardenLoadAddr' data-ref="179HardenLoadAddr">HardenLoadAddr</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>);</td></tr>
<tr><th id="1756">1756</th><td>        <b>if</b> (<a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1757">1757</th><td>          <a class="local col0 ref" href="#180HardenedAddrRegs" title='HardenedAddrRegs' data-ref="180HardenedAddrRegs">HardenedAddrRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col1 ref" href="#191BaseReg" title='BaseReg' data-ref="191BaseReg">BaseReg</a>);</td></tr>
<tr><th id="1758">1758</th><td>        <b>if</b> (<a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a>)</td></tr>
<tr><th id="1759">1759</th><td>          <a class="local col0 ref" href="#180HardenedAddrRegs" title='HardenedAddrRegs' data-ref="180HardenedAddrRegs">HardenedAddrRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col2 ref" href="#192IndexReg" title='IndexReg' data-ref="192IndexReg">IndexReg</a>);</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="193Def" title='Def' data-type='llvm::MachineOperand &amp;' data-ref="193Def">Def</dfn> : <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>())</td></tr>
<tr><th id="1762">1762</th><td>          <b>if</b> (<a class="local col3 ref" href="#193Def" title='Def' data-ref="193Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1763">1763</th><td>            <a class="local col2 ref" href="#182LoadDepRegs" title='LoadDepRegs' data-ref="182LoadDepRegs">LoadDepRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col3 ref" href="#193Def" title='Def' data-ref="193Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1764">1764</th><td>      }</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>    <i>// Now re-walk the instructions in the basic block, and apply whichever</i></td></tr>
<tr><th id="1767">1767</th><td><i>    // hardening strategy we have elected. Note that we do this in a second</i></td></tr>
<tr><th id="1768">1768</th><td><i>    // pass specifically so that we have the complete set of instructions for</i></td></tr>
<tr><th id="1769">1769</th><td><i>    // which we will do post-load hardening and can defer it in certain</i></td></tr>
<tr><th id="1770">1770</th><td><i>    // circumstances.</i></td></tr>
<tr><th id="1771">1771</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="194MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="194MI">MI</dfn> : <a class="local col3 ref" href="#183MBB" title='MBB' data-ref="183MBB">MBB</a>) {</td></tr>
<tr><th id="1772">1772</th><td>      <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenLoads" title='HardenLoads' data-use='m' data-ref="HardenLoads">HardenLoads</a>) {</td></tr>
<tr><th id="1773">1773</th><td>        <i>// We cannot both require hardening the def of a load and its address.</i></td></tr>
<tr><th id="1774">1774</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(HardenLoadAddr.count(&amp;MI) &amp;&amp; HardenPostLoad.count(&amp;MI)) &amp;&amp; &quot;Requested to harden both the address and def of a load!&quot;) ? void (0) : __assert_fail (&quot;!(HardenLoadAddr.count(&amp;MI) &amp;&amp; HardenPostLoad.count(&amp;MI)) &amp;&amp; \&quot;Requested to harden both the address and def of a load!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1775, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col9 ref" href="#179HardenLoadAddr" title='HardenLoadAddr' data-ref="179HardenLoadAddr">HardenLoadAddr</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>) &amp;&amp; <a class="local col8 ref" href="#178HardenPostLoad" title='HardenPostLoad' data-ref="178HardenPostLoad">HardenPostLoad</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>)) &amp;&amp;</td></tr>
<tr><th id="1775">1775</th><td>               <q>"Requested to harden both the address and def of a load!"</q>);</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td>        <i>// Check if this is a load whose address needs to be hardened.</i></td></tr>
<tr><th id="1778">1778</th><td>        <b>if</b> (<a class="local col9 ref" href="#179HardenLoadAddr" title='HardenLoadAddr' data-ref="179HardenLoadAddr">HardenLoadAddr</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(&amp;<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>)) {</td></tr>
<tr><th id="1779">1779</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="195Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="195Desc">Desc</dfn> = <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1780">1780</th><td>          <em>int</em> <dfn class="local col6 decl" id="196MemRefBeginIdx" title='MemRefBeginIdx' data-type='int' data-ref="196MemRefBeginIdx">MemRefBeginIdx</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col5 ref" href="#195Desc" title='Desc' data-ref="195Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="1781">1781</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MemRefBeginIdx &gt;= 0 &amp;&amp; &quot;Cannot have an invalid index here!&quot;) ? void (0) : __assert_fail (&quot;MemRefBeginIdx &gt;= 0 &amp;&amp; \&quot;Cannot have an invalid index here!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1781, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#196MemRefBeginIdx" title='MemRefBeginIdx' data-ref="196MemRefBeginIdx">MemRefBeginIdx</a> &gt;= <var>0</var> &amp;&amp; <q>"Cannot have an invalid index here!"</q>);</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>          <a class="local col6 ref" href="#196MemRefBeginIdx" title='MemRefBeginIdx' data-ref="196MemRefBeginIdx">MemRefBeginIdx</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col5 ref" href="#195Desc" title='Desc' data-ref="195Desc">Desc</a>);</td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="197BaseMO" title='BaseMO' data-type='llvm::MachineOperand &amp;' data-ref="197BaseMO">BaseMO</dfn> =</td></tr>
<tr><th id="1786">1786</th><td>              <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196MemRefBeginIdx" title='MemRefBeginIdx' data-ref="196MemRefBeginIdx">MemRefBeginIdx</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="1787">1787</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="198IndexMO" title='IndexMO' data-type='llvm::MachineOperand &amp;' data-ref="198IndexMO">IndexMO</dfn> =</td></tr>
<tr><th id="1788">1788</th><td>              <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196MemRefBeginIdx" title='MemRefBeginIdx' data-ref="196MemRefBeginIdx">MemRefBeginIdx</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="1789">1789</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenLoadAddr' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368">hardenLoadAddr</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#197BaseMO" title='BaseMO' data-ref="197BaseMO">BaseMO</a></span>, <span class='refarg'><a class="local col8 ref" href="#198IndexMO" title='IndexMO' data-ref="198IndexMO">IndexMO</a></span>, <span class='refarg'><a class="local col1 ref" href="#181AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="181AddrRegToHardenedReg">AddrRegToHardenedReg</a></span>);</td></tr>
<tr><th id="1790">1790</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1791">1791</th><td>        }</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>        <i>// Test if this instruction is one of our post load instructions (and</i></td></tr>
<tr><th id="1794">1794</th><td><i>        // remove it from the set if so).</i></td></tr>
<tr><th id="1795">1795</th><td>        <b>if</b> (<a class="local col8 ref" href="#178HardenPostLoad" title='HardenPostLoad' data-ref="178HardenPostLoad">HardenPostLoad</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(&amp;<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>)) {</td></tr>
<tr><th id="1796">1796</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isCall() &amp;&amp; &quot;Must not try to post-load harden a call!&quot;) ? void (0) : __assert_fail (&quot;!MI.isCall() &amp;&amp; \&quot;Must not try to post-load harden a call!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1796, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; <q>"Must not try to post-load harden a call!"</q>);</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>          <i>// If this is a data-invariant load, we want to try and sink any</i></td></tr>
<tr><th id="1799">1799</th><td><i>          // hardening as far as possible.</i></td></tr>
<tr><th id="1800">1800</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL19isDataInvariantLoadRN4llvm12MachineInstrE" title='isDataInvariantLoad' data-use='c' data-ref="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">isDataInvariantLoad</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>)) {</td></tr>
<tr><th id="1801">1801</th><td>            <i>// Sink the instruction we'll need to harden as far as we can down</i></td></tr>
<tr><th id="1802">1802</th><td><i>            // the graph.</i></td></tr>
<tr><th id="1803">1803</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="199SunkMI" title='SunkMI' data-type='llvm::MachineInstr *' data-ref="199SunkMI">SunkMI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::sinkPostLoadHardenedInst' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">sinkPostLoadHardenedInst</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#178HardenPostLoad" title='HardenPostLoad' data-ref="178HardenPostLoad">HardenPostLoad</a></span>);</td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td>            <i>// If we managed to sink this instruction, update everything so we</i></td></tr>
<tr><th id="1806">1806</th><td><i>            // harden that instruction when we reach it in the instruction</i></td></tr>
<tr><th id="1807">1807</th><td><i>            // sequence.</i></td></tr>
<tr><th id="1808">1808</th><td>            <b>if</b> (<a class="local col9 ref" href="#199SunkMI" title='SunkMI' data-ref="199SunkMI">SunkMI</a> != &amp;<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>) {</td></tr>
<tr><th id="1809">1809</th><td>              <i>// If in sinking there was no instruction needing to be hardened,</i></td></tr>
<tr><th id="1810">1810</th><td><i>              // we're done.</i></td></tr>
<tr><th id="1811">1811</th><td>              <b>if</b> (!<a class="local col9 ref" href="#199SunkMI" title='SunkMI' data-ref="199SunkMI">SunkMI</a>)</td></tr>
<tr><th id="1812">1812</th><td>                <b>continue</b>;</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>              <i>// Otherwise, add this to the set of defs we harden.</i></td></tr>
<tr><th id="1815">1815</th><td>              <a class="local col8 ref" href="#178HardenPostLoad" title='HardenPostLoad' data-ref="178HardenPostLoad">HardenPostLoad</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#199SunkMI" title='SunkMI' data-ref="199SunkMI">SunkMI</a>);</td></tr>
<tr><th id="1816">1816</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1817">1817</th><td>            }</td></tr>
<tr><th id="1818">1818</th><td>          }</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="200HardenedReg" title='HardenedReg' data-type='unsigned int' data-ref="200HardenedReg">HardenedReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenPostLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">hardenPostLoad</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>);</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>          <i>// Mark the resulting hardened register as such so we don't re-harden.</i></td></tr>
<tr><th id="1823">1823</th><td>          <a class="local col1 ref" href="#181AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="181AddrRegToHardenedReg">AddrRegToHardenedReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#200HardenedReg" title='HardenedReg' data-ref="200HardenedReg">HardenedReg</a>]</a> = <a class="local col0 ref" href="#200HardenedReg" title='HardenedReg' data-ref="200HardenedReg">HardenedReg</a>;</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1826">1826</th><td>        }</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td>        <i>// Check for an indirect call or branch that may need its input hardened</i></td></tr>
<tr><th id="1829">1829</th><td><i>        // even if we couldn't find the specific load used, or were able to</i></td></tr>
<tr><th id="1830">1830</th><td><i>        // avoid hardening it for some reason. Note that here we cannot break</i></td></tr>
<tr><th id="1831">1831</th><td><i>        // out afterward as we may still need to handle any call aspect of this</i></td></tr>
<tr><th id="1832">1832</th><td><i>        // instruction.</i></td></tr>
<tr><th id="1833">1833</th><td>        <b>if</b> ((<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenIndirectCallsAndJumps" title='HardenIndirectCallsAndJumps' data-use='m' data-ref="HardenIndirectCallsAndJumps">HardenIndirectCallsAndJumps</a>)</td></tr>
<tr><th id="1834">1834</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenIndirectCallOrJumpInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">hardenIndirectCallOrJumpInstr</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#181AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="181AddrRegToHardenedReg">AddrRegToHardenedReg</a></span>);</td></tr>
<tr><th id="1835">1835</th><td>      }</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>      <i>// After we finish hardening loads we handle interprocedural hardening if</i></td></tr>
<tr><th id="1838">1838</th><td><i>      // enabled and relevant for this instruction.</i></td></tr>
<tr><th id="1839">1839</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HardenInterprocedurally" title='HardenInterprocedurally' data-use='m' data-ref="HardenInterprocedurally">HardenInterprocedurally</a>)</td></tr>
<tr><th id="1840">1840</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1841">1841</th><td>      <b>if</b> (!<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="1842">1842</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td>      <i>// If this is a direct return (IE, not a tail call) just directly harden</i></td></tr>
<tr><th id="1845">1845</th><td><i>      // it.</i></td></tr>
<tr><th id="1846">1846</th><td>      <b>if</b> (<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() &amp;&amp; !<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1847">1847</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenReturnInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">hardenReturnInstr</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>);</td></tr>
<tr><th id="1848">1848</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1849">1849</th><td>      }</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>      <i>// Otherwise we have a call. We need to handle transferring the predicate</i></td></tr>
<tr><th id="1852">1852</th><td><i>      // state into a call and recovering it after the call returns (unless this</i></td></tr>
<tr><th id="1853">1853</th><td><i>      // is a tail call).</i></td></tr>
<tr><th id="1854">1854</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCall() &amp;&amp; &quot;Should only reach here for calls!&quot;) ? void (0) : __assert_fail (&quot;MI.isCall() &amp;&amp; \&quot;Should only reach here for calls!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1854, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; <q>"Should only reach here for calls!"</q>);</td></tr>
<tr><th id="1855">1855</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCall' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">tracePredStateThroughCall</a>(<span class='refarg'><a class="local col4 ref" href="#194MI" title='MI' data-ref="194MI">MI</a></span>);</td></tr>
<tr><th id="1856">1856</th><td>    }</td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td>    <a class="local col8 ref" href="#178HardenPostLoad" title='HardenPostLoad' data-ref="178HardenPostLoad">HardenPostLoad</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1859">1859</th><td>    <a class="local col9 ref" href="#179HardenLoadAddr" title='HardenLoadAddr' data-ref="179HardenLoadAddr">HardenLoadAddr</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1860">1860</th><td>    <a class="local col0 ref" href="#180HardenedAddrRegs" title='HardenedAddrRegs' data-ref="180HardenedAddrRegs">HardenedAddrRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="1861">1861</th><td>    <a class="local col1 ref" href="#181AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="181AddrRegToHardenedReg">AddrRegToHardenedReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td>    <i>// Currently, we only track data-dependent loads within a basic block.</i></td></tr>
<tr><th id="1864">1864</th><td><i>    // FIXME: We should see if this is necessary or if we could be more</i></td></tr>
<tr><th id="1865">1865</th><td><i>    // aggressive here without opening up attack avenues.</i></td></tr>
<tr><th id="1866">1866</th><td>    <a class="local col2 ref" href="#182LoadDepRegs" title='LoadDepRegs' data-ref="182LoadDepRegs">LoadDepRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector5clearEv" title='llvm::SparseBitVector::clear' data-ref="_ZN4llvm15SparseBitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1867">1867</th><td>  }</td></tr>
<tr><th id="1868">1868</th><td>}</td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// Save EFLAGS into the returned GPR. This can in turn be restored with</i></td></tr>
<tr><th id="1871">1871</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// `restoreEFLAGS`.</i></td></tr>
<tr><th id="1872">1872</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">///</i></td></tr>
<tr><th id="1873">1873</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// Note that LLVM can only lower very simple patterns of saved and restored</i></td></tr>
<tr><th id="1874">1874</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// EFLAGS registers. The restore should always be within the same basic block</i></td></tr>
<tr><th id="1875">1875</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// as the save so that no PHI nodes are inserted.</i></td></tr>
<tr><th id="1876">1876</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::saveEFLAGS' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::saveEFLAGS(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">saveEFLAGS</dfn>(</td></tr>
<tr><th id="1877">1877</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="201MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="201MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="202InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="202InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="1878">1878</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="203Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="203Loc">Loc</dfn>) {</td></tr>
<tr><th id="1879">1879</th><td>  <i>// FIXME: Hard coding this to a 32-bit register class seems weird, but matches</i></td></tr>
<tr><th id="1880">1880</th><td><i>  // what instruction selection does.</i></td></tr>
<tr><th id="1881">1881</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="204Reg" title='Reg' data-type='unsigned int' data-ref="204Reg">Reg</dfn> = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1882">1882</th><td>  <i>// We directly copy the FLAGS register and rely on later lowering to clean</i></td></tr>
<tr><th id="1883">1883</th><td><i>  // this up into the appropriate setCC instructions.</i></td></tr>
<tr><th id="1884">1884</th><td>  BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>), Reg).addReg(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="1885">1885</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1886">1886</th><td>  <b>return</b> <a class="local col4 ref" href="#204Reg" title='Reg' data-ref="204Reg">Reg</a>;</td></tr>
<tr><th id="1887">1887</th><td>}</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">/// Restore EFLAGS from the provided GPR. This should be produced by</i></td></tr>
<tr><th id="1890">1890</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">/// `saveEFLAGS`.</i></td></tr>
<tr><th id="1891">1891</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">///</i></td></tr>
<tr><th id="1892">1892</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">/// This must be done within the same basic block as the save in order to</i></td></tr>
<tr><th id="1893">1893</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">/// reliably lower.</i></td></tr>
<tr><th id="1894">1894</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::restoreEFLAGS' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::restoreEFLAGS(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">restoreEFLAGS</dfn>(</td></tr>
<tr><th id="1895">1895</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="205MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="205MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="206InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="206InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="207Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="207Loc">Loc</dfn>,</td></tr>
<tr><th id="1896">1896</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="208Reg" title='Reg' data-type='unsigned int' data-ref="208Reg">Reg</dfn>) {</td></tr>
<tr><th id="1897">1897</th><td>  BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>), X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>).addReg(Reg);</td></tr>
<tr><th id="1898">1898</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1899">1899</th><td>}</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">/// Takes the current predicate state (in a register) and merges it into the</i></td></tr>
<tr><th id="1902">1902</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">/// stack pointer. The state is essentially a single bit, but we merge this in</i></td></tr>
<tr><th id="1903">1903</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">/// a way that won't form non-canonical pointers and also will be preserved</i></td></tr>
<tr><th id="1904">1904</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">/// across normal stack adjustments.</i></td></tr>
<tr><th id="1905">1905</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::mergePredStateIntoSP' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::mergePredStateIntoSP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc, unsigned int PredStateReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">mergePredStateIntoSP</dfn>(</td></tr>
<tr><th id="1906">1906</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="209MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="209MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="210InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="210InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="211Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="211Loc">Loc</dfn>,</td></tr>
<tr><th id="1907">1907</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212PredStateReg" title='PredStateReg' data-type='unsigned int' data-ref="212PredStateReg">PredStateReg</dfn>) {</td></tr>
<tr><th id="1908">1908</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="213TmpReg" title='TmpReg' data-type='unsigned int' data-ref="213TmpReg">TmpReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="1909">1909</th><td>  <i>// FIXME: This hard codes a shift distance based on the number of bits needed</i></td></tr>
<tr><th id="1910">1910</th><td><i>  // to stay canonical on 64-bit. We should compute this somehow and support</i></td></tr>
<tr><th id="1911">1911</th><td><i>  // 32-bit as part of that.</i></td></tr>
<tr><th id="1912">1912</th><td>  <em>auto</em> <dfn class="local col4 decl" id="214ShiftI" title='ShiftI' data-type='auto' data-ref="214ShiftI">ShiftI</dfn> = BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SHL64ri&apos; in namespace &apos;llvm::X86&apos;">SHL64ri</span>), TmpReg)</td></tr>
<tr><th id="1913">1913</th><td>                    .addReg(PredStateReg, RegState::Kill)</td></tr>
<tr><th id="1914">1914</th><td>                    .addImm(<var>47</var>);</td></tr>
<tr><th id="1915">1915</th><td>  ShiftI-&gt;addRegisterDead(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, TRI);</td></tr>
<tr><th id="1916">1916</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1917">1917</th><td>  <em>auto</em> <dfn class="local col5 decl" id="215OrI" title='OrI' data-type='auto' data-ref="215OrI">OrI</dfn> = BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;OR64rr&apos; in namespace &apos;llvm::X86&apos;">OR64rr</span>), X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>)</td></tr>
<tr><th id="1918">1918</th><td>                 .addReg(X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>)</td></tr>
<tr><th id="1919">1919</th><td>                 .addReg(TmpReg, RegState::Kill);</td></tr>
<tr><th id="1920">1920</th><td>  OrI-&gt;addRegisterDead(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, TRI);</td></tr>
<tr><th id="1921">1921</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1922">1922</th><td>}</td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091">/// Extracts the predicate state stored in the high bits of the stack pointer.</i></td></tr>
<tr><th id="1925">1925</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091">extractPredStateFromSP</dfn>(</td></tr>
<tr><th id="1926">1926</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="216MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="216MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="217InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="217InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="1927">1927</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="218Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="218Loc">Loc</dfn>) {</td></tr>
<tr><th id="1928">1928</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="219PredStateReg" title='PredStateReg' data-type='unsigned int' data-ref="219PredStateReg">PredStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="1929">1929</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="220TmpReg" title='TmpReg' data-type='unsigned int' data-ref="220TmpReg">TmpReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>  <i>// We know that the stack pointer will have any preserved predicate state in</i></td></tr>
<tr><th id="1932">1932</th><td><i>  // its high bit. We just want to smear this across the other bits. Turns out,</i></td></tr>
<tr><th id="1933">1933</th><td><i>  // this is exactly what an arithmetic right shift does.</i></td></tr>
<tr><th id="1934">1934</th><td>  BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY), TmpReg)</td></tr>
<tr><th id="1935">1935</th><td>      .addReg(X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>);</td></tr>
<tr><th id="1936">1936</th><td>  <em>auto</em> <dfn class="local col1 decl" id="221ShiftI" title='ShiftI' data-type='auto' data-ref="221ShiftI">ShiftI</dfn> =</td></tr>
<tr><th id="1937">1937</th><td>      BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SAR64ri&apos; in namespace &apos;llvm::X86&apos;">SAR64ri</span>), PredStateReg)</td></tr>
<tr><th id="1938">1938</th><td>          .addReg(TmpReg, RegState::Kill)</td></tr>
<tr><th id="1939">1939</th><td>          .addImm(TRI-&gt;getRegSizeInBits(*PS-&gt;RC) - <var>1</var>);</td></tr>
<tr><th id="1940">1940</th><td>  ShiftI-&gt;addRegisterDead(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, TRI);</td></tr>
<tr><th id="1941">1941</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>  <b>return</b> <a class="local col9 ref" href="#219PredStateReg" title='PredStateReg' data-ref="219PredStateReg">PredStateReg</a>;</td></tr>
<tr><th id="1944">1944</th><td>}</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenLoadAddr' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenLoadAddr(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; BaseMO, llvm::MachineOperand &amp; IndexMO, SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp; AddrRegToHardenedReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368">hardenLoadAddr</dfn>(</td></tr>
<tr><th id="1947">1947</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="222MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="222MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="223BaseMO" title='BaseMO' data-type='llvm::MachineOperand &amp;' data-ref="223BaseMO">BaseMO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="224IndexMO" title='IndexMO' data-type='llvm::MachineOperand &amp;' data-ref="224IndexMO">IndexMO</dfn>,</td></tr>
<tr><th id="1948">1948</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>, <var>32</var>&gt; &amp;<dfn class="local col5 decl" id="225AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-type='SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp;' data-ref="225AddrRegToHardenedReg">AddrRegToHardenedReg</dfn>) {</td></tr>
<tr><th id="1949">1949</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="226MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="226MBB">MBB</dfn> = *<a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1950">1950</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="227Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="227Loc">Loc</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td>  <i>// Check if EFLAGS are alive by seeing if there is a def of them or they</i></td></tr>
<tr><th id="1953">1953</th><td><i>  // live-in, and then seeing if that def is in turn used.</i></td></tr>
<tr><th id="1954">1954</th><td>  <em>bool</em> <dfn class="local col8 decl" id="228EFLAGSLive" title='EFLAGSLive' data-type='bool' data-ref="228EFLAGSLive">EFLAGSLive</dfn> = <a class="tu ref" href="#_ZL12isEFLAGSLiveRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_18TargetRegisterInfoE" title='isEFLAGSLive' data-use='c' data-ref="_ZL12isEFLAGSLiveRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_18TargetRegisterInfoE">isEFLAGSLive</a>(<span class='refarg'><a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), *<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>);</td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="229HardenOpRegs" title='HardenOpRegs' data-type='SmallVector&lt;llvm::MachineOperand *, 2&gt;' data-ref="229HardenOpRegs">HardenOpRegs</dfn>;</td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td>  <b>if</b> (<a class="local col3 ref" href="#223BaseMO" title='BaseMO' data-ref="223BaseMO">BaseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1959">1959</th><td>    <i>// A frame index is never a dynamically controllable load, so only</i></td></tr>
<tr><th id="1960">1960</th><td><i>    // harden it if we're covering fixed address loads as well.</i></td></tr>
<tr><th id="1961">1961</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Skipping hardening base of explicit stack frame load: &quot;; MI.dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1962">1962</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Skipping hardening base of explicit stack frame load: "</q>;</td></tr>
<tr><th id="1963">1963</th><td>        <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1964">1964</th><td>  } <b>else</b> <b>if</b> (BaseMO.getReg() == X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>) {</td></tr>
<tr><th id="1965">1965</th><td>    <i>// Some idempotent atomic operations are lowered directly to a locked</i></td></tr>
<tr><th id="1966">1966</th><td><i>    // OR with 0 to the top of stack(or slightly offset from top) which uses an</i></td></tr>
<tr><th id="1967">1967</th><td><i>    // explicit RSP register as the base.</i></td></tr>
<tr><th id="1968">1968</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IndexMO.getReg() == X86::NoRegister &amp;&amp; &quot;Explicit RSP access with dynamic index!&quot;) ? void (0) : __assert_fail (&quot;IndexMO.getReg() == X86::NoRegister &amp;&amp; \&quot;Explicit RSP access with dynamic index!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1969, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(IndexMO.getReg() == X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span> &amp;&amp;</td></tr>
<tr><th id="1969">1969</th><td>           <q>"Explicit RSP access with dynamic index!"</q>);</td></tr>
<tr><th id="1970">1970</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Cannot harden base of explicit RSP offset in a load!&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1971">1971</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Cannot harden base of explicit RSP offset in a load!"</q>);</td></tr>
<tr><th id="1972">1972</th><td>  } <b>else</b> <b>if</b> (BaseMO.getReg() == X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> ||</td></tr>
<tr><th id="1973">1973</th><td>             BaseMO.getReg() == X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>) {</td></tr>
<tr><th id="1974">1974</th><td>    <i>// For both RIP-relative addressed loads or absolute loads, we cannot</i></td></tr>
<tr><th id="1975">1975</th><td><i>    // meaningfully harden them because the address being loaded has no</i></td></tr>
<tr><th id="1976">1976</th><td><i>    // dynamic component.</i></td></tr>
<tr><th id="1977">1977</th><td><i>    //</i></td></tr>
<tr><th id="1978">1978</th><td><i>    // FIXME: When using a segment base (like TLS does) we end up with the</i></td></tr>
<tr><th id="1979">1979</th><td><i>    // dynamic address being the base plus -1 because we can't mutate the</i></td></tr>
<tr><th id="1980">1980</th><td><i>    // segment register here. This allows the signed 32-bit offset to point at</i></td></tr>
<tr><th id="1981">1981</th><td><i>    // valid segment-relative addresses and load them successfully.</i></td></tr>
<tr><th id="1982">1982</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Cannot harden base of &quot; &lt;&lt; (BaseMO.getReg() == X86::RIP ? &quot;RIP-relative&quot; : &quot;no-base&quot;) &lt;&lt; &quot; address in a load!&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1983">1983</th><td>        dbgs() &lt;&lt; <q>"  Cannot harden base of "</q></td></tr>
<tr><th id="1984">1984</th><td>               &lt;&lt; (BaseMO.getReg() == X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> ? <q>"RIP-relative"</q> : <q>"no-base"</q>)</td></tr>
<tr><th id="1985">1985</th><td>               &lt;&lt; <q>" address in a load!"</q>);</td></tr>
<tr><th id="1986">1986</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1987">1987</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseMO.isReg() &amp;&amp; &quot;Only allowed to have a frame index or register base.&quot;) ? void (0) : __assert_fail (&quot;BaseMO.isReg() &amp;&amp; \&quot;Only allowed to have a frame index or register base.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1988, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#223BaseMO" title='BaseMO' data-ref="223BaseMO">BaseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1988">1988</th><td>           <q>"Only allowed to have a frame index or register base."</q>);</td></tr>
<tr><th id="1989">1989</th><td>    <a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#223BaseMO" title='BaseMO' data-ref="223BaseMO">BaseMO</a>);</td></tr>
<tr><th id="1990">1990</th><td>  }</td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td>  <b>if</b> (IndexMO.getReg() != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span> &amp;&amp;</td></tr>
<tr><th id="1993">1993</th><td>      (HardenOpRegs.empty() ||</td></tr>
<tr><th id="1994">1994</th><td>       HardenOpRegs.front()-&gt;getReg() != IndexMO.getReg()))</td></tr>
<tr><th id="1995">1995</th><td>    <a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#224IndexMO" title='IndexMO' data-ref="224IndexMO">IndexMO</a>);</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((HardenOpRegs.size() == 1 || HardenOpRegs.size() == 2) &amp;&amp; &quot;Should have exactly one or two registers to harden!&quot;) ? void (0) : __assert_fail (&quot;(HardenOpRegs.size() == 1 || HardenOpRegs.size() == 2) &amp;&amp; \&quot;Should have exactly one or two registers to harden!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 1998, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> || <a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="1998">1998</th><td>         <q>"Should have exactly one or two registers to harden!"</q>);</td></tr>
<tr><th id="1999">1999</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((HardenOpRegs.size() == 1 || HardenOpRegs[0]-&gt;getReg() != HardenOpRegs[1]-&gt;getReg()) &amp;&amp; &quot;Should not have two of the same registers!&quot;) ? void (0) : __assert_fail (&quot;(HardenOpRegs.size() == 1 || HardenOpRegs[0]-&gt;getReg() != HardenOpRegs[1]-&gt;getReg()) &amp;&amp; \&quot;Should not have two of the same registers!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2001, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> ||</td></tr>
<tr><th id="2000">2000</th><td>          <a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>[<var>0</var>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>[<var>1</var>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="2001">2001</th><td>         <q>"Should not have two of the same registers!"</q>);</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  <i>// Remove any registers that have alreaded been checked.</i></td></tr>
<tr><th id="2004">2004</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm8erase_ifERT_T0_" title='llvm::erase_if' data-ref="_ZN4llvm8erase_ifERT_T0_">erase_if</a>(<span class='refarg'><a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a></span>, [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="230Op" title='Op' data-type='llvm::MachineOperand *' data-ref="230Op">Op</dfn>) {</td></tr>
<tr><th id="2005">2005</th><td>    <i>// See if this operand's register has already been checked.</i></td></tr>
<tr><th id="2006">2006</th><td>    <em>auto</em> <dfn class="local col1 decl" id="231It" title='It' data-type='llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;' data-ref="231It">It</dfn> = <a class="local col5 ref" href="#225AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="225AddrRegToHardenedReg">AddrRegToHardenedReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#230Op" title='Op' data-ref="230Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2007">2007</th><td>    <b>if</b> (<a class="local col1 ref" href="#231It" title='It' data-ref="231It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col5 ref" href="#225AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="225AddrRegToHardenedReg">AddrRegToHardenedReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="2008">2008</th><td>      <i>// Not checked, so retain this one.</i></td></tr>
<tr><th id="2009">2009</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>    <i>// Otherwise, we can directly update this operand and remove it.</i></td></tr>
<tr><th id="2012">2012</th><td>    <a class="local col0 ref" href="#230Op" title='Op' data-ref="230Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#231It" title='It' data-ref="231It">It</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="2013">2013</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2014">2014</th><td>  });</td></tr>
<tr><th id="2015">2015</th><td>  <i>// If there are none left, we're done.</i></td></tr>
<tr><th id="2016">2016</th><td>  <b>if</b> (<a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2017">2017</th><td>    <b>return</b>;</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>  <i>// Compute the current predicate state.</i></td></tr>
<tr><th id="2020">2020</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232StateReg" title='StateReg' data-type='unsigned int' data-ref="232StateReg">StateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueAtEndOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE">GetValueAtEndOfBlock</a>(&amp;<a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB">MBB</a>);</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <em>auto</em> <dfn class="local col3 decl" id="233InsertPt" title='InsertPt' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="233InsertPt">InsertPt</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <i>// If EFLAGS are live and we don't have access to instructions that avoid</i></td></tr>
<tr><th id="2025">2025</th><td><i>  // clobbering EFLAGS we need to save and restore them. This in turn makes</i></td></tr>
<tr><th id="2026">2026</th><td><i>  // the EFLAGS no longer live.</i></td></tr>
<tr><th id="2027">2027</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234FlagsReg" title='FlagsReg' data-type='unsigned int' data-ref="234FlagsReg">FlagsReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2028">2028</th><td>  <b>if</b> (<a class="local col8 ref" href="#228EFLAGSLive" title='EFLAGSLive' data-ref="228EFLAGSLive">EFLAGSLive</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasBMI2Ev" title='llvm::X86Subtarget::hasBMI2' data-ref="_ZNK4llvm12X86Subtarget7hasBMI2Ev">hasBMI2</a>()) {</td></tr>
<tr><th id="2029">2029</th><td>    <a class="local col8 ref" href="#228EFLAGSLive" title='EFLAGSLive' data-ref="228EFLAGSLive">EFLAGSLive</a> = <b>false</b>;</td></tr>
<tr><th id="2030">2030</th><td>    <a class="local col4 ref" href="#234FlagsReg" title='FlagsReg' data-ref="234FlagsReg">FlagsReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::saveEFLAGS' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">saveEFLAGS</a>(<span class='refarg'><a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#233InsertPt" title='InsertPt' data-ref="233InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#227Loc" title='Loc' data-ref="227Loc">Loc</a>);</td></tr>
<tr><th id="2031">2031</th><td>  }</td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="235Op" title='Op' data-type='llvm::MachineOperand *' data-ref="235Op">Op</dfn> : <a class="local col9 ref" href="#229HardenOpRegs" title='HardenOpRegs' data-ref="229HardenOpRegs">HardenOpRegs</a>) {</td></tr>
<tr><th id="2034">2034</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="236OpReg" title='OpReg' data-type='unsigned int' data-ref="236OpReg">OpReg</dfn> = <a class="local col5 ref" href="#235Op" title='Op' data-ref="235Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2035">2035</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="237OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="237OpRC">OpRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#236OpReg" title='OpReg' data-ref="236OpReg">OpReg</a>);</td></tr>
<tr><th id="2036">2036</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="238TmpReg" title='TmpReg' data-type='unsigned int' data-ref="238TmpReg">TmpReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#237OpRC" title='OpRC' data-ref="237OpRC">OpRC</a>);</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td>    <i>// If this is a vector register, we'll need somewhat custom logic to handle</i></td></tr>
<tr><th id="2039">2039</th><td><i>    // hardening it.</i></td></tr>
<tr><th id="2040">2040</th><td>    <b>if</b> (!Subtarget-&gt;hasVLX() &amp;&amp; (OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span>) ||</td></tr>
<tr><th id="2041">2041</th><td>                                 OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR256RegClass&apos; in namespace &apos;llvm::X86&apos;">VR256RegClass</span>))) {</td></tr>
<tr><th id="2042">2042</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;hasAVX2() &amp;&amp; &quot;AVX2-specific register classes!&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;hasAVX2() &amp;&amp; \&quot;AVX2-specific register classes!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2042, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>() &amp;&amp; <q>"AVX2-specific register classes!"</q>);</td></tr>
<tr><th id="2043">2043</th><td>      <em>bool</em> <dfn class="local col9 decl" id="239Is128Bit" title='Is128Bit' data-type='bool' data-ref="239Is128Bit">Is128Bit</dfn> = OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span>);</td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td>      <i>// Move our state into a vector register.</i></td></tr>
<tr><th id="2046">2046</th><td><i>      // FIXME: We could skip this at the cost of longer encodings with AVX-512</i></td></tr>
<tr><th id="2047">2047</th><td><i>      // but that doesn't seem likely worth it.</i></td></tr>
<tr><th id="2048">2048</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="240VStateReg" title='VStateReg' data-type='unsigned int' data-ref="240VStateReg">VStateReg</dfn> = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span>);</td></tr>
<tr><th id="2049">2049</th><td>      <em>auto</em> <dfn class="local col1 decl" id="241MovI" title='MovI' data-type='auto' data-ref="241MovI">MovI</dfn> =</td></tr>
<tr><th id="2050">2050</th><td>          BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VMOV64toPQIrr&apos; in namespace &apos;llvm::X86&apos;">VMOV64toPQIrr</span>), VStateReg)</td></tr>
<tr><th id="2051">2051</th><td>              .addReg(StateReg);</td></tr>
<tr><th id="2052">2052</th><td>      (<em>void</em>)MovI;</td></tr>
<tr><th id="2053">2053</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2054">2054</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting mov: &quot;; MovI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting mov: "</q>; MovI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td>      <i>// Broadcast it across the vector register.</i></td></tr>
<tr><th id="2057">2057</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="242VBStateReg" title='VBStateReg' data-type='unsigned int' data-ref="242VBStateReg">VBStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#237OpRC" title='OpRC' data-ref="237OpRC">OpRC</a>);</td></tr>
<tr><th id="2058">2058</th><td>      <em>auto</em> <dfn class="local col3 decl" id="243BroadcastI" title='BroadcastI' data-type='auto' data-ref="243BroadcastI">BroadcastI</dfn> = BuildMI(MBB, InsertPt, Loc,</td></tr>
<tr><th id="2059">2059</th><td>                                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Is128Bit ? X86::<span class='error' title="no member named &apos;VPBROADCASTQrr&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQrr</span></td></tr>
<tr><th id="2060">2060</th><td>                                                  : X86::<span class='error' title="no member named &apos;VPBROADCASTQYrr&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQYrr</span>),</td></tr>
<tr><th id="2061">2061</th><td>                                VBStateReg)</td></tr>
<tr><th id="2062">2062</th><td>                            .addReg(VStateReg);</td></tr>
<tr><th id="2063">2063</th><td>      (<em>void</em>)BroadcastI;</td></tr>
<tr><th id="2064">2064</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2065">2065</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting broadcast: &quot;; BroadcastI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting broadcast: "</q>; BroadcastI-&gt;dump();</td></tr>
<tr><th id="2066">2066</th><td>                 <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td>      <i>// Merge our potential poison state into the value with a vector or.</i></td></tr>
<tr><th id="2069">2069</th><td>      <em>auto</em> <dfn class="local col4 decl" id="244OrI" title='OrI' data-type='auto' data-ref="244OrI">OrI</dfn> =</td></tr>
<tr><th id="2070">2070</th><td>          BuildMI(MBB, InsertPt, Loc,</td></tr>
<tr><th id="2071">2071</th><td>                  TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Is128Bit ? X86::<span class='error' title="no member named &apos;VPORrr&apos; in namespace &apos;llvm::X86&apos;">VPORrr</span> : X86::<span class='error' title="no member named &apos;VPORYrr&apos; in namespace &apos;llvm::X86&apos;">VPORYrr</span>), TmpReg)</td></tr>
<tr><th id="2072">2072</th><td>              .addReg(VBStateReg)</td></tr>
<tr><th id="2073">2073</th><td>              .addReg(OpReg);</td></tr>
<tr><th id="2074">2074</th><td>      (<em>void</em>)OrI;</td></tr>
<tr><th id="2075">2075</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2076">2076</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting or: &quot;; OrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting or: "</q>; OrI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2077">2077</th><td>    } <b>else</b> <b>if</b> (OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR128XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClass</span>) ||</td></tr>
<tr><th id="2078">2078</th><td>               OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR256XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR256XRegClass</span>) ||</td></tr>
<tr><th id="2079">2079</th><td>               OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR512RegClass&apos; in namespace &apos;llvm::X86&apos;">VR512RegClass</span>)) {</td></tr>
<tr><th id="2080">2080</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;hasAVX512() &amp;&amp; &quot;AVX512-specific register classes!&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;hasAVX512() &amp;&amp; \&quot;AVX512-specific register classes!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2080, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() &amp;&amp; <q>"AVX512-specific register classes!"</q>);</td></tr>
<tr><th id="2081">2081</th><td>      <em>bool</em> <dfn class="local col5 decl" id="245Is128Bit" title='Is128Bit' data-type='bool' data-ref="245Is128Bit">Is128Bit</dfn> = OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR128XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClass</span>);</td></tr>
<tr><th id="2082">2082</th><td>      <em>bool</em> <dfn class="local col6 decl" id="246Is256Bit" title='Is256Bit' data-type='bool' data-ref="246Is256Bit">Is256Bit</dfn> = OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;VR256XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR256XRegClass</span>);</td></tr>
<tr><th id="2083">2083</th><td>      <b>if</b> (<a class="local col5 ref" href="#245Is128Bit" title='Is128Bit' data-ref="245Is128Bit">Is128Bit</a> || <a class="local col6 ref" href="#246Is256Bit" title='Is256Bit' data-ref="246Is256Bit">Is256Bit</a>)</td></tr>
<tr><th id="2084">2084</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;hasVLX() &amp;&amp; &quot;AVX512VL-specific register classes!&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;hasVLX() &amp;&amp; \&quot;AVX512VL-specific register classes!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2084, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>() &amp;&amp; <q>"AVX512VL-specific register classes!"</q>);</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>      <i>// Broadcast our state into a vector register.</i></td></tr>
<tr><th id="2087">2087</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="247VStateReg" title='VStateReg' data-type='unsigned int' data-ref="247VStateReg">VStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#237OpRC" title='OpRC' data-ref="237OpRC">OpRC</a>);</td></tr>
<tr><th id="2088">2088</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="248BroadcastOp" title='BroadcastOp' data-type='unsigned int' data-ref="248BroadcastOp">BroadcastOp</dfn> =</td></tr>
<tr><th id="2089">2089</th><td>          Is128Bit ? X86::<span class='error' title="no member named &apos;VPBROADCASTQrZ128r&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQrZ128r</span></td></tr>
<tr><th id="2090">2090</th><td>                   : Is256Bit ? X86::<span class='error' title="no member named &apos;VPBROADCASTQrZ256r&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQrZ256r</span> : X86::<span class='error' title="no member named &apos;VPBROADCASTQrZr&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQrZr</span>;</td></tr>
<tr><th id="2091">2091</th><td>      <em>auto</em> <dfn class="local col9 decl" id="249BroadcastI" title='BroadcastI' data-type='auto' data-ref="249BroadcastI">BroadcastI</dfn> =</td></tr>
<tr><th id="2092">2092</th><td>          BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(BroadcastOp), VStateReg)</td></tr>
<tr><th id="2093">2093</th><td>              .addReg(StateReg);</td></tr>
<tr><th id="2094">2094</th><td>      (<em>void</em>)BroadcastI;</td></tr>
<tr><th id="2095">2095</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2096">2096</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting broadcast: &quot;; BroadcastI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting broadcast: "</q>; BroadcastI-&gt;dump();</td></tr>
<tr><th id="2097">2097</th><td>                 <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>      <i>// Merge our potential poison state into the value with a vector or.</i></td></tr>
<tr><th id="2100">2100</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="250OrOp" title='OrOp' data-type='unsigned int' data-ref="250OrOp">OrOp</dfn> = Is128Bit ? X86::<span class='error' title="no member named &apos;VPORQZ128rr&apos; in namespace &apos;llvm::X86&apos;">VPORQZ128rr</span></td></tr>
<tr><th id="2101">2101</th><td>                               : Is256Bit ? X86::<span class='error' title="no member named &apos;VPORQZ256rr&apos; in namespace &apos;llvm::X86&apos;">VPORQZ256rr</span> : X86::<span class='error' title="no member named &apos;VPORQZrr&apos; in namespace &apos;llvm::X86&apos;">VPORQZrr</span>;</td></tr>
<tr><th id="2102">2102</th><td>      <em>auto</em> <dfn class="local col1 decl" id="251OrI" title='OrI' data-type='auto' data-ref="251OrI">OrI</dfn> = BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OrOp), TmpReg)</td></tr>
<tr><th id="2103">2103</th><td>                     .addReg(VStateReg)</td></tr>
<tr><th id="2104">2104</th><td>                     .addReg(OpReg);</td></tr>
<tr><th id="2105">2105</th><td>      (<em>void</em>)OrI;</td></tr>
<tr><th id="2106">2106</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2107">2107</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting or: &quot;; OrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting or: "</q>; OrI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2108">2108</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2109">2109</th><td>      <i>// FIXME: Need to support GR32 here for 32-bit code.</i></td></tr>
<tr><th id="2110">2110</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpRC-&gt;hasSuperClassEq(&amp;X86::GR64RegClass) &amp;&amp; &quot;Not a supported register class for address hardening!&quot;) ? void (0) : __assert_fail (&quot;OpRC-&gt;hasSuperClassEq(&amp;X86::GR64RegClass) &amp;&amp; \&quot;Not a supported register class for address hardening!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2111, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OpRC-&gt;hasSuperClassEq(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>) &amp;&amp;</td></tr>
<tr><th id="2111">2111</th><td>             <q>"Not a supported register class for address hardening!"</q>);</td></tr>
<tr><th id="2112">2112</th><td></td></tr>
<tr><th id="2113">2113</th><td>      <b>if</b> (!<a class="local col8 ref" href="#228EFLAGSLive" title='EFLAGSLive' data-ref="228EFLAGSLive">EFLAGSLive</a>) {</td></tr>
<tr><th id="2114">2114</th><td>        <i>// Merge our potential poison state into the value with an or.</i></td></tr>
<tr><th id="2115">2115</th><td>        <em>auto</em> <dfn class="local col2 decl" id="252OrI" title='OrI' data-type='auto' data-ref="252OrI">OrI</dfn> = BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;OR64rr&apos; in namespace &apos;llvm::X86&apos;">OR64rr</span>), TmpReg)</td></tr>
<tr><th id="2116">2116</th><td>                       .addReg(StateReg)</td></tr>
<tr><th id="2117">2117</th><td>                       .addReg(OpReg);</td></tr>
<tr><th id="2118">2118</th><td>        OrI-&gt;addRegisterDead(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, TRI);</td></tr>
<tr><th id="2119">2119</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2120">2120</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting or: &quot;; OrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting or: "</q>; OrI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2121">2121</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2122">2122</th><td>        <i>// We need to avoid touching EFLAGS so shift out all but the least</i></td></tr>
<tr><th id="2123">2123</th><td><i>        // significant bit using the instruction that doesn't update flags.</i></td></tr>
<tr><th id="2124">2124</th><td>        <em>auto</em> <dfn class="local col3 decl" id="253ShiftI" title='ShiftI' data-type='auto' data-ref="253ShiftI">ShiftI</dfn> =</td></tr>
<tr><th id="2125">2125</th><td>            BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SHRX64rr&apos; in namespace &apos;llvm::X86&apos;">SHRX64rr</span>), TmpReg)</td></tr>
<tr><th id="2126">2126</th><td>                .addReg(OpReg)</td></tr>
<tr><th id="2127">2127</th><td>                .addReg(StateReg);</td></tr>
<tr><th id="2128">2128</th><td>        (<em>void</em>)ShiftI;</td></tr>
<tr><th id="2129">2129</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2130">2130</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting shrx: &quot;; ShiftI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting shrx: "</q>; ShiftI-&gt;dump();</td></tr>
<tr><th id="2131">2131</th><td>                   <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2132">2132</th><td>      }</td></tr>
<tr><th id="2133">2133</th><td>    }</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td>    <i>// Record this register as checked and update the operand.</i></td></tr>
<tr><th id="2136">2136</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AddrRegToHardenedReg.count(Op-&gt;getReg()) &amp;&amp; &quot;Should not have checked this register yet!&quot;) ? void (0) : __assert_fail (&quot;!AddrRegToHardenedReg.count(Op-&gt;getReg()) &amp;&amp; \&quot;Should not have checked this register yet!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2137, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#225AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="225AddrRegToHardenedReg">AddrRegToHardenedReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col5 ref" href="#235Op" title='Op' data-ref="235Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="2137">2137</th><td>           <q>"Should not have checked this register yet!"</q>);</td></tr>
<tr><th id="2138">2138</th><td>    <a class="local col5 ref" href="#225AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="225AddrRegToHardenedReg">AddrRegToHardenedReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#235Op" title='Op' data-ref="235Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a> = <a class="local col8 ref" href="#238TmpReg" title='TmpReg' data-ref="238TmpReg">TmpReg</a>;</td></tr>
<tr><th id="2139">2139</th><td>    <a class="local col5 ref" href="#235Op" title='Op' data-ref="235Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#238TmpReg" title='TmpReg' data-ref="238TmpReg">TmpReg</a>);</td></tr>
<tr><th id="2140">2140</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#68" title='NumAddrRegsHardened' data-ref="NumAddrRegsHardened">NumAddrRegsHardened</a>;</td></tr>
<tr><th id="2141">2141</th><td>  }</td></tr>
<tr><th id="2142">2142</th><td></td></tr>
<tr><th id="2143">2143</th><td>  <i>// And restore the flags if needed.</i></td></tr>
<tr><th id="2144">2144</th><td>  <b>if</b> (<a class="local col4 ref" href="#234FlagsReg" title='FlagsReg' data-ref="234FlagsReg">FlagsReg</a>)</td></tr>
<tr><th id="2145">2145</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::restoreEFLAGS' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">restoreEFLAGS</a>(<span class='refarg'><a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#233InsertPt" title='InsertPt' data-ref="233InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#227Loc" title='Loc' data-ref="227Loc">Loc</a>, <a class="local col4 ref" href="#234FlagsReg" title='FlagsReg' data-ref="234FlagsReg">FlagsReg</a>);</td></tr>
<tr><th id="2146">2146</th><td>}</td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::sinkPostLoadHardenedInst' data-type='llvm::MachineInstr * (anonymous namespace)::X86SpeculativeLoadHardeningPass::sinkPostLoadHardenedInst(llvm::MachineInstr &amp; InitialMI, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; HardenedInstrs)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">sinkPostLoadHardenedInst</dfn>(</td></tr>
<tr><th id="2149">2149</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254InitialMI" title='InitialMI' data-type='llvm::MachineInstr &amp;' data-ref="254InitialMI">InitialMI</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="255HardenedInstrs" title='HardenedInstrs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="255HardenedInstrs">HardenedInstrs</dfn>) {</td></tr>
<tr><th id="2150">2150</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isDataInvariantLoad(InitialMI) &amp;&amp; &quot;Cannot get here with a non-invariant load!&quot;) ? void (0) : __assert_fail (&quot;isDataInvariantLoad(InitialMI) &amp;&amp; \&quot;Cannot get here with a non-invariant load!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2151, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL19isDataInvariantLoadRN4llvm12MachineInstrE" title='isDataInvariantLoad' data-use='c' data-ref="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">isDataInvariantLoad</a>(<span class='refarg'><a class="local col4 ref" href="#254InitialMI" title='InitialMI' data-ref="254InitialMI">InitialMI</a></span>) &amp;&amp;</td></tr>
<tr><th id="2151">2151</th><td>         <q>"Cannot get here with a non-invariant load!"</q>);</td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td>  <i>// See if we can sink hardening the loaded value.</i></td></tr>
<tr><th id="2154">2154</th><td>  <em>auto</em> <dfn class="local col6 decl" id="256SinkCheckToSingleUse" title='SinkCheckToSingleUse' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp:2155:7)' data-ref="256SinkCheckToSingleUse">SinkCheckToSingleUse</dfn> =</td></tr>
<tr><th id="2155">2155</th><td>      [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="257MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="257MI">MI</dfn>) -&gt; <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; {</td></tr>
<tr><th id="2156">2156</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="258DefReg" title='DefReg' data-type='unsigned int' data-ref="258DefReg">DefReg</dfn> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td>    <i>// We need to find a single use which we can sink the check. We can</i></td></tr>
<tr><th id="2159">2159</th><td><i>    // primarily do this because many uses may already end up checked on their</i></td></tr>
<tr><th id="2160">2160</th><td><i>    // own.</i></td></tr>
<tr><th id="2161">2161</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="259SingleUseMI" title='SingleUseMI' data-type='llvm::MachineInstr *' data-ref="259SingleUseMI">SingleUseMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2162">2162</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="260UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="260UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col8 ref" href="#258DefReg" title='DefReg' data-ref="258DefReg">DefReg</a>)) {</td></tr>
<tr><th id="2163">2163</th><td>      <i>// If we're already going to harden this use, it is data invariant and</i></td></tr>
<tr><th id="2164">2164</th><td><i>      // within our block.</i></td></tr>
<tr><th id="2165">2165</th><td>      <b>if</b> (<a class="local col5 ref" href="#255HardenedInstrs" title='HardenedInstrs' data-ref="255HardenedInstrs">HardenedInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>)) {</td></tr>
<tr><th id="2166">2166</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL19isDataInvariantLoadRN4llvm12MachineInstrE" title='isDataInvariantLoad' data-use='c' data-ref="_ZL19isDataInvariantLoadRN4llvm12MachineInstrE">isDataInvariantLoad</a>(<span class='refarg'><a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a></span>)) {</td></tr>
<tr><th id="2167">2167</th><td>          <i>// If we've already decided to harden a non-load, we must have sunk</i></td></tr>
<tr><th id="2168">2168</th><td><i>          // some other post-load hardened instruction to it and it must itself</i></td></tr>
<tr><th id="2169">2169</th><td><i>          // be data-invariant.</i></td></tr>
<tr><th id="2170">2170</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isDataInvariant(UseMI) &amp;&amp; &quot;Data variant instruction being hardened!&quot;) ? void (0) : __assert_fail (&quot;isDataInvariant(UseMI) &amp;&amp; \&quot;Data variant instruction being hardened!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2171, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL15isDataInvariantRN4llvm12MachineInstrE" title='isDataInvariant' data-use='c' data-ref="_ZL15isDataInvariantRN4llvm12MachineInstrE">isDataInvariant</a>(<span class='refarg'><a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a></span>) &amp;&amp;</td></tr>
<tr><th id="2171">2171</th><td>                 <q>"Data variant instruction being hardened!"</q>);</td></tr>
<tr><th id="2172">2172</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2173">2173</th><td>        }</td></tr>
<tr><th id="2174">2174</th><td></td></tr>
<tr><th id="2175">2175</th><td>        <i>// Otherwise, this is a load and the load component can't be data</i></td></tr>
<tr><th id="2176">2176</th><td><i>        // invariant so check how this register is being used.</i></td></tr>
<tr><th id="2177">2177</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="261Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="261Desc">Desc</dfn> = <a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2178">2178</th><td>        <em>int</em> <dfn class="local col2 decl" id="262MemRefBeginIdx" title='MemRefBeginIdx' data-type='int' data-ref="262MemRefBeginIdx">MemRefBeginIdx</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col1 ref" href="#261Desc" title='Desc' data-ref="261Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="2179">2179</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MemRefBeginIdx &gt;= 0 &amp;&amp; &quot;Should always have mem references here!&quot;) ? void (0) : __assert_fail (&quot;MemRefBeginIdx &gt;= 0 &amp;&amp; \&quot;Should always have mem references here!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2180, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#262MemRefBeginIdx" title='MemRefBeginIdx' data-ref="262MemRefBeginIdx">MemRefBeginIdx</a> &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2180">2180</th><td>               <q>"Should always have mem references here!"</q>);</td></tr>
<tr><th id="2181">2181</th><td>        <a class="local col2 ref" href="#262MemRefBeginIdx" title='MemRefBeginIdx' data-ref="262MemRefBeginIdx">MemRefBeginIdx</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col1 ref" href="#261Desc" title='Desc' data-ref="261Desc">Desc</a>);</td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="263BaseMO" title='BaseMO' data-type='llvm::MachineOperand &amp;' data-ref="263BaseMO">BaseMO</dfn> =</td></tr>
<tr><th id="2184">2184</th><td>            <a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#262MemRefBeginIdx" title='MemRefBeginIdx' data-ref="262MemRefBeginIdx">MemRefBeginIdx</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="2185">2185</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="264IndexMO" title='IndexMO' data-type='llvm::MachineOperand &amp;' data-ref="264IndexMO">IndexMO</dfn> =</td></tr>
<tr><th id="2186">2186</th><td>            <a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#262MemRefBeginIdx" title='MemRefBeginIdx' data-ref="262MemRefBeginIdx">MemRefBeginIdx</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="2187">2187</th><td>        <b>if</b> ((<a class="local col3 ref" href="#263BaseMO" title='BaseMO' data-ref="263BaseMO">BaseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#263BaseMO" title='BaseMO' data-ref="263BaseMO">BaseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#258DefReg" title='DefReg' data-ref="258DefReg">DefReg</a>) ||</td></tr>
<tr><th id="2188">2188</th><td>            (<a class="local col4 ref" href="#264IndexMO" title='IndexMO' data-ref="264IndexMO">IndexMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#264IndexMO" title='IndexMO' data-ref="264IndexMO">IndexMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#258DefReg" title='DefReg' data-ref="258DefReg">DefReg</a>))</td></tr>
<tr><th id="2189">2189</th><td>          <i>// The load uses the register as part of its address making it not</i></td></tr>
<tr><th id="2190">2190</th><td><i>          // invariant.</i></td></tr>
<tr><th id="2191">2191</th><td>          <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2194">2194</th><td>      }</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>      <b>if</b> (<a class="local col9 ref" href="#259SingleUseMI" title='SingleUseMI' data-ref="259SingleUseMI">SingleUseMI</a>)</td></tr>
<tr><th id="2197">2197</th><td>        <i>// We already have a single use, this would make two. Bail.</i></td></tr>
<tr><th id="2198">2198</th><td>        <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="2199">2199</th><td></td></tr>
<tr><th id="2200">2200</th><td>      <i>// If this single use isn't data invariant, isn't in this block, or has</i></td></tr>
<tr><th id="2201">2201</th><td><i>      // interfering EFLAGS, we can't sink the hardening to it.</i></td></tr>
<tr><th id="2202">2202</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL15isDataInvariantRN4llvm12MachineInstrE" title='isDataInvariant' data-use='c' data-ref="_ZL15isDataInvariantRN4llvm12MachineInstrE">isDataInvariant</a>(<span class='refarg'><a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a></span>) || <a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2203">2203</th><td>        <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td>      <i>// If this instruction defines multiple registers bail as we won't harden</i></td></tr>
<tr><th id="2206">2206</th><td><i>      // all of them.</i></td></tr>
<tr><th id="2207">2207</th><td>      <b>if</b> (<a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="2208">2208</th><td>        <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>      <i>// If this register isn't a virtual register we can't walk uses of sanely,</i></td></tr>
<tr><th id="2211">2211</th><td><i>      // just bail. Also check that its register class is one of the ones we</i></td></tr>
<tr><th id="2212">2212</th><td><i>      // can harden.</i></td></tr>
<tr><th id="2213">2213</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="265UseDefReg" title='UseDefReg' data-type='unsigned int' data-ref="265UseDefReg">UseDefReg</dfn> = <a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2214">2214</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#265UseDefReg" title='UseDefReg' data-ref="265UseDefReg">UseDefReg</a>) ||</td></tr>
<tr><th id="2215">2215</th><td>          !<a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj">canHardenRegister</a>(<a class="local col5 ref" href="#265UseDefReg" title='UseDefReg' data-ref="265UseDefReg">UseDefReg</a>))</td></tr>
<tr><th id="2216">2216</th><td>        <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td>      <a class="local col9 ref" href="#259SingleUseMI" title='SingleUseMI' data-ref="259SingleUseMI">SingleUseMI</a> = &amp;<a class="local col0 ref" href="#260UseMI" title='UseMI' data-ref="260UseMI">UseMI</a>;</td></tr>
<tr><th id="2219">2219</th><td>    }</td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td>    <i>// If SingleUseMI is still null, there is no use that needs its own</i></td></tr>
<tr><th id="2222">2222</th><td><i>    // checking. Otherwise, it is the single use that needs checking.</i></td></tr>
<tr><th id="2223">2223</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_">{</a><a class="local col9 ref" href="#259SingleUseMI" title='SingleUseMI' data-ref="259SingleUseMI">SingleUseMI</a>};</td></tr>
<tr><th id="2224">2224</th><td>  };</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="266MI" title='MI' data-type='llvm::MachineInstr *' data-ref="266MI">MI</dfn> = &amp;<a class="local col4 ref" href="#254InitialMI" title='InitialMI' data-ref="254InitialMI">InitialMI</a>;</td></tr>
<tr><th id="2227">2227</th><td>  <b>while</b> (<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="267SingleUse" title='SingleUse' data-type='Optional&lt;llvm::MachineInstr *&gt;' data-ref="267SingleUse"><a class="local col7 ref" href="#267SingleUse" title='SingleUse' data-ref="267SingleUse">SingleUse</a></dfn> = <a class="local col6 ref" href="#256SinkCheckToSingleUse" title='SinkCheckToSingleUse' data-ref="256SinkCheckToSingleUse">SinkCheckToSingleUse</a>(*<a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>)) {</td></tr>
<tr><th id="2228">2228</th><td>    <i>// Update which MI we're checking now.</i></td></tr>
<tr><th id="2229">2229</th><td>    <a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a> = <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#267SingleUse" title='SingleUse' data-ref="267SingleUse">SingleUse</a>;</td></tr>
<tr><th id="2230">2230</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>)</td></tr>
<tr><th id="2231">2231</th><td>      <b>break</b>;</td></tr>
<tr><th id="2232">2232</th><td>  }</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <b>return</b> <a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>;</td></tr>
<tr><th id="2235">2235</th><td>}</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister' data-type='bool (anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj">canHardenRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="268Reg" title='Reg' data-type='unsigned int' data-ref="268Reg">Reg</dfn>) {</td></tr>
<tr><th id="2238">2238</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="269RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="269RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#268Reg" title='Reg' data-ref="268Reg">Reg</a>);</td></tr>
<tr><th id="2239">2239</th><td>  <em>int</em> <dfn class="local col0 decl" id="270RegBytes" title='RegBytes' data-type='int' data-ref="270RegBytes">RegBytes</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#269RC" title='RC' data-ref="269RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="2240">2240</th><td>  <b>if</b> (<a class="local col0 ref" href="#270RegBytes" title='RegBytes' data-ref="270RegBytes">RegBytes</a> &gt; <var>8</var>)</td></tr>
<tr><th id="2241">2241</th><td>    <i>// We don't support post-load hardening of vectors.</i></td></tr>
<tr><th id="2242">2242</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>  <i>// If this register class is explicitly constrained to a class that doesn't</i></td></tr>
<tr><th id="2245">2245</th><td><i>  // require REX prefix, we may not be able to satisfy that constraint when</i></td></tr>
<tr><th id="2246">2246</th><td><i>  // emitting the hardening instructions, so bail out here.</i></td></tr>
<tr><th id="2247">2247</th><td><i>  // FIXME: This seems like a pretty lame hack. The way this comes up is when we</i></td></tr>
<tr><th id="2248">2248</th><td><i>  // end up both with a NOREX and REX-only register as operands to the hardening</i></td></tr>
<tr><th id="2249">2249</th><td><i>  // instructions. It would be better to fix that code to handle this situation</i></td></tr>
<tr><th id="2250">2250</th><td><i>  // rather than hack around it in this way.</i></td></tr>
<tr><th id="2251">2251</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="271NOREXRegClasses" title='NOREXRegClasses' data-type='const llvm::TargetRegisterClass *[]' data-ref="271NOREXRegClasses">NOREXRegClasses</dfn>[] = {</td></tr>
<tr><th id="2252">2252</th><td>      &amp;X86::<span class='error' title="no member named &apos;GR8_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR8_NOREXRegClass</span>, &amp;X86::<span class='error' title="no member named &apos;GR16_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR16_NOREXRegClass</span>,</td></tr>
<tr><th id="2253">2253</th><td>      &amp;X86::<span class='error' title="no member named &apos;GR32_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR32_NOREXRegClass</span>, &amp;X86::<span class='error' title="no member named &apos;GR64_NOREXRegClass&apos; in namespace &apos;llvm::X86&apos;">GR64_NOREXRegClass</span>};</td></tr>
<tr><th id="2254">2254</th><td>  <b>if</b> (<a class="local col9 ref" href="#269RC" title='RC' data-ref="269RC">RC</a> == <a class="local col1 ref" href="#271NOREXRegClasses" title='NOREXRegClasses' data-ref="271NOREXRegClasses">NOREXRegClasses</a>[<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col0 ref" href="#270RegBytes" title='RegBytes' data-ref="270RegBytes">RegBytes</a>)])</td></tr>
<tr><th id="2255">2255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="272GPRRegClasses" title='GPRRegClasses' data-type='const llvm::TargetRegisterClass *[]' data-ref="272GPRRegClasses">GPRRegClasses</dfn>[] = {</td></tr>
<tr><th id="2258">2258</th><td>      &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>, &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>, &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>,</td></tr>
<tr><th id="2259">2259</th><td>      &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>};</td></tr>
<tr><th id="2260">2260</th><td>  <b>return</b> <a class="local col9 ref" href="#269RC" title='RC' data-ref="269RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(<a class="local col2 ref" href="#272GPRRegClasses" title='GPRRegClasses' data-ref="272GPRRegClasses">GPRRegClasses</a>[<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col0 ref" href="#270RegBytes" title='RegBytes' data-ref="270RegBytes">RegBytes</a>)]);</td></tr>
<tr><th id="2261">2261</th><td>}</td></tr>
<tr><th id="2262">2262</th><td></td></tr>
<tr><th id="2263">2263</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// Harden a value in a register.</i></td></tr>
<tr><th id="2264">2264</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">///</i></td></tr>
<tr><th id="2265">2265</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// This is the low-level logic to fully harden a value sitting in a register</i></td></tr>
<tr><th id="2266">2266</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// against leaking during speculative execution.</i></td></tr>
<tr><th id="2267">2267</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">///</i></td></tr>
<tr><th id="2268">2268</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// Unlike hardening an address that is used by a load, this routine is required</i></td></tr>
<tr><th id="2269">2269</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// to hide *all* incoming bits in the register.</i></td></tr>
<tr><th id="2270">2270</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">///</i></td></tr>
<tr><th id="2271">2271</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// `Reg` must be a virtual register. Currently, it is required to be a GPR no</i></td></tr>
<tr><th id="2272">2272</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// larger than the predicate state register. FIXME: We should support vector</i></td></tr>
<tr><th id="2273">2273</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// registers here by broadcasting the predicate state.</i></td></tr>
<tr><th id="2274">2274</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">///</i></td></tr>
<tr><th id="2275">2275</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// The new, hardened virtual register is returned. It will have the same</i></td></tr>
<tr><th id="2276">2276</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">/// register class as `Reg`.</i></td></tr>
<tr><th id="2277">2277</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenValueInRegister' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenValueInRegister(unsigned int Reg, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertPt, llvm::DebugLoc Loc)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">hardenValueInRegister</dfn>(</td></tr>
<tr><th id="2278">2278</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="273Reg" title='Reg' data-type='unsigned int' data-ref="273Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="274MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="274MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="275InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="275InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="2279">2279</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="276Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="276Loc">Loc</dfn>) {</td></tr>
<tr><th id="2280">2280</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (canHardenRegister(Reg) &amp;&amp; &quot;Cannot harden this register!&quot;) ? void (0) : __assert_fail (&quot;canHardenRegister(Reg) &amp;&amp; \&quot;Cannot harden this register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::canHardenRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEj">canHardenRegister</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>) &amp;&amp; <q>"Cannot harden this register!"</q>);</td></tr>
<tr><th id="2281">2281</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;isVirtualRegister(Reg) &amp;&amp; &quot;Cannot harden a physical register!&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;isVirtualRegister(Reg) &amp;&amp; \&quot;Cannot harden a physical register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>) &amp;&amp; <q>"Cannot harden a physical register!"</q>);</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>  <em>auto</em> *<dfn class="local col7 decl" id="277RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="277RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>);</td></tr>
<tr><th id="2284">2284</th><td>  <em>int</em> <dfn class="local col8 decl" id="278Bytes" title='Bytes' data-type='int' data-ref="278Bytes">Bytes</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#277RC" title='RC' data-ref="277RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="279StateReg" title='StateReg' data-type='unsigned int' data-ref="279StateReg">StateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueAtEndOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE">GetValueAtEndOfBlock</a>(&amp;<a class="local col4 ref" href="#274MBB" title='MBB' data-ref="274MBB">MBB</a>);</td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td>  <i>// FIXME: Need to teach this about 32-bit mode.</i></td></tr>
<tr><th id="2289">2289</th><td>  <b>if</b> (<a class="local col8 ref" href="#278Bytes" title='Bytes' data-ref="278Bytes">Bytes</a> != <var>8</var>) {</td></tr>
<tr><th id="2290">2290</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="280SubRegImms" title='SubRegImms' data-type='unsigned int []' data-ref="280SubRegImms">SubRegImms</dfn>[] = {X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>, X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>, X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>};</td></tr>
<tr><th id="2291">2291</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="281SubRegImm" title='SubRegImm' data-type='unsigned int' data-ref="281SubRegImm">SubRegImm</dfn> = <a class="local col0 ref" href="#280SubRegImms" title='SubRegImms' data-ref="280SubRegImms">SubRegImms</a>[<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col8 ref" href="#278Bytes" title='Bytes' data-ref="278Bytes">Bytes</a>)];</td></tr>
<tr><th id="2292">2292</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282NarrowStateReg" title='NarrowStateReg' data-type='unsigned int' data-ref="282NarrowStateReg">NarrowStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#277RC" title='RC' data-ref="277RC">RC</a>);</td></tr>
<tr><th id="2293">2293</th><td>    BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY), NarrowStateReg)</td></tr>
<tr><th id="2294">2294</th><td>        .addReg(StateReg, <var>0</var>, SubRegImm);</td></tr>
<tr><th id="2295">2295</th><td>    <a class="local col9 ref" href="#279StateReg" title='StateReg' data-ref="279StateReg">StateReg</a> = <a class="local col2 ref" href="#282NarrowStateReg" title='NarrowStateReg' data-ref="282NarrowStateReg">NarrowStateReg</a>;</td></tr>
<tr><th id="2296">2296</th><td>  }</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="283FlagsReg" title='FlagsReg' data-type='unsigned int' data-ref="283FlagsReg">FlagsReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2299">2299</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isEFLAGSLiveRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_18TargetRegisterInfoE" title='isEFLAGSLive' data-use='c' data-ref="_ZL12isEFLAGSLiveRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_18TargetRegisterInfoE">isEFLAGSLive</a>(<span class='refarg'><a class="local col4 ref" href="#274MBB" title='MBB' data-ref="274MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#275InsertPt" title='InsertPt' data-ref="275InsertPt">InsertPt</a>, *<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>))</td></tr>
<tr><th id="2300">2300</th><td>    <a class="local col3 ref" href="#283FlagsReg" title='FlagsReg' data-ref="283FlagsReg">FlagsReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::saveEFLAGS' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass10saveEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">saveEFLAGS</a>(<span class='refarg'><a class="local col4 ref" href="#274MBB" title='MBB' data-ref="274MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#275InsertPt" title='InsertPt' data-ref="275InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#276Loc" title='Loc' data-ref="276Loc">Loc</a>);</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="284NewReg" title='NewReg' data-type='unsigned int' data-ref="284NewReg">NewReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#277RC" title='RC' data-ref="277RC">RC</a>);</td></tr>
<tr><th id="2303">2303</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285OrOpCodes" title='OrOpCodes' data-type='unsigned int []' data-ref="285OrOpCodes">OrOpCodes</dfn>[] = {X86::<span class='error' title="no member named &apos;OR8rr&apos; in namespace &apos;llvm::X86&apos;">OR8rr</span>, X86::<span class='error' title="no member named &apos;OR16rr&apos; in namespace &apos;llvm::X86&apos;">OR16rr</span>, X86::<span class='error' title="no member named &apos;OR32rr&apos; in namespace &apos;llvm::X86&apos;">OR32rr</span>, X86::<span class='error' title="no member named &apos;OR64rr&apos; in namespace &apos;llvm::X86&apos;">OR64rr</span>};</td></tr>
<tr><th id="2304">2304</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="286OrOpCode" title='OrOpCode' data-type='unsigned int' data-ref="286OrOpCode">OrOpCode</dfn> = <a class="local col5 ref" href="#285OrOpCodes" title='OrOpCodes' data-ref="285OrOpCodes">OrOpCodes</a>[<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col8 ref" href="#278Bytes" title='Bytes' data-ref="278Bytes">Bytes</a>)];</td></tr>
<tr><th id="2305">2305</th><td>  <em>auto</em> <dfn class="local col7 decl" id="287OrI" title='OrI' data-type='auto' data-ref="287OrI">OrI</dfn> = BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OrOpCode), NewReg)</td></tr>
<tr><th id="2306">2306</th><td>                 .addReg(StateReg)</td></tr>
<tr><th id="2307">2307</th><td>                 .addReg(Reg);</td></tr>
<tr><th id="2308">2308</th><td>  OrI-&gt;addRegisterDead(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>, TRI);</td></tr>
<tr><th id="2309">2309</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2310">2310</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting or: &quot;; OrI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting or: "</q>; OrI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>  <b>if</b> (<a class="local col3 ref" href="#283FlagsReg" title='FlagsReg' data-ref="283FlagsReg">FlagsReg</a>)</td></tr>
<tr><th id="2313">2313</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::restoreEFLAGS' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass13restoreEFLAGSERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">restoreEFLAGS</a>(<span class='refarg'><a class="local col4 ref" href="#274MBB" title='MBB' data-ref="274MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#275InsertPt" title='InsertPt' data-ref="275InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#276Loc" title='Loc' data-ref="276Loc">Loc</a>, <a class="local col3 ref" href="#283FlagsReg" title='FlagsReg' data-ref="283FlagsReg">FlagsReg</a>);</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>  <b>return</b> <a class="local col4 ref" href="#284NewReg" title='NewReg' data-ref="284NewReg">NewReg</a>;</td></tr>
<tr><th id="2316">2316</th><td>}</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// Harden a load by hardening the loaded value in the defined register.</i></td></tr>
<tr><th id="2319">2319</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2320">2320</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// We can harden a non-leaking load into a register without touching the</i></td></tr>
<tr><th id="2321">2321</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// address by just hiding all of the loaded bits during misspeculation. We use</i></td></tr>
<tr><th id="2322">2322</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// an `or` instruction to do this because we set up our poison value as all</i></td></tr>
<tr><th id="2323">2323</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// ones. And the goal is just for the loaded bits to not be exposed to</i></td></tr>
<tr><th id="2324">2324</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// execution and coercing them to one is sufficient.</i></td></tr>
<tr><th id="2325">2325</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2326">2326</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">/// Returns the newly hardened register.</i></td></tr>
<tr><th id="2327">2327</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenPostLoad' data-type='unsigned int (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenPostLoad(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE">hardenPostLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="288MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="288MI">MI</dfn>) {</td></tr>
<tr><th id="2328">2328</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="289MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="289MBB">MBB</dfn> = *<a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2329">2329</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="290Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="290Loc">Loc</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="291DefOp" title='DefOp' data-type='llvm::MachineOperand &amp;' data-ref="291DefOp">DefOp</dfn> = <a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2332">2332</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="292OldDefReg" title='OldDefReg' data-type='unsigned int' data-ref="292OldDefReg">OldDefReg</dfn> = <a class="local col1 ref" href="#291DefOp" title='DefOp' data-ref="291DefOp">DefOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2333">2333</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="293DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="293DefRC">DefRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#292OldDefReg" title='OldDefReg' data-ref="292OldDefReg">OldDefReg</a>);</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>  <i>// Because we want to completely replace the uses of this def'ed value with</i></td></tr>
<tr><th id="2336">2336</th><td><i>  // the hardened value, create a dedicated new register that will only be used</i></td></tr>
<tr><th id="2337">2337</th><td><i>  // to communicate the unhardened value to the hardening.</i></td></tr>
<tr><th id="2338">2338</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="294UnhardenedReg" title='UnhardenedReg' data-type='unsigned int' data-ref="294UnhardenedReg">UnhardenedReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#293DefRC" title='DefRC' data-ref="293DefRC">DefRC</a>);</td></tr>
<tr><th id="2339">2339</th><td>  <a class="local col1 ref" href="#291DefOp" title='DefOp' data-ref="291DefOp">DefOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#294UnhardenedReg" title='UnhardenedReg' data-ref="294UnhardenedReg">UnhardenedReg</a>);</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td>  <i>// Now harden this register's value, getting a hardened reg that is safe to</i></td></tr>
<tr><th id="2342">2342</th><td><i>  // use. Note that we insert the instructions to compute this *after* the</i></td></tr>
<tr><th id="2343">2343</th><td><i>  // defining instruction, not before it.</i></td></tr>
<tr><th id="2344">2344</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="295HardenedReg" title='HardenedReg' data-type='unsigned int' data-ref="295HardenedReg">HardenedReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenValueInRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">hardenValueInRegister</a>(</td></tr>
<tr><th id="2345">2345</th><td>      <a class="local col4 ref" href="#294UnhardenedReg" title='UnhardenedReg' data-ref="294UnhardenedReg">UnhardenedReg</a>, <span class='refarg'><a class="local col9 ref" href="#289MBB" title='MBB' data-ref="289MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()), <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#290Loc" title='Loc' data-ref="290Loc">Loc</a>);</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>  <i>// Finally, replace the old register (which now only has the uses of the</i></td></tr>
<tr><th id="2348">2348</th><td><i>  // original def) with the hardened register.</i></td></tr>
<tr><th id="2349">2349</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<i>/*FromReg*/</i> <a class="local col2 ref" href="#292OldDefReg" title='OldDefReg' data-ref="292OldDefReg">OldDefReg</a>, <i>/*ToReg*/</i> <a class="local col5 ref" href="#295HardenedReg" title='HardenedReg' data-ref="295HardenedReg">HardenedReg</a>);</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#70" title='NumPostLoadRegsHardened' data-ref="NumPostLoadRegsHardened">NumPostLoadRegsHardened</a>;</td></tr>
<tr><th id="2352">2352</th><td>  <b>return</b> <a class="local col5 ref" href="#295HardenedReg" title='HardenedReg' data-ref="295HardenedReg">HardenedReg</a>;</td></tr>
<tr><th id="2353">2353</th><td>}</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// Harden a return instruction.</i></td></tr>
<tr><th id="2356">2356</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2357">2357</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// Returns implicitly perform a load which we need to harden. Without hardening</i></td></tr>
<tr><th id="2358">2358</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// this load, an attacker my speculatively write over the return address to</i></td></tr>
<tr><th id="2359">2359</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// steer speculation of the return to an attacker controlled address. This is</i></td></tr>
<tr><th id="2360">2360</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// called Spectre v1.1 or Bounds Check Bypass Store (BCBS) and is described in</i></td></tr>
<tr><th id="2361">2361</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// this paper:</i></td></tr>
<tr><th id="2362">2362</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// <a href="https://people.csail.mit.edu/vlk/spectre11.pdf">https://people.csail.mit.edu/vlk/spectre11.pdf</a></i></td></tr>
<tr><th id="2363">2363</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2364">2364</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// We can harden this by introducing an LFENCE that will delay any load of the</i></td></tr>
<tr><th id="2365">2365</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// return address until prior instructions have retired (and thus are not being</i></td></tr>
<tr><th id="2366">2366</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// speculated), or we can harden the address used by the implicit load: the</i></td></tr>
<tr><th id="2367">2367</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// stack pointer.</i></td></tr>
<tr><th id="2368">2368</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2369">2369</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// If we are not using an LFENCE, hardening the stack pointer has an additional</i></td></tr>
<tr><th id="2370">2370</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// benefit: it allows us to pass the predicate state accumulated in this</i></td></tr>
<tr><th id="2371">2371</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// function back to the caller. In the absence of a BCBS attack on the return,</i></td></tr>
<tr><th id="2372">2372</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// the caller will typically be resumed and speculatively executed due to the</i></td></tr>
<tr><th id="2373">2373</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// Return Stack Buffer (RSB) prediction which is very accurate and has a high</i></td></tr>
<tr><th id="2374">2374</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// priority. It is possible that some code from the caller will be executed</i></td></tr>
<tr><th id="2375">2375</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// speculatively even during a BCBS-attacked return until the steering takes</i></td></tr>
<tr><th id="2376">2376</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// effect. Whenever this happens, the caller can recover the (poisoned)</i></td></tr>
<tr><th id="2377">2377</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">/// predicate state from the stack pointer and continue to harden loads.</i></td></tr>
<tr><th id="2378">2378</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenReturnInstr' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenReturnInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17hardenReturnInstrERN4llvm12MachineInstrE">hardenReturnInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="296MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="296MI">MI</dfn>) {</td></tr>
<tr><th id="2379">2379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="297MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="297MBB">MBB</dfn> = *<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2380">2380</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="298Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="298Loc">Loc</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2381">2381</th><td>  <em>auto</em> <dfn class="local col9 decl" id="299InsertPt" title='InsertPt' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="299InsertPt">InsertPt</dfn> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FenceCallAndRet" title='FenceCallAndRet' data-use='m' data-ref="FenceCallAndRet">FenceCallAndRet</a>)</td></tr>
<tr><th id="2384">2384</th><td>    <i>// No need to fence here as we'll fence at the return site itself. That</i></td></tr>
<tr><th id="2385">2385</th><td><i>    // handles more cases than we can handle here.</i></td></tr>
<tr><th id="2386">2386</th><td>    <b>return</b>;</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>  <i>// Take our predicate state, shift it to the high 17 bits (so that we keep</i></td></tr>
<tr><th id="2389">2389</th><td><i>  // pointers canonical) and merge it into RSP. This will allow the caller to</i></td></tr>
<tr><th id="2390">2390</th><td><i>  // extract it when we return (speculatively).</i></td></tr>
<tr><th id="2391">2391</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::mergePredStateIntoSP' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">mergePredStateIntoSP</a>(<span class='refarg'><a class="local col7 ref" href="#297MBB" title='MBB' data-ref="297MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#299InsertPt" title='InsertPt' data-ref="299InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#298Loc" title='Loc' data-ref="298Loc">Loc</a>, <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueAtEndOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE">GetValueAtEndOfBlock</a>(&amp;<a class="local col7 ref" href="#297MBB" title='MBB' data-ref="297MBB">MBB</a>));</td></tr>
<tr><th id="2392">2392</th><td>}</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// Trace the predicate state through a call.</i></td></tr>
<tr><th id="2395">2395</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2396">2396</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// There are several layers of this needed to handle the full complexity of</i></td></tr>
<tr><th id="2397">2397</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// calls.</i></td></tr>
<tr><th id="2398">2398</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2399">2399</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// First, we need to send the predicate state into the called function. We do</i></td></tr>
<tr><th id="2400">2400</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// this by merging it into the high bits of the stack pointer.</i></td></tr>
<tr><th id="2401">2401</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2402">2402</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// For tail calls, this is all we need to do.</i></td></tr>
<tr><th id="2403">2403</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2404">2404</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// For calls where we might return and resume the control flow, we need to</i></td></tr>
<tr><th id="2405">2405</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// extract the predicate state from the high bits of the stack pointer after</i></td></tr>
<tr><th id="2406">2406</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// control returns from the called function.</i></td></tr>
<tr><th id="2407">2407</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2408">2408</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// We also need to verify that we intended to return to this location in the</i></td></tr>
<tr><th id="2409">2409</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// code. An attacker might arrange for the processor to mispredict the return</i></td></tr>
<tr><th id="2410">2410</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// to this valid but incorrect return address in the program rather than the</i></td></tr>
<tr><th id="2411">2411</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// correct one. See the paper on this attack, called "ret2spec" by the</i></td></tr>
<tr><th id="2412">2412</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// researchers, here:</i></td></tr>
<tr><th id="2413">2413</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// <a href="https://christian-rossow.de/publications/ret2spec-ccs2018.pdf">https://christian-rossow.de/publications/ret2spec-ccs2018.pdf</a></i></td></tr>
<tr><th id="2414">2414</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="2415">2415</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// The way we verify that we returned to the correct location is by preserving</i></td></tr>
<tr><th id="2416">2416</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// the expected return address across the call. One technique involves taking</i></td></tr>
<tr><th id="2417">2417</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// advantage of the red-zone to load the return address from `8(%rsp)` where it</i></td></tr>
<tr><th id="2418">2418</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// was left by the RET instruction when it popped `%rsp`. Alternatively, we can</i></td></tr>
<tr><th id="2419">2419</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// directly save the address into a register that will be preserved across the</i></td></tr>
<tr><th id="2420">2420</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// call. We compare this intended return address against the address</i></td></tr>
<tr><th id="2421">2421</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// immediately following the call (the observed return address). If these</i></td></tr>
<tr><th id="2422">2422</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// mismatch, we have detected misspeculation and can poison our predicate</i></td></tr>
<tr><th id="2423">2423</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">/// state.</i></td></tr>
<tr><th id="2424">2424</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCall' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::tracePredStateThroughCall(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE">tracePredStateThroughCall</dfn>(</td></tr>
<tr><th id="2425">2425</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="300MI">MI</dfn>) {</td></tr>
<tr><th id="2426">2426</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="301MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="301MBB">MBB</dfn> = *<a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2427">2427</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="302MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="302MF">MF</dfn> = *<a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2428">2428</th><td>  <em>auto</em> <dfn class="local col3 decl" id="303InsertPt" title='InsertPt' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="303InsertPt">InsertPt</dfn> = <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="2429">2429</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="304Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="304Loc">Loc</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FenceCallAndRet" title='FenceCallAndRet' data-use='m' data-ref="FenceCallAndRet">FenceCallAndRet</a>) {</td></tr>
<tr><th id="2432">2432</th><td>    <b>if</b> (<a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="2433">2433</th><td>      <i>// Tail call, we don't return to this function.</i></td></tr>
<tr><th id="2434">2434</th><td><i>      // FIXME: We should also handle noreturn calls.</i></td></tr>
<tr><th id="2435">2435</th><td>      <b>return</b>;</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>    <i>// We don't need to fence before the call because the function should fence</i></td></tr>
<tr><th id="2438">2438</th><td><i>    // in its entry. However, we do need to fence after the call returns.</i></td></tr>
<tr><th id="2439">2439</th><td><i>    // Fencing before the return doesn't correctly handle cases where the return</i></td></tr>
<tr><th id="2440">2440</th><td><i>    // itself is mispredicted.</i></td></tr>
<tr><th id="2441">2441</th><td>    BuildMI(MBB, std::next(InsertPt), Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LFENCE&apos; in namespace &apos;llvm::X86&apos;">LFENCE</span>));</td></tr>
<tr><th id="2442">2442</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2443">2443</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#75" title='NumLFENCEsInserted' data-ref="NumLFENCEsInserted">NumLFENCEsInserted</a>;</td></tr>
<tr><th id="2444">2444</th><td>    <b>return</b>;</td></tr>
<tr><th id="2445">2445</th><td>  }</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>  <i>// First, we transfer the predicate state into the called function by merging</i></td></tr>
<tr><th id="2448">2448</th><td><i>  // it into the stack pointer. This will kill the current def of the state.</i></td></tr>
<tr><th id="2449">2449</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="305StateReg" title='StateReg' data-type='unsigned int' data-ref="305StateReg">StateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueAtEndOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater20GetValueAtEndOfBlockEPNS_17MachineBasicBlockE">GetValueAtEndOfBlock</a>(&amp;<a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>);</td></tr>
<tr><th id="2450">2450</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::mergePredStateIntoSP' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20mergePredStateIntoSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInst3105021">mergePredStateIntoSP</a>(<span class='refarg'><a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#303InsertPt" title='InsertPt' data-ref="303InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#304Loc" title='Loc' data-ref="304Loc">Loc</a>, <a class="local col5 ref" href="#305StateReg" title='StateReg' data-ref="305StateReg">StateReg</a>);</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td>  <i>// If this call is also a return, it is a tail call and we don't need anything</i></td></tr>
<tr><th id="2453">2453</th><td><i>  // else to handle it so just return. Also, if there are no further</i></td></tr>
<tr><th id="2454">2454</th><td><i>  // instructions and no successors, this call does not return so we can also</i></td></tr>
<tr><th id="2455">2455</th><td><i>  // bail.</i></td></tr>
<tr><th id="2456">2456</th><td>  <b>if</b> (<a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() || (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#303InsertPt" title='InsertPt' data-ref="303InsertPt">InsertPt</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()))</td></tr>
<tr><th id="2457">2457</th><td>    <b>return</b>;</td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td>  <i>// Create a symbol to track the return address and attach it to the call</i></td></tr>
<tr><th id="2460">2460</th><td><i>  // machine instruction. We will lower extra symbols attached to call</i></td></tr>
<tr><th id="2461">2461</th><td><i>  // instructions as label immediately following the call.</i></td></tr>
<tr><th id="2462">2462</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="306RetSymbol" title='RetSymbol' data-type='llvm::MCSymbol *' data-ref="306RetSymbol">RetSymbol</dfn> =</td></tr>
<tr><th id="2463">2463</th><td>      <a class="local col2 ref" href="#302MF" title='MF' data-ref="302MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getContextEv" title='llvm::MachineFunction::getContext' data-ref="_ZNK4llvm15MachineFunction10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"slh_ret_addr"</q>,</td></tr>
<tr><th id="2464">2464</th><td>                                       <i>/*AlwaysAddSuffix*/</i> <b>true</b>);</td></tr>
<tr><th id="2465">2465</th><td>  <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18setPostInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE" title='llvm::MachineInstr::setPostInstrSymbol' data-ref="_ZN4llvm12MachineInstr18setPostInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE">setPostInstrSymbol</a>(<span class='refarg'><a class="local col2 ref" href="#302MF" title='MF' data-ref="302MF">MF</a></span>, <a class="local col6 ref" href="#306RetSymbol" title='RetSymbol' data-ref="306RetSymbol">RetSymbol</a>);</td></tr>
<tr><th id="2466">2466</th><td></td></tr>
<tr><th id="2467">2467</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="307AddrRC" title='AddrRC' data-type='const llvm::TargetRegisterClass *' data-ref="307AddrRC">AddrRC</dfn> = &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="2468">2468</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="308ExpectedRetAddrReg" title='ExpectedRetAddrReg' data-type='unsigned int' data-ref="308ExpectedRetAddrReg">ExpectedRetAddrReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2469">2469</th><td></td></tr>
<tr><th id="2470">2470</th><td>  <i>// If we have no red zones or if the function returns twice (possibly without</i></td></tr>
<tr><th id="2471">2471</th><td><i>  // using the `ret` instruction) like setjmp, we need to save the expected</i></td></tr>
<tr><th id="2472">2472</th><td><i>  // return address prior to the call.</i></td></tr>
<tr><th id="2473">2473</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering17has128ByteRedZoneERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::has128ByteRedZone' data-ref="_ZNK4llvm16X86FrameLowering17has128ByteRedZoneERKNS_15MachineFunctionE">has128ByteRedZone</a>(<a class="local col2 ref" href="#302MF" title='MF' data-ref="302MF">MF</a>) ||</td></tr>
<tr><th id="2474">2474</th><td>      <a class="local col2 ref" href="#302MF" title='MF' data-ref="302MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction19exposesReturnsTwiceEv" title='llvm::MachineFunction::exposesReturnsTwice' data-ref="_ZNK4llvm15MachineFunction19exposesReturnsTwiceEv">exposesReturnsTwice</a>()) {</td></tr>
<tr><th id="2475">2475</th><td>    <i>// If we don't have red zones, we need to compute the expected return</i></td></tr>
<tr><th id="2476">2476</th><td><i>    // address prior to the call and store it in a register that lives across</i></td></tr>
<tr><th id="2477">2477</th><td><i>    // the call.</i></td></tr>
<tr><th id="2478">2478</th><td><i>    //</i></td></tr>
<tr><th id="2479">2479</th><td><i>    // In some ways, this is doubly satisfying as a mitigation because it will</i></td></tr>
<tr><th id="2480">2480</th><td><i>    // also successfully detect stack smashing bugs in some cases (typically,</i></td></tr>
<tr><th id="2481">2481</th><td><i>    // when a callee-saved register is used and the callee doesn't push it onto</i></td></tr>
<tr><th id="2482">2482</th><td><i>    // the stack). But that isn't our primary goal, so we only use it as</i></td></tr>
<tr><th id="2483">2483</th><td><i>    // a fallback.</i></td></tr>
<tr><th id="2484">2484</th><td><i>    //</i></td></tr>
<tr><th id="2485">2485</th><td><i>    // FIXME: It isn't clear that this is reliable in the face of</i></td></tr>
<tr><th id="2486">2486</th><td><i>    // rematerialization in the register allocator. We somehow need to force</i></td></tr>
<tr><th id="2487">2487</th><td><i>    // that to not occur for this particular instruction, and instead to spill</i></td></tr>
<tr><th id="2488">2488</th><td><i>    // or otherwise preserve the value computed *prior* to the call.</i></td></tr>
<tr><th id="2489">2489</th><td><i>    //</i></td></tr>
<tr><th id="2490">2490</th><td><i>    // FIXME: It is even less clear why MachineCSE can't just fold this when we</i></td></tr>
<tr><th id="2491">2491</th><td><i>    // end up having to use identical instructions both before and after the</i></td></tr>
<tr><th id="2492">2492</th><td><i>    // call to feed the comparison.</i></td></tr>
<tr><th id="2493">2493</th><td>    <a class="local col8 ref" href="#308ExpectedRetAddrReg" title='ExpectedRetAddrReg' data-ref="308ExpectedRetAddrReg">ExpectedRetAddrReg</a> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#307AddrRC" title='AddrRC' data-ref="307AddrRC">AddrRC</a>);</td></tr>
<tr><th id="2494">2494</th><td>    <b>if</b> (<a class="local col2 ref" href="#302MF" title='MF' data-ref="302MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> &amp;&amp;</td></tr>
<tr><th id="2495">2495</th><td>        !<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget21isPositionIndependentEv" title='llvm::X86Subtarget::isPositionIndependent' data-ref="_ZNK4llvm12X86Subtarget21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="2496">2496</th><td>      BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV64ri32&apos; in namespace &apos;llvm::X86&apos;">MOV64ri32</span>), ExpectedRetAddrReg)</td></tr>
<tr><th id="2497">2497</th><td>          .addSym(RetSymbol);</td></tr>
<tr><th id="2498">2498</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2499">2499</th><td>      BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>), ExpectedRetAddrReg)</td></tr>
<tr><th id="2500">2500</th><td>          .addReg(<i>/*Base*/</i> X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>)</td></tr>
<tr><th id="2501">2501</th><td>          .addImm(<i>/*Scale*/</i> <var>1</var>)</td></tr>
<tr><th id="2502">2502</th><td>          .addReg(<i>/*Index*/</i> <var>0</var>)</td></tr>
<tr><th id="2503">2503</th><td>          .addSym(RetSymbol)</td></tr>
<tr><th id="2504">2504</th><td>          .addReg(<i>/*Segment*/</i> <var>0</var>);</td></tr>
<tr><th id="2505">2505</th><td>    }</td></tr>
<tr><th id="2506">2506</th><td>  }</td></tr>
<tr><th id="2507">2507</th><td></td></tr>
<tr><th id="2508">2508</th><td>  <i>// Step past the call to handle when it returns.</i></td></tr>
<tr><th id="2509">2509</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#303InsertPt" title='InsertPt' data-ref="303InsertPt">InsertPt</a>;</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>  <i>// If we didn't pre-compute the expected return address into a register, then</i></td></tr>
<tr><th id="2512">2512</th><td><i>  // red zones are enabled and the return address is still available on the</i></td></tr>
<tr><th id="2513">2513</th><td><i>  // stack immediately after the call. As the very first instruction, we load it</i></td></tr>
<tr><th id="2514">2514</th><td><i>  // into a register.</i></td></tr>
<tr><th id="2515">2515</th><td>  <b>if</b> (!<a class="local col8 ref" href="#308ExpectedRetAddrReg" title='ExpectedRetAddrReg' data-ref="308ExpectedRetAddrReg">ExpectedRetAddrReg</a>) {</td></tr>
<tr><th id="2516">2516</th><td>    <a class="local col8 ref" href="#308ExpectedRetAddrReg" title='ExpectedRetAddrReg' data-ref="308ExpectedRetAddrReg">ExpectedRetAddrReg</a> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#307AddrRC" title='AddrRC' data-ref="307AddrRC">AddrRC</a>);</td></tr>
<tr><th id="2517">2517</th><td>    BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>), ExpectedRetAddrReg)</td></tr>
<tr><th id="2518">2518</th><td>        .addReg(<i>/*Base*/</i> X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span>)</td></tr>
<tr><th id="2519">2519</th><td>        .addImm(<i>/*Scale*/</i> <var>1</var>)</td></tr>
<tr><th id="2520">2520</th><td>        .addReg(<i>/*Index*/</i> <var>0</var>)</td></tr>
<tr><th id="2521">2521</th><td>        .addImm(<i>/*Displacement*/</i> -<var>8</var>) <i>// The stack pointer has been popped, so</i></td></tr>
<tr><th id="2522">2522</th><td>                                     <i>// the return address is 8-bytes past it.</i></td></tr>
<tr><th id="2523">2523</th><td>        .addReg(<i>/*Segment*/</i> <var>0</var>);</td></tr>
<tr><th id="2524">2524</th><td>  }</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td>  <i>// Now we extract the callee's predicate state from the stack pointer.</i></td></tr>
<tr><th id="2527">2527</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="309NewStateReg" title='NewStateReg' data-type='unsigned int' data-ref="309NewStateReg">NewStateReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::extractPredStateFromSP' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass22extractPredStateFromSPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn5187091">extractPredStateFromSP</a>(<span class='refarg'><a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#303InsertPt" title='InsertPt' data-ref="303InsertPt">InsertPt</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#304Loc" title='Loc' data-ref="304Loc">Loc</a>);</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <i>// Test the expected return address against our actual address. If we can</i></td></tr>
<tr><th id="2530">2530</th><td><i>  // form this basic block's address as an immediate, this is easy. Otherwise</i></td></tr>
<tr><th id="2531">2531</th><td><i>  // we compute it.</i></td></tr>
<tr><th id="2532">2532</th><td>  <b>if</b> (<a class="local col2 ref" href="#302MF" title='MF' data-ref="302MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> &amp;&amp;</td></tr>
<tr><th id="2533">2533</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget21isPositionIndependentEv" title='llvm::X86Subtarget::isPositionIndependent' data-ref="_ZNK4llvm12X86Subtarget21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="2534">2534</th><td>    <i>// FIXME: Could we fold this with the load? It would require careful EFLAGS</i></td></tr>
<tr><th id="2535">2535</th><td><i>    // management.</i></td></tr>
<tr><th id="2536">2536</th><td>    BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;CMP64ri32&apos; in namespace &apos;llvm::X86&apos;">CMP64ri32</span>))</td></tr>
<tr><th id="2537">2537</th><td>        .addReg(ExpectedRetAddrReg, RegState::Kill)</td></tr>
<tr><th id="2538">2538</th><td>        .addSym(RetSymbol);</td></tr>
<tr><th id="2539">2539</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2540">2540</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="310ActualRetAddrReg" title='ActualRetAddrReg' data-type='unsigned int' data-ref="310ActualRetAddrReg">ActualRetAddrReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#307AddrRC" title='AddrRC' data-ref="307AddrRC">AddrRC</a>);</td></tr>
<tr><th id="2541">2541</th><td>    BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>), ActualRetAddrReg)</td></tr>
<tr><th id="2542">2542</th><td>        .addReg(<i>/*Base*/</i> X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>)</td></tr>
<tr><th id="2543">2543</th><td>        .addImm(<i>/*Scale*/</i> <var>1</var>)</td></tr>
<tr><th id="2544">2544</th><td>        .addReg(<i>/*Index*/</i> <var>0</var>)</td></tr>
<tr><th id="2545">2545</th><td>        .addSym(RetSymbol)</td></tr>
<tr><th id="2546">2546</th><td>        .addReg(<i>/*Segment*/</i> <var>0</var>);</td></tr>
<tr><th id="2547">2547</th><td>    BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;CMP64rr&apos; in namespace &apos;llvm::X86&apos;">CMP64rr</span>))</td></tr>
<tr><th id="2548">2548</th><td>        .addReg(ExpectedRetAddrReg, RegState::Kill)</td></tr>
<tr><th id="2549">2549</th><td>        .addReg(ActualRetAddrReg, RegState::Kill);</td></tr>
<tr><th id="2550">2550</th><td>  }</td></tr>
<tr><th id="2551">2551</th><td></td></tr>
<tr><th id="2552">2552</th><td>  <i>// Now conditionally update the predicate state we just extracted if we ended</i></td></tr>
<tr><th id="2553">2553</th><td><i>  // up at a different return address than expected.</i></td></tr>
<tr><th id="2554">2554</th><td>  <em>int</em> <dfn class="local col1 decl" id="311PredStateSizeInBytes" title='PredStateSizeInBytes' data-type='int' data-ref="311PredStateSizeInBytes">PredStateSizeInBytes</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="2555">2555</th><td>  <em>auto</em> <dfn class="local col2 decl" id="312CMovOp" title='CMovOp' data-type='unsigned int' data-ref="312CMovOp">CMovOp</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</a>(<a class="local col1 ref" href="#311PredStateSizeInBytes" title='PredStateSizeInBytes' data-ref="311PredStateSizeInBytes">PredStateSizeInBytes</a>);</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="313UpdatedStateReg" title='UpdatedStateReg' data-type='unsigned int' data-ref="313UpdatedStateReg">UpdatedStateReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::RC' data-use='r' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::RC">RC</a>);</td></tr>
<tr><th id="2558">2558</th><td>  <em>auto</em> <dfn class="local col4 decl" id="314CMovI" title='CMovI' data-type='auto' data-ref="314CMovI">CMovI</dfn> = BuildMI(MBB, InsertPt, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(CMovOp), UpdatedStateReg)</td></tr>
<tr><th id="2559">2559</th><td>                   .addReg(NewStateReg, RegState::Kill)</td></tr>
<tr><th id="2560">2560</th><td>                   .addReg(PS-&gt;PoisonReg)</td></tr>
<tr><th id="2561">2561</th><td>                   .addImm(X86::COND_NE);</td></tr>
<tr><th id="2562">2562</th><td>  CMovI-&gt;findRegisterUseOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)-&gt;setIsKill(<b>true</b>);</td></tr>
<tr><th id="2563">2563</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#74" title='NumInstsInserted' data-ref="NumInstsInserted">NumInstsInserted</a>;</td></tr>
<tr><th id="2564">2564</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-slh&quot;)) { dbgs() &lt;&lt; &quot;  Inserting cmov: &quot;; CMovI-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Inserting cmov: "</q>; CMovI-&gt;dump(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PS' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PS">PS</a><a class="tu ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-use='c' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::PredState::SSA' data-use='m' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass::PredState::SSA">SSA</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockEj">AddAvailableValue</a>(&amp;<a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>, <a class="local col3 ref" href="#313UpdatedStateReg" title='UpdatedStateReg' data-ref="313UpdatedStateReg">UpdatedStateReg</a>);</td></tr>
<tr><th id="2567">2567</th><td>}</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// An attacker may speculatively store over a value that is then speculatively</i></td></tr>
<tr><th id="2570">2570</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// loaded and used as the target of an indirect call or jump instruction. This</i></td></tr>
<tr><th id="2571">2571</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// is called Spectre v1.2 or Bounds Check Bypass Store (BCBS) and is described</i></td></tr>
<tr><th id="2572">2572</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// in this paper:</i></td></tr>
<tr><th id="2573">2573</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// <a href="https://people.csail.mit.edu/vlk/spectre11.pdf">https://people.csail.mit.edu/vlk/spectre11.pdf</a></i></td></tr>
<tr><th id="2574">2574</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">///</i></td></tr>
<tr><th id="2575">2575</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// When this happens, the speculative execution of the call or jump will end up</i></td></tr>
<tr><th id="2576">2576</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// being steered to this attacker controlled address. While most such loads</i></td></tr>
<tr><th id="2577">2577</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// will be adequately hardened already, we want to ensure that they are</i></td></tr>
<tr><th id="2578">2578</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// definitively treated as needing post-load hardening. While address hardening</i></td></tr>
<tr><th id="2579">2579</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// is sufficient to prevent secret data from leaking to the attacker, it may</i></td></tr>
<tr><th id="2580">2580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// not be sufficient to prevent an attacker from steering speculative</i></td></tr>
<tr><th id="2581">2581</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// execution. We forcibly unfolded all relevant loads above and so will always</i></td></tr>
<tr><th id="2582">2582</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// have an opportunity to post-load harden here, we just need to scan for cases</i></td></tr>
<tr><th id="2583">2583</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">/// not already flagged and add them.</i></td></tr>
<tr><th id="2584">2584</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenIndirectCallOrJumpInstr' data-type='void (anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenIndirectCallOrJumpInstr(llvm::MachineInstr &amp; MI, SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp; AddrRegToHardenedReg)' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass29hardenIndirectCallOrJumpInstrERN4llvm12MachineInstrERNS1_13SmallDenseMapIjjLj32ENS1_12DenseMapInfo390586">hardenIndirectCallOrJumpInstr</dfn>(</td></tr>
<tr><th id="2585">2585</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="315MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="315MI">MI</dfn>,</td></tr>
<tr><th id="2586">2586</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>, <var>32</var>&gt; &amp;<dfn class="local col6 decl" id="316AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-type='SmallDenseMap&lt;unsigned int, unsigned int, 32&gt; &amp;' data-ref="316AddrRegToHardenedReg">AddrRegToHardenedReg</dfn>) {</td></tr>
<tr><th id="2587">2587</th><td>  <b>switch</b> (<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2588">2588</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FARCALL16m&apos; in namespace &apos;llvm::X86&apos;">FARCALL16m</span>:</td></tr>
<tr><th id="2589">2589</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FARCALL32m&apos; in namespace &apos;llvm::X86&apos;">FARCALL32m</span>:</td></tr>
<tr><th id="2590">2590</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FARCALL64&apos; in namespace &apos;llvm::X86&apos;">FARCALL64</span>:</td></tr>
<tr><th id="2591">2591</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP16m&apos; in namespace &apos;llvm::X86&apos;">FARJMP16m</span>:</td></tr>
<tr><th id="2592">2592</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP32m&apos; in namespace &apos;llvm::X86&apos;">FARJMP32m</span>:</td></tr>
<tr><th id="2593">2593</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FARJMP64&apos; in namespace &apos;llvm::X86&apos;">FARJMP64</span>:</td></tr>
<tr><th id="2594">2594</th><td>    <i>// We don't need to harden either far calls or far jumps as they are</i></td></tr>
<tr><th id="2595">2595</th><td><i>    // safe from Spectre.</i></td></tr>
<tr><th id="2596">2596</th><td>    <b>return</b>;</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>  <b>default</b>:</td></tr>
<tr><th id="2599">2599</th><td>    <b>break</b>;</td></tr>
<tr><th id="2600">2600</th><td>  }</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>  <i>// We should never see a loading instruction at this point, as those should</i></td></tr>
<tr><th id="2603">2603</th><td><i>  // have been unfolded.</i></td></tr>
<tr><th id="2604">2604</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.mayLoad() &amp;&amp; &quot;Found a lingering loading instruction!&quot;) ? void (0) : __assert_fail (&quot;!MI.mayLoad() &amp;&amp; \&quot;Found a lingering loading instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp&quot;, 2604, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <q>"Found a lingering loading instruction!"</q>);</td></tr>
<tr><th id="2605">2605</th><td></td></tr>
<tr><th id="2606">2606</th><td>  <i>// If the first operand isn't a register, this is a branch or call</i></td></tr>
<tr><th id="2607">2607</th><td><i>  // instruction with an immediate operand which doesn't need to be hardened.</i></td></tr>
<tr><th id="2608">2608</th><td>  <b>if</b> (!<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2609">2609</th><td>    <b>return</b>;</td></tr>
<tr><th id="2610">2610</th><td></td></tr>
<tr><th id="2611">2611</th><td>  <i>// For all of these, the target register is the first operand of the</i></td></tr>
<tr><th id="2612">2612</th><td><i>  // instruction.</i></td></tr>
<tr><th id="2613">2613</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="317TargetOp" title='TargetOp' data-type='llvm::MachineOperand &amp;' data-ref="317TargetOp">TargetOp</dfn> = <a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2614">2614</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="318OldTargetReg" title='OldTargetReg' data-type='unsigned int' data-ref="318OldTargetReg">OldTargetReg</dfn> = <a class="local col7 ref" href="#317TargetOp" title='TargetOp' data-ref="317TargetOp">TargetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>  <i>// Try to lookup a hardened version of this register. We retain a reference</i></td></tr>
<tr><th id="2617">2617</th><td><i>  // here as we want to update the map to track any newly computed hardened</i></td></tr>
<tr><th id="2618">2618</th><td><i>  // register.</i></td></tr>
<tr><th id="2619">2619</th><td>  <em>unsigned</em> &amp;<dfn class="local col9 decl" id="319HardenedTargetReg" title='HardenedTargetReg' data-type='unsigned int &amp;' data-ref="319HardenedTargetReg">HardenedTargetReg</dfn> = <a class="local col6 ref" href="#316AddrRegToHardenedReg" title='AddrRegToHardenedReg' data-ref="316AddrRegToHardenedReg">AddrRegToHardenedReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#318OldTargetReg" title='OldTargetReg' data-ref="318OldTargetReg">OldTargetReg</a>]</a>;</td></tr>
<tr><th id="2620">2620</th><td></td></tr>
<tr><th id="2621">2621</th><td>  <i>// If we don't have a hardened register yet, compute one. Otherwise, just use</i></td></tr>
<tr><th id="2622">2622</th><td><i>  // the already hardened register.</i></td></tr>
<tr><th id="2623">2623</th><td><i>  //</i></td></tr>
<tr><th id="2624">2624</th><td><i>  // FIXME: It is a little suspect that we use partially hardened registers that</i></td></tr>
<tr><th id="2625">2625</th><td><i>  // only feed addresses. The complexity of partial hardening with SHRX</i></td></tr>
<tr><th id="2626">2626</th><td><i>  // continues to pile up. Should definitively measure its value and consider</i></td></tr>
<tr><th id="2627">2627</th><td><i>  // eliminating it.</i></td></tr>
<tr><th id="2628">2628</th><td>  <b>if</b> (!<a class="local col9 ref" href="#319HardenedTargetReg" title='HardenedTargetReg' data-ref="319HardenedTargetReg">HardenedTargetReg</a>)</td></tr>
<tr><th id="2629">2629</th><td>    <a class="local col9 ref" href="#319HardenedTargetReg" title='HardenedTargetReg' data-ref="319HardenedTargetReg">HardenedTargetReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::hardenValueInRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass21hardenValueInRegisterEjRN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineIn4007479">hardenValueInRegister</a>(</td></tr>
<tr><th id="2630">2630</th><td>        <a class="local col8 ref" href="#318OldTargetReg" title='OldTargetReg' data-ref="318OldTargetReg">OldTargetReg</a>, <span class='refarg'>*<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="2631">2631</th><td></td></tr>
<tr><th id="2632">2632</th><td>  <i>// Set the target operand to the hardened register.</i></td></tr>
<tr><th id="2633">2633</th><td>  <a class="local col7 ref" href="#317TargetOp" title='TargetOp' data-ref="317TargetOp">TargetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#319HardenedTargetReg" title='HardenedTargetReg' data-ref="319HardenedTargetReg">HardenedTargetReg</a>);</td></tr>
<tr><th id="2634">2634</th><td></td></tr>
<tr><th id="2635">2635</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#72" title='NumCallsOrJumpsHardened' data-ref="NumCallsOrJumpsHardened">NumCallsOrJumpsHardened</a>;</td></tr>
<tr><th id="2636">2636</th><td>}</td></tr>
<tr><th id="2637">2637</th><td></td></tr>
<tr><th id="2638">2638</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeX86SpeculativeLoadHardeningPassPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(X86SpeculativeLoadHardeningPass, PASS_KEY,</td></tr>
<tr><th id="2639">2639</th><td>                      <q>"X86 speculative load hardener"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="2640">2640</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;X86 speculative load hardener&quot;, &quot;x86-slh&quot;, &amp;X86SpeculativeLoadHardeningPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;X86SpeculativeLoadHardeningPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeX86SpeculativeLoadHardeningPassPassFlag; void llvm::initializeX86SpeculativeLoadHardeningPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeX86SpeculativeLoadHardeningPassPassFlag, initializeX86SpeculativeLoadHardeningPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a>, <a class="macro" href="#63" title="&quot;x86-slh&quot;" data-ref="_M/PASS_KEY">PASS_KEY</a>,</td></tr>
<tr><th id="2641">2641</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 speculative load hardener"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="2642">2642</th><td></td></tr>
<tr><th id="2643">2643</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm37createX86SpeculativeLoadHardeningPassEv" title='llvm::createX86SpeculativeLoadHardeningPass' data-ref="_ZN4llvm37createX86SpeculativeLoadHardeningPassEv">createX86SpeculativeLoadHardeningPass</dfn>() {</td></tr>
<tr><th id="2644">2644</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86SpeculativeLoadHardeningPass" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass' data-ref="(anonymousnamespace)::X86SpeculativeLoadHardeningPass">X86SpeculativeLoadHardeningPass</a><a class="tu ref" href="#_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPassC1Ev" title='(anonymous namespace)::X86SpeculativeLoadHardeningPass::X86SpeculativeLoadHardeningPass' data-use='c' data-ref="_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPassC1Ev">(</a>);</td></tr>
<tr><th id="2645">2645</th><td>}</td></tr>
<tr><th id="2646">2646</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
