$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module adder16_tb $end
  $var wire 16 # a [15:0] $end
  $var wire 16 $ b [15:0] $end
  $var wire 17 % sum [16:0] $end
  $scope module adder16_inst $end
   $var wire 16 # x [15:0] $end
   $var wire 16 $ y [15:0] $end
   $var wire 17 % sum [16:0] $end
   $var wire 16 # vec0 [15:0] $end
   $var wire 16 $ vec1 [15:0] $end
   $var wire 17 % vec2 [16:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000011111010000 #
b0000000000001010 $
b00000011111011010 %
#10
