

================================================================
== Vitis HLS Report for 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS'
================================================================
* Date:           Mon Aug 25 03:44:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.400 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       33|     2049|  0.165 us|  10.245 us|   33|  2049|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- INIT_OUTPUT_BIAS  |       32|     2048|         2|          -|          -|  16 ~ 1024|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [minkowski_net.cpp:245]   --->   Operation 4 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%config_output_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_output_channels_val"   --->   Operation 6 'read' 'config_output_channels_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln245 = store i11 0, i11 %oc" [minkowski_net.cpp:245]   --->   Operation 7 'store' 'store_ln245' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%oc_1 = load i11 %oc" [minkowski_net.cpp:245]   --->   Operation 9 'load' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.73ns)   --->   "%icmp_ln245 = icmp_eq  i11 %oc_1, i11 %config_output_channels_val_read" [minkowski_net.cpp:245]   --->   Operation 10 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.73ns)   --->   "%add_ln245 = add i11 %oc_1, i11 1" [minkowski_net.cpp:245]   --->   Operation 12 'add' 'add_ln245' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.inc16.split, void %READ_NEIGHBOR_FEATURES.loopexit.exitStub" [minkowski_net.cpp:245]   --->   Operation 13 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i11 %oc_1" [minkowski_net.cpp:245]   --->   Operation 14 'zext' 'zext_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer_biases_12_addr = getelementptr i32 %layer_biases_12, i64 0, i64 %zext_ln245" [minkowski_net.cpp:247]   --->   Operation 15 'getelementptr' 'layer_biases_12_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.20ns)   --->   "%layer_biases_12_load = load i10 %layer_biases_12_addr" [minkowski_net.cpp:247]   --->   Operation 16 'load' 'layer_biases_12_load' <Predicate = (!icmp_ln245)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln245 = store i11 %add_ln245, i11 %oc" [minkowski_net.cpp:245]   --->   Operation 17 'store' 'store_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [minkowski_net.cpp:245]   --->   Operation 19 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] ( I:1.20ns O:1.20ns )   --->   "%layer_biases_12_load = load i10 %layer_biases_12_addr" [minkowski_net.cpp:247]   --->   Operation 20 'load' 'layer_biases_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%output_features_addr = getelementptr i32 %output_features, i64 0, i64 %zext_ln245" [minkowski_net.cpp:247]   --->   Operation 21 'getelementptr' 'output_features_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln247 = store i32 %layer_biases_12_load, i10 %output_features_addr" [minkowski_net.cpp:247]   --->   Operation 22 'store' 'store_ln247' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.inc16" [minkowski_net.cpp:245]   --->   Operation 23 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 11 bit ('oc', minkowski_net.cpp:245) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln245', minkowski_net.cpp:245) of constant 0 on local variable 'oc', minkowski_net.cpp:245 [7]  (0.387 ns)

 <State 2>: 1.200ns
The critical path consists of the following:
	'load' operation 11 bit ('oc', minkowski_net.cpp:245) on local variable 'oc', minkowski_net.cpp:245 [10]  (0.000 ns)
	'getelementptr' operation 10 bit ('layer_biases_12_addr', minkowski_net.cpp:247) [18]  (0.000 ns)
	'load' operation 32 bit ('layer_biases_12_load', minkowski_net.cpp:247) on array 'layer_biases_12' [19]  (1.200 ns)

 <State 3>: 2.400ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_biases_12_load', minkowski_net.cpp:247) on array 'layer_biases_12' [19]  (1.200 ns)
	'store' operation 0 bit ('store_ln247', minkowski_net.cpp:247) of variable 'layer_biases_12_load', minkowski_net.cpp:247 on array 'output_features' [21]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
