#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  2 02:29:25 2025
# Process ID: 30364
# Current directory: D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1
# Command line: vivado.exe -log MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU.tcl
# Log file: D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1/MCU.vds
# Journal file: D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MCU.tcl -notrace
Command: synth_design -top MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'testcode.mem' is read successfully [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/rom.sv:10]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'rom' (1#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (2#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:239]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:204]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:265]
INFO: [Synth 8-226] default block is never used [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:265]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:280]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (6#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:280]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:167]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:301]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:231]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:231]
INFO: [Synth 8-6157] synthesizing module 'registerEn' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'registerEn' (10#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (11#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (12#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Master' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:63]
INFO: [Synth 8-6157] synthesizing module 'APB_Decoder' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'APB_Decoder' (13#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:117]
INFO: [Synth 8-6157] synthesizing module 'APB_Mux' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:147]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'APB_Mux' (14#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'APB_Master' (15#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (16#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (12) of module 'ram' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:56]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_GPIO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_GPIO' (17#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:27]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (18#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Periph' (19#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:79]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:87]
INFO: [Synth 8-6157] synthesizing module 'fnd_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_fnd' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_fnd' (20#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:26]
INFO: [Synth 8-6157] synthesizing module 'GPfnd' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:82]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (21#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (22#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (23#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (24#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (25#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (26#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (27#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (28#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPfnd' (29#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'fnd_Periph' (30#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_fnd.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'fnd_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:95]
INFO: [Synth 8-6157] synthesizing module 'GP_FIFO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_GPFIFO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:37]
WARNING: [Synth 8-6090] variable 'slv_next0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:109]
WARNING: [Synth 8-6090] variable 'PRDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:117]
WARNING: [Synth 8-6090] variable 'PRDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:120]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_GPFIFO' (31#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:3]
	Parameter FIFO_UNIT bound to: 8 - type: integer 
	Parameter FIFO_CAP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_ram' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:33]
	Parameter FIFO_UNIT bound to: 8 - type: integer 
	Parameter FIFO_CAP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_ram' (32#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:33]
INFO: [Synth 8-6157] synthesizing module 'fifo_CU' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:55]
	Parameter FIFO_UNIT bound to: 8 - type: integer 
	Parameter FIFO_CAP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_CU' (33#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (34#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GP_FIFO' (35#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GP_FIFO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:104]
INFO: [Synth 8-6157] synthesizing module 'GP_UART' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:3]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_UARTIntf' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:74]
WARNING: [Synth 8-6090] variable 'slv_next0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:155]
WARNING: [Synth 8-6090] variable 'PRDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:163]
WARNING: [Synth 8-6090] variable 'PRDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:166]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:162]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'APB_UARTIntf' (36#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:74]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:5]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'boud_tick_gen' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:261]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BUAD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'boud_tick_gen' (37#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:261]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:54]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-226] default block is never used [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:99]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (38#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:54]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:153]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:201]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (39#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:153]
INFO: [Synth 8-6155] done synthesizing module 'uart' (40#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:3]
	Parameter FIFO_UNIT bound to: 8 - type: integer 
	Parameter FIFO_CAP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (40#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/fifo.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GP_UART' (41#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GP_UART' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (42#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1468.555 ; gain = 452.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1468.555 ; gain = 452.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1468.555 ; gain = 452.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1468.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MCU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MCU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2690.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'APB_Master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'APB_SlaveIntf_GPFIFO'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'APB_UARTIntf'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                             0000 | 00000000000000000000000000000000
                  DECODE |                             0001 | 00000000000000000000000000000001
                   R_EXE |                             0010 | 00000000000000000000000000000010
                   S_EXE |                             0011 | 00000000000000000000000000001001
                   S_MEM |                             0100 | 00000000000000000000000000001010
                   L_EXE |                             0101 | 00000000000000000000000000001011
                   L_MEM |                             0110 | 00000000000000000000000000001100
                    L_WB |                             0111 | 00000000000000000000000000001101
                   I_EXE |                             1000 | 00000000000000000000000000000011
                   B_EXE |                             1001 | 00000000000000000000000000000100
                  LU_EXE |                             1010 | 00000000000000000000000000000101
                  AU_EXE |                             1011 | 00000000000000000000000000000110
                   J_EXE |                             1100 | 00000000000000000000000000000111
                  JL_EXE |                             1101 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   SETUP |                              010 |                               01
                  ACCESS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'APB_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                  ACCESS |                              010 |                               01
                    SEND |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'APB_SlaveIntf_GPFIFO'
WARNING: [Synth 8-327] inferring latch for variable 'PRDATA_reg' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_FIFO.sv:115]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                    READ |                              010 |                               01
                    SEND |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'APB_UARTIntf'
WARNING: [Synth 8-327] inferring latch for variable 'PRDATA_reg' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_UART/GP_UART.sv:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
                   START |                               01 |                               01
              DATA_STATE |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                             0000
                   START |                               01 |                             0001
              DATA_STATE |                               10 |                             0010
                    STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'temp_data_next_reg' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MyUART_source/uart.v:209]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:29 ; elapsed = 00:07:47 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 29    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 24    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 6     
	  10 Input   32 Bit        Muxes := 1     
	  17 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  18 Input   16 Bit        Muxes := 1     
	  14 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	  14 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 45    
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[7] with 1st driver pin 'i_0/U_GPIOD/i_57/z' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[7] with 2nd driver pin 'GND' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net inoutPort[7] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[6] with 1st driver pin 'i_0/U_GPIOD/i_58/z' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[6] with 2nd driver pin 'GND' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net inoutPort[6] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[5] with 1st driver pin 'i_0/U_GPIOD/i_59/z' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[5] with 2nd driver pin 'GND' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net inoutPort[5] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[4] with 1st driver pin 'i_0/U_GPIOD/i_60/z' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inoutPort[4] with 2nd driver pin 'GND' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net inoutPort[4] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:83]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:28 ; elapsed = 00:09:50 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:37 ; elapsed = 00:09:59 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:37 ; elapsed = 00:09:59 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:37 ; elapsed = 00:09:59 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     7|
|3     |LUT3 |    22|
|4     |LUT4 |    17|
|5     |LUT5 |    26|
|6     |LUT6 |    21|
|7     |FDCE |    55|
|8     |FDPE |     5|
|9     |IBUF |     3|
|10    |OBUF |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:40 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:16 ; elapsed = 00:09:08 . Memory (MB): peak = 2690.664 ; gain = 452.785
Synthesis Optimization Complete : Time (s): cpu = 00:09:41 ; elapsed = 00:10:03 . Memory (MB): peak = 2690.664 ; gain = 1674.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2690.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 17 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:45 ; elapsed = 00:10:09 . Memory (MB): peak = 2690.664 ; gain = 1674.895
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1/MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MCU_utilization_synth.rpt -pb MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  2 02:39:37 2025...
