{"hands_on_practices": [{"introduction": "Understanding the behavior of a JK flip-flop begins with mastering its state transitions. This first exercise provides a direct, hands-on opportunity to apply the characteristic equation, $Q^{+} = J\\overline{Q} + \\overline{K}Q$, by tracing the output $Q$ through a sequence of input changes at each clock edge. This fundamental skill is the building block for analyzing more complex sequential circuits [@problem_id:1931549].", "problem": "A positive edge-triggered JK flip-flop is used as a single-bit memory element in a sequential logic circuit. The flip-flop is initially in the state where its output Q is 0. A sequence of five clock pulses is applied to the clock input. The logical states of the inputs J and K are held stable just before each of the five rising clock edges as follows:\n\n- Before the 1st rising edge: J = 1, K = 0\n- Before the 2nd rising edge: J = 1, K = 1\n- Before the 3rd rising edge: J = 0, K = 0\n- Before the 4th rising edge: J = 0, K = 1\n- Before the 5th rising edge: J = 1, K = 1\n\nWhich of the following options represents the sequence of values for the output Q, read immediately after the 1st, 2nd, 3rd, 4th, and 5th rising clock edges, respectively?\n\nA. 10001\n\nB. 11101\n\nC. 01110\n\nD. 10101\n\nE. 11001", "solution": "A positive edge-triggered JK flip-flop follows the characteristic equation sampled on the rising edge:\n$$Q^{+} = J\\overline{Q} + \\overline{K}Q,$$\nwhere $Q^{+}$ is the value immediately after the rising edge and $Q$ is the value just before it. The initial state is $Q=0$.\n\nBefore the 1st rising edge, $J=1$, $K=0$, $Q=0$:\n$$Q_{1} = 1 \\cdot \\overline{0} + \\overline{0} \\cdot 0 = 1 \\cdot 1 + 1 \\cdot 0 = 1.$$\n\nBefore the 2nd rising edge, $J=1$, $K=1$, $Q=Q_{1}=1$:\n$$Q_{2} = 1 \\cdot \\overline{1} + \\overline{1} \\cdot 1 = 1 \\cdot 0 + 0 \\cdot 1 = 0.$$\n\nBefore the 3rd rising edge, $J=0$, $K=0$, $Q=Q_{2}=0$:\n$$Q_{3} = 0 \\cdot \\overline{0} + \\overline{0} \\cdot 0 = 0 \\cdot 1 + 1 \\cdot 0 = 0.$$\n\nBefore the 4th rising edge, $J=0$, $K=1$, $Q=Q_{3}=0$:\n$$Q_{4} = 0 \\cdot \\overline{0} + \\overline{1} \\cdot 0 = 0 \\cdot 1 + 0 \\cdot 0 = 0.$$\n\nBefore the 5th rising edge, $J=1$, $K=1$, $Q=Q_{4}=0$:\n$$Q_{5} = 1 \\cdot \\overline{0} + \\overline{1} \\cdot 0 = 1 \\cdot 1 + 0 \\cdot 0 = 1.$$\n\nThus the sequence immediately after the 1st through 5th rising edges is $10001$, which corresponds to option A.", "answer": "$$\\boxed{A}$$", "id": "1931549"}, {"introduction": "Digital circuits are often complex systems built from simpler components, and a key skill is understanding behavior from structure. This practice challenges you to work in reverse, moving from a circuit diagram to its functional description by analyzing the logic that generates the $J$ and $K$ inputs [@problem_id:1931511]. You will construct a state table to unravel the behavior of a two-flip-flop sequential machine, a core task in digital systems analysis and design.", "problem": "A synchronous sequential logic circuit is constructed using two positive-edge-triggered JK flip-flops, labeled FF0 and FF1. The state of the circuit is defined by the ordered pair of the flip-flop outputs, (Q1, Q0), where Q1 is the output of FF1 and Q0 is the output of FF0. Both flip-flops provide complementary outputs (Q and ~Q). The inputs to these flip-flops are determined by the outputs of four two-input NAND gates as described below. All components are ideal, and a common clock signal drives both flip-flops.\n\nThe connections are as follows:\n- The J input of flip-flop FF0 (J0) is connected to the output of a NAND gate whose inputs are Q0 and Q1.\n- The K input of flip-flop FF0 (K0) is connected to the output of a NAND gate whose inputs are Q0 and ~Q1.\n- The J input of flip-flop FF1 (J1) is connected to the output of a NAND gate whose inputs are ~Q0 and ~Q1.\n- The K input of flip-flop FF1 (K1) is connected to the output of a NAND gate whose inputs are Q1 and Q0.\n\nAssuming the circuit is powered on and runs for a sufficient number of clock cycles to settle into a repeating pattern, which of the following options correctly describes the sequence of states (Q1, Q0) in the stable cycle?\n\nA. (0,0) → (0,1) → (1,0) → (1,1) → (0,0) ...\n\nB. (0,1) → (1,1) → (1,0) → (0,1) ...\n\nC. (0,0) → (1,1) → (0,0) ...\n\nD. (0,1) → (1,0) → (0,1) ...\n\nE. The circuit will eventually settle into a single, non-changing state.", "solution": "Let the present state be $(Q_{1},Q_{0})$, with complements $\\neg Q_{1}$ and $\\neg Q_{0}$. The NAND gate outputs driving the JK inputs are\n$$\nJ_{0}=\\neg(Q_{0}Q_{1}),\\quad K_{0}=\\neg(Q_{0}\\neg Q_{1}),\\quad J_{1}=\\neg(\\neg Q_{0}\\neg Q_{1}),\\quad K_{1}=\\neg(Q_{1}Q_{0}).\n$$\nFor a positive-edge-triggered JK flip-flop, the next-state equations are\n$$\nQ_{0}^{+}=J_{0}\\,\\neg Q_{0}+\\neg K_{0}\\,Q_{0},\\qquad Q_{1}^{+}=J_{1}\\,\\neg Q_{1}+\\neg K_{1}\\,Q_{1}.\n$$\nEvaluate for each present state:\n\n1) For $(Q_{1},Q_{0})=(0,0)$:\n$$\n\\neg Q_{1}=1,\\ \\neg Q_{0}=1,\\ J_{0}=\\neg(0\\cdot 0)=1,\\ K_{0}=\\neg(0\\cdot 1)=1,\\ J_{1}=\\neg(1\\cdot 1)=0,\\ K_{1}=\\neg(0\\cdot 0)=1.\n$$\nThus\n$$\nQ_{0}^{+}=1\\cdot 1+\\neg 1\\cdot 0=1+0=1,\\quad Q_{1}^{+}=0\\cdot 1+\\neg 1\\cdot 0=0+0=0,\n$$\nso $(0,0)\\to(0,1)$.\n\n2) For $(Q_{1},Q_{0})=(0,1)$:\n$$\n\\neg Q_{1}=1,\\ \\neg Q_{0}=0,\\ J_{0}=\\neg(1\\cdot 0)=1,\\ K_{0}=\\neg(1\\cdot 1)=0,\\ J_{1}=\\neg(0\\cdot 1)=1,\\ K_{1}=\\neg(0\\cdot 1)=1.\n$$\nThus\n$$\nQ_{0}^{+}=1\\cdot 0+\\neg 0\\cdot 1=0+1=1,\\quad Q_{1}^{+}=1\\cdot 1+\\neg 1\\cdot 0=1+0=1,\n$$\nso $(0,1)\\to(1,1)$.\n\n3) For $(Q_{1},Q_{0})=(1,1)$:\n$$\n\\neg Q_{1}=0,\\ \\neg Q_{0}=0,\\ J_{0}=\\neg(1\\cdot 1)=0,\\ K_{0}=\\neg(0\\cdot 0)=1,\\ J_{1}=\\neg(0\\cdot 0)=1,\\ K_{1}=\\neg(1\\cdot 1)=0.\n$$\nThus\n$$\nQ_{0}^{+}=0\\cdot 0+\\neg 1\\cdot 1=0+0=0,\\quad Q_{1}^{+}=1\\cdot 0+\\neg 0\\cdot 1=0+1=1,\n$$\nso $(1,1)\\to(1,0)$.\n\n4) For $(Q_{1},Q_{0})=(1,0)$:\n$$\n\\neg Q_{1}=0,\\ \\neg Q_{0}=1,\\ J_{0}=\\neg(0\\cdot 1)=1,\\ K_{0}=\\neg(0\\cdot 0)=1,\\ J_{1}=\\neg(1\\cdot 0)=1,\\ K_{1}=\\neg(1\\cdot 0)=1.\n$$\nThus\n$$\nQ_{0}^{+}=1\\cdot 1+\\neg 1\\cdot 0=1+0=1,\\quad Q_{1}^{+}=1\\cdot 0+\\neg 1\\cdot 1=0+0=0,\n$$\nso $(1,0)\\to(0,1)$.\n\nFrom these transitions, all initial states lead into the repeating cycle\n$$\n(0,1)\\to(1,1)\\to(1,0)\\to(0,1)\\to\\cdots,\n$$\nwhich corresponds to option B.", "answer": "$$\\boxed{B}$$", "id": "1931511"}, {"introduction": "Ideal circuits provide a theoretical foundation, but real-world hardware can have faults. This exercise simulates a practical scenario where you must analyze a synchronous counter with a \"stuck-at-1\" defect, a common failure mode in digital electronics [@problem_id:1931557]. By tracing the counter's operation under this faulty condition, you will learn to predict how component failures affect overall system behavior, a crucial skill for testing and debugging.", "problem": "A 2-bit synchronous counter is designed using two positive edge-triggered JK flip-flops, FF1 and FF0, whose outputs $Q_1$ and $Q_0$ represent the most significant bit (MSB) and the least significant bit (LSB) of the count, respectively. The counter has an active-high count enable input, labeled `EN`. When `EN` is high (logic 1), the counter should increment on the clock edge. When `EN` is low (logic 0), the counter should hold its current state. The intended logic equations for the flip-flop inputs are:\n- $J_0 = EN$\n- $K_0 = EN$\n- $J_1 = Q_0 \\cdot EN$\n- $K_1 = Q_0 \\cdot EN$\n\nThe counter starts in the state $(Q_1, Q_0) = (0,0)$. A test sequence of enable signals is applied over four consecutive clock pulses. The sequence for `EN` is (1, 0, 1, 0), where the first value is for the first pulse, the second for the second pulse, and so on.\n\nUpon testing, it is discovered that a manufacturing defect has occurred: the $J_0$ input to flip-flop FF0 is permanently shorted to the high voltage supply, causing it to be \"stuck-at-1\". All other inputs and components function according to the intended design.\n\nWhich of the following options represents the sequence of states $(Q_1, Q_0)$ of the faulty counter after each of the four clock pulses? The first state in the sequence is the state after the first pulse.\n\nA. (0,1), (0,1), (1,0), (1,1)\n\nB. (0,1), (0,1), (1,0), (1,0)\n\nC. (0,1), (1,0), (1,1), (0,0)\n\nD. (0,1), (0,0), (0,1), (0,0)\n\nE. (1,1), (1,1), (0,0), (0,0)", "solution": "We use the positive edge-triggered JK flip-flop characteristic. For each flip-flop with inputs $J$, $K$ and present state $Q$, the next state at the clock edge is given by:\n$$\nQ^{+}=\n\\begin{cases}\nQ  \\text{if } J=0,\\,K=0,\\\\\n0  \\text{if } J=0,\\,K=1,\\\\\n1  \\text{if } J=1,\\,K=0,\\\\\n\\bar{Q}  \\text{if } J=1,\\,K=1.\n\\end{cases}\n$$\nThe intended design gives $J_{0}=EN$, $K_{0}=EN$, $J_{1}=Q_{0}\\,EN$, $K_{1}=Q_{0}\\,EN$. The fault forces $J_{0}=1$ permanently, while $K_{0}=EN$ remains correct, and $J_{1}=K_{1}=Q_{0}EN$ remain correct. The counter starts at $(Q_{1},Q_{0})=(0,0)$ and $EN$ over four pulses is $(1,0,1,0)$. At each pulse, inputs are evaluated using the present (pre-clock) state.\n\nPulse 1 with $EN=1$: For FF0, $J_{0}=1$, $K_{0}=1$ so $Q_{0}$ toggles: from $0$ to $1$. For FF1, $J_{1}=K_{1}=Q_{0}EN=0\\cdot 1=0$ so $Q_{1}$ holds at $0$. State after pulse 1: $(0,1)$.\n\nPulse 2 with $EN=0$: For FF0, $J_{0}=1$, $K_{0}=0$ so $Q_{0}$ is set to $1$ (remains $1$). For FF1, $J_{1}=K_{1}=Q_{0}EN=1\\cdot 0=0$ so $Q_{1}$ holds at $0$. State after pulse 2: $(0,1)$.\n\nPulse 3 with $EN=1$: For FF0, $J_{0}=1$, $K_{0}=1$ so $Q_{0}$ toggles: from $1$ to $0$. For FF1, $J_{1}=K_{1}=Q_{0}EN=1\\cdot 1=1$ so $Q_{1}$ toggles: from $0$ to $1$. State after pulse 3: $(1,0)$.\n\nPulse 4 with $EN=0$: For FF0, $J_{0}=1$, $K_{0}=0$ so $Q_{0}$ is set to $1$ (from $0$ to $1$). For FF1, $J_{1}=K_{1}=Q_{0}EN=0\\cdot 0=0$ so $Q_{1}$ holds at $1$. State after pulse 4: $(1,1)$.\n\nThus the sequence over the four pulses is $(0,1),(0,1),(1,0),(1,1)$, which corresponds to option A.", "answer": "$$\\boxed{A}$$", "id": "1931557"}]}