// Seed: 4100793396
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1
    , id_15,
    input wor id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output uwire id_7,
    output logic id_8,
    output wand id_9,
    output logic id_10,
    input tri1 id_11,
    output supply0 id_12,
    output tri0 id_13
);
  logic id_16, id_17, id_18;
  supply0 id_19;
  assign id_9 = 1'b0;
  always @(*) begin
    if (id_19) begin
      fork
        begin
          id_10 = id_17;
          id_0  = new;
          id_8 <= "";
          id_13 = 1'd0 ==? (((1)));
        end
        begin
          id_0 = id_17;
          $display;
        end
      join : id_20
    end
  end
  wire id_21;
  wire id_22;
  assign id_8 = 1 == id_6;
  wire id_23;
  assign id_12 = {1'b0{id_6}};
  supply1 id_24, id_25, id_26 = 1;
  assign id_12 = 1;
  wire id_27;
  module_0(
      id_21, id_21
  );
  always @(negedge 1) begin
    $display;
  end
  wire id_28;
  wire id_29;
  wire id_30;
  wire id_31;
endmodule
