CLEAR_PERI_REG_MASK,FUNC_0
I2S_CONF_REG,FUNC_1
I2S_DSCR_EN,VAR_0
I2S_FIFO_CONF_REG,FUNC_2
I2S_INLINK_START,VAR_1
I2S_INT_RAW_REG,FUNC_3
I2S_OUTLINK_START,VAR_2
I2S_OUT_LINK_REG,FUNC_4
I2S_RX_FIFO_RESET,VAR_3
I2S_RX_RESET,VAR_4
I2S_RX_START,VAR_5
I2S_STATE_REG,FUNC_5
I2S_TX_FIFO_RESET,VAR_6
I2S_TX_FIFO_RESET_BACK,VAR_7
I2S_TX_IDLE,VAR_8
I2S_TX_REMPTY_INT_RAW,VAR_9
I2S_TX_RESET,VAR_10
I2S_TX_START,VAR_11
READ_PERI_REG,FUNC_6
SET_PERI_REG_MASK,FUNC_7
finishDma,FUNC_8
