Warning: Design 'stop_watch' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : stop_watch
Version: O-2018.06-SP1
Date   : Tue Dec  5 14:03:59 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: count_sec_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_sec_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.50       2.50
  count_sec_reg[0]/CK (DFFRX1)                            0.00       2.50 r
  count_sec_reg[0]/Q (DFFRX1)                             0.38       2.88 f
  add_62/A[0] (stop_watch_DW01_inc_0)                     0.00       2.88 f
  add_62/U1_1_1/CO (ADDHXL)                               0.11       2.99 f
  add_62/U1_1_2/CO (ADDHXL)                               0.10       3.09 f
  add_62/U1_1_3/CO (ADDHXL)                               0.10       3.19 f
  add_62/U1_1_4/CO (ADDHXL)                               0.10       3.30 f
  add_62/U1_1_5/CO (ADDHXL)                               0.10       3.40 f
  add_62/U1_1_6/CO (ADDHXL)                               0.10       3.50 f
  add_62/U2/Y (XOR2X1)                                    0.08       3.58 f
  add_62/SUM[7] (stop_watch_DW01_inc_0)                   0.00       3.58 f
  U25/Y (NOR2BX1)                                         0.11       3.69 f
  count_sec_reg[7]/D (DFFRX1)                             0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             2.50     102.50
  clock uncertainty                                      -1.50     101.00
  count_sec_reg[7]/CK (DFFRX1)                            0.00     101.00 r
  library setup time                                     -0.09     100.91
  data required time                                               100.91
  --------------------------------------------------------------------------
  data required time                                               100.91
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       97.22


1
