
Welcome to minicom 2.7.1                                                                                                                    
                                                                                                                                            
OPTIONS: I18n                                                                                                                               
Compiled on Dec 23 2019, 02:06:26.                                                                                                          
Port /dev/ttyUSB1, 17:14:56                                                                                                                 
                                                                                                                                            
Press CTRL-A Z for help on special keys                                                                                                     
                                                                                                                                            
01000000011a00006a3761657000000000000000475020200008010000080100C1.00.10.01 (Jun 29 2023 - 13:38:40)                                        
Waiting for tifs.bin ...                                                                                                                    
CCCCCCCTIFS  ver: 9.0.6--v09.00.06 (Kool Koala)                                                                                             
Waiting for multicore app ...                                                                                                               
CCCCample Test Application                                                                                                                  
                                                                                                                                            
DCC_Test_init: Init MCU ESM complete                                                                                                        
                                                                                                                                            
                                                                                                                                            
SDL DCC EXAMPLE TEST: Start UC-4                                                                                                            
                                                                                                                                            
INSTANCE: MCU_DCC0                                                                                                                          
                                                                                                                                            
Source clock: HFOSC0                                                                                                                        
                                                                                                                                            
Test clock source: CBASS                                                                                                                    
SDL DCC EXAMPLE TEST: Seed values calculation done.                                                                                         
SDL DCC EXAMPLE TEST: DCC configured                                                                                                        
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt                                                                     
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt                                                                                    
SDL DCC EXAMPLE TEST: No Clock Drift was observed                                                                                           
                                                                                                                                            
Test clock source: MCAN                                                                                                                     
SDL DCC EXAMPLE TEST: Seed values calculation done.                                                                                         
SDL DCC EXAMPLE TEST: DCC configured                                                                                                        
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt                                                                     
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt                                                                                    
SDL DCC EXAMPLE TEST: No Clock Drift was observed                                                                                           
                                                                                                                                            
Test clock source: ADC                                                                                                                      
SDL DCC EXAMPLE TEST: Seed values calculation done.                                                                                         
SDL DCC EXAMPLE TEST: DCC configured                                                                                                        
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt                                                                     
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt                                                                                    
SDL DCC EXAMPLE TEST: No Clock Drift was observed                                                                                           
                                                                                                                                            
                                                                                                                                            
                                                                                                                                            
                                                                                                                                            
SDL DCC EXAMPLE TEST: Start UC-2                                                                                                            
                                                                                                                                            
INSTANCE: MCU_DCC0                                                                                                                          

Source clock: RC OSC                                                                                                                        

Test clock source: CBASS 
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured 
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt 
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt 
SDL DCC EXAMPLE TEST: No Clock Drift was observed 

Test clock source: MCAN 
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured 
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt 
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt 
SDL DCC EXAMPLE TEST: No Clock Drift was observed 

Test clock source: ADC 
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured 
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt 
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt 
SDL DCC EXAMPLE TEST: No Clock Drift was observed 

Test Name: DCC EXAMPLE TEST  PASSED 

 All tests have passed. 

