INFO: [VRFC 10-2263] Analyzing Verilog file "/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP2/TP2v1/TP2v1.srcs/sim_3/new/alu2fifo_uut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu2fifo_uut
