+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][407]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][711]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][631]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][511]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][743]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][735]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][487]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][404]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][708]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][628]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][492]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][508]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][740]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][741]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][732]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][733]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][737]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][583]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][739]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][742]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][744]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][734]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][455]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][319]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][295]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][705]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][625]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][401]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][489]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][655]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][623]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][707]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][627]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][403]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][484]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][491]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][704]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][624]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][400]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][599]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][543]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][488]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][485]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][712]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][709]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][405]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][629]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][706]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][509]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][493]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][626]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][745]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][402]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][714]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][486]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][490]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][736]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][279]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][738]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][639]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][647]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][471]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][367]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][247]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][716]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][671]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][359]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][717]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][391]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][580]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][663]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][713]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][581]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][633]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][273]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][316]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][641]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][275]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][321]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][715]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][582]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][481]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][399]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][317]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][643]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][287]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][483]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][632]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][323]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][351]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][313]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][467]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][729]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][480]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][575]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][578]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][315]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][318]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][652]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][454]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][320]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][731]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][620]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][294]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][653]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][312]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][596]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][311]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][615]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][482]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][300]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][591]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][621]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][728]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][635]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][322]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][265]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][272]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][548]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][597]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][601]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][308]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][540]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][301]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][479]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][640]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][679]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][239]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][588]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][549]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][309]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][541]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][314]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][654]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][377]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][345]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][274]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][622]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][603]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][255]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][730]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][476]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][607]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][589]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][267]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][600]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][695]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][642]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][463]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][406]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][710]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][634]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][692]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][477]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][630]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][598]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][347]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][433]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][293]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][379]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][527]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][542]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][510]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][466]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][693]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][431]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][408]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][343]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][415]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][276]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][452]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][423]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][435]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][602]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][579]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][636]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][644]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][277]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][453]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][449]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][637]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][503]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][645]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][439]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][292]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][447]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][495]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][468]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][324]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][451]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][325]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][609]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][281]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][268]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][469]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][364]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][289]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][297]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][448]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][611]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][278]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][269]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][608]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][356]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][365]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][283]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][638]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][668]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][388]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][646]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][727]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][291]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][357]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][673]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][669]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][389]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][393]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][450]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][470]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][417]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][697]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][665]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][385]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][617]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][288]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][296]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][366]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][660]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][395]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][649]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][610]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][675]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][719]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][604]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][246]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][411]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][691]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][284]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][523]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][419]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][436]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][348]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][380]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][396]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][524]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][559]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][667]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][387]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][280]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][661]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][670]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][375]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][551]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][619]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][244]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][390]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][358]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][605]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][593]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][545]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][519]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][537]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][651]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][360]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][437]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][381]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][349]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][525]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][290]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][664]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][384]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][241]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][662]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][245]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][572]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][696]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][285]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][353]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][397]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][264]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][616]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][567]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][547]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][496]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][522]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][595]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][539]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][648]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][305]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][457]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][459]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][465]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][409]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][307]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][282]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][573]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][362]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][544]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][361]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][536]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][592]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][666]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][386]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][690]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][498]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][376]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][584]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][240]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][363]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][352]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][724]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][398]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][569]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][618]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][723]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][650]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][304]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][266]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][456]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][350]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][464]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][354]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][286]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][243]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][546]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][725]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][299]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][432]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][571]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][594]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][538]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][676]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][672]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][458]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][378]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][574]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][392]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][657]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][416]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][306]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][681]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][344]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][302]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][585]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][586]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][521]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][568]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][677]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][237]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][612]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][560]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][513]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][587]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][460]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][434]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][428]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][683]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][394]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][310]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][674]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][473]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][659]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][614]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][613]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][410]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][475]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][515]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][418]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][722]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][656]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][590]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][369]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][562]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][461]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][429]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][242]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][680]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][570]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][520]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][678]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][249]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][512]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][251]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][238]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][340]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][478]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][346]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][341]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][261]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][412]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][420]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][425]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][606]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][682]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][254]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][694]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][413]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][658]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][462]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][252]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][421]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][444]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][514]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][371]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[27][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][500]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][383]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][232]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][355]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][526]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][253]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][445]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][427]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][501]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][441]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][535]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][430]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][414]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][342]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][422]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][497]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][443]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][368]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][687]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][703]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][424]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][440]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][502]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][700]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][499]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][271]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][234]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][577]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][494]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][561]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][438]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][701]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][446]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][563]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][370]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][442]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][576]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][372]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][248]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][426]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][335]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[22][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][505]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][556]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][250]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][516]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][373]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][564]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[2][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][507]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][726]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][557]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][517]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][565]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][233]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][553]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[34][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][718]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][235]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][555]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][550]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][558]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[1][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][374]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][518]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][298]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][472]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][552]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[25][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][566]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][262]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][699]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][327]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][329]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][504]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][554]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][331]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][256]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][474]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][506]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][532]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[24][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[10][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][533]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][698]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[21][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][721]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[23][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][258]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[26][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][528]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][684]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][720]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][685]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[28][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][530]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[20][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][689]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][529]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][531]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][382]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][328]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[5][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[18][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][534]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][688]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][686]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][702]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][330]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][332]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][270]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][333]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[15][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][337]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][334]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][339]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[14][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[31][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][336]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][338]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[6][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[9][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][326]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[17][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[13][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[0][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[16][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[33][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[11][7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[12][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[3][9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[29][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[36][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][12]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][6]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][5]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[32][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][2]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][4]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][0]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[8][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[4][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                  design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[7][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[19][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][11]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][3]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][230]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][1]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[35][10]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][8]/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                      design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][228]_srl8/D|
| clk_12mhz_design_1_clk_wiz_1_0_1 |               clk_fpga_0 |                                 design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC_reg[30][5]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
