// Seed: 4173749539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout supply1 id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_21 = 1;
  assign id_11 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd16
) (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output logic id_4,
    output wor id_5,
    output wor _id_6,
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    output logic id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri id_19,
    output supply1 id_20,
    input uwire id_21,
    output wire id_22
);
  wire id_24;
  parameter id_25 = 1;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_25,
      id_25,
      id_25,
      id_24,
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_25,
      id_24
  );
  logic [id_6 : -1] id_26;
  ;
  wire id_27;
  ;
  parameter id_28 = 1;
  initial begin : LABEL_0
    id_4  <= -1 / id_2;
    id_10 <= -1;
  end
  wire id_29;
endmodule
