
STM_HRC_14.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009130  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  080092c0  080092c0  0000a2c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009680  08009680  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009680  08009680  0000a680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009688  08009688  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009688  08009688  0000a688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800968c  0800968c  0000a68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009690  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001d4  08009864  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08009864  0000b47c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116e2  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf5  00000000  00000000  0001c8e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d8  00000000  00000000  0001f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000da5  00000000  00000000  000206b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b2e  00000000  00000000  0002145d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015084  00000000  00000000  0004af8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001032bd  00000000  00000000  0006000f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001632cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059b4  00000000  00000000  00163310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00168cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080092a8 	.word	0x080092a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080092a8 	.word	0x080092a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	@ 0x28
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bae:	f107 031c 	add.w	r3, r7, #28
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
 8000bc8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bca:	4b30      	ldr	r3, [pc, #192]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bcc:	4a30      	ldr	r2, [pc, #192]	@ (8000c90 <MX_ADC1_Init+0xe8>)
 8000bce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000be2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000be8:	4b28      	ldr	r3, [pc, #160]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bea:	2204      	movs	r2, #4
 8000bec:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bee:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bf4:	4b25      	ldr	r3, [pc, #148]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000bfa:	4b24      	ldr	r3, [pc, #144]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c00:	4b22      	ldr	r3, [pc, #136]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c08:	4b20      	ldr	r3, [pc, #128]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c14:	4b1d      	ldr	r3, [pc, #116]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c1e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c22:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c24:	4b19      	ldr	r3, [pc, #100]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c2c:	4817      	ldr	r0, [pc, #92]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c2e:	f001 f905 	bl	8001e3c <HAL_ADC_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000c38:	f000 fa26 	bl	8001088 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c40:	f107 031c 	add.w	r3, r7, #28
 8000c44:	4619      	mov	r1, r3
 8000c46:	4811      	ldr	r0, [pc, #68]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c48:	f002 f89a 	bl	8002d80 <HAL_ADCEx_MultiModeConfigChannel>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000c52:	f000 fa19 	bl	8001088 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c56:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <MX_ADC1_Init+0xec>)
 8000c58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c5a:	2306      	movs	r3, #6
 8000c5c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000c5e:	2307      	movs	r3, #7
 8000c60:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c62:	237f      	movs	r3, #127	@ 0x7f
 8000c64:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c66:	2304      	movs	r3, #4
 8000c68:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	@ (8000c8c <MX_ADC1_Init+0xe4>)
 8000c74:	f001 fafa 	bl	800226c <HAL_ADC_ConfigChannel>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000c7e:	f000 fa03 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	3728      	adds	r7, #40	@ 0x28
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200001f0 	.word	0x200001f0
 8000c90:	50040000 	.word	0x50040000
 8000c94:	3ef08000 	.word	0x3ef08000

08000c98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b0ac      	sub	sp, #176	@ 0xb0
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	2288      	movs	r2, #136	@ 0x88
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f006 fbd2 	bl	8007462 <memset>
  if(adcHandle->Instance==ADC1)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a27      	ldr	r2, [pc, #156]	@ (8000d60 <HAL_ADC_MspInit+0xc8>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d146      	bne.n	8000d56 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ccc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000cce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000cde:	2310      	movs	r3, #16
 8000ce0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ce2:	2307      	movs	r3, #7
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000cee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000cf2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fc17 	bl	800452c <HAL_RCCEx_PeriphCLKConfig>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000d04:	f000 f9c0 	bl	8001088 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <HAL_ADC_MspInit+0xcc>)
 8000d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0c:	4a15      	ldr	r2, [pc, #84]	@ (8000d64 <HAL_ADC_MspInit+0xcc>)
 8000d0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d14:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <HAL_ADC_MspInit+0xcc>)
 8000d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	4b10      	ldr	r3, [pc, #64]	@ (8000d64 <HAL_ADC_MspInit+0xcc>)
 8000d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d24:	4a0f      	ldr	r2, [pc, #60]	@ (8000d64 <HAL_ADC_MspInit+0xcc>)
 8000d26:	f043 0302 	orr.w	r3, r3, #2
 8000d2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d64 <HAL_ADC_MspInit+0xcc>)
 8000d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d30:	f003 0302 	and.w	r3, r3, #2
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d3e:	230b      	movs	r3, #11
 8000d40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <HAL_ADC_MspInit+0xd0>)
 8000d52:	f002 f9d7 	bl	8003104 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d56:	bf00      	nop
 8000d58:	37b0      	adds	r7, #176	@ 0xb0
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	50040000 	.word	0x50040000
 8000d64:	40021000 	.word	0x40021000
 8000d68:	48000400 	.word	0x48000400

08000d6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d72:	f107 030c 	add.w	r3, r7, #12
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
 8000d80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	4b3e      	ldr	r3, [pc, #248]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d86:	4a3d      	ldr	r2, [pc, #244]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d8e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9a:	4b38      	ldr	r3, [pc, #224]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9e:	4a37      	ldr	r2, [pc, #220]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000da0:	f043 0304 	orr.w	r3, r3, #4
 8000da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da6:	4b35      	ldr	r3, [pc, #212]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000daa:	f003 0304 	and.w	r3, r3, #4
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db2:	4b32      	ldr	r3, [pc, #200]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db6:	4a31      	ldr	r2, [pc, #196]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8000e7c <MX_GPIO_Init+0x110>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2110      	movs	r1, #16
 8000dce:	482c      	ldr	r0, [pc, #176]	@ (8000e80 <MX_GPIO_Init+0x114>)
 8000dd0:	f002 fb42 	bl	8003458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_C_Pin|SEG_E_Pin|SEG_D_Pin|SEG_A_Pin
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f64e 0106 	movw	r1, #59398	@ 0xe806
 8000dda:	482a      	ldr	r0, [pc, #168]	@ (8000e84 <MX_GPIO_Init+0x118>)
 8000ddc:	f002 fb3c 	bl	8003458 <HAL_GPIO_WritePin>
                          |SEG_F_Pin|SEG_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	4827      	ldr	r0, [pc, #156]	@ (8000e84 <MX_GPIO_Init+0x118>)
 8000de8:	f002 fb36 	bl	8003458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df6:	f002 fb2f 	bl	8003458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_G_Pin;
 8000dfa:	2310      	movs	r3, #16
 8000dfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SEG_G_GPIO_Port, &GPIO_InitStruct);
 8000e0a:	f107 030c 	add.w	r3, r7, #12
 8000e0e:	4619      	mov	r1, r3
 8000e10:	481b      	ldr	r0, [pc, #108]	@ (8000e80 <MX_GPIO_Init+0x114>)
 8000e12:	f002 f977 	bl	8003104 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SEG_C_Pin|SEG_E_Pin|SEG_D_Pin|SEG_A_Pin
 8000e16:	f64e 0306 	movw	r3, #59398	@ 0xe806
 8000e1a:	60fb      	str	r3, [r7, #12]
                          |SEG_F_Pin|SEG_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e28:	f107 030c 	add.w	r3, r7, #12
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4815      	ldr	r0, [pc, #84]	@ (8000e84 <MX_GPIO_Init+0x118>)
 8000e30:	f002 f968 	bl	8003104 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_1_Pin;
 8000e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e3a:	2311      	movs	r3, #17
 8000e3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SEG_1_GPIO_Port, &GPIO_InitStruct);
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	480d      	ldr	r0, [pc, #52]	@ (8000e84 <MX_GPIO_Init+0x118>)
 8000e4e:	f002 f959 	bl	8003104 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_2_Pin;
 8000e52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e58:	2311      	movs	r3, #17
 8000e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SEG_2_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 030c 	add.w	r3, r7, #12
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e6e:	f002 f949 	bl	8003104 <HAL_GPIO_Init>

}
 8000e72:	bf00      	nop
 8000e74:	3720      	adds	r7, #32
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	48000800 	.word	0x48000800
 8000e84:	48000400 	.word	0x48000400

08000e88 <calc_sound_speed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static float calc_sound_speed(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	  uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 8000e8e:	4811      	ldr	r0, [pc, #68]	@ (8000ed4 <calc_sound_speed+0x4c>)
 8000e90:	f001 f9de 	bl	8002250 <HAL_ADC_GetValue>
 8000e94:	6078      	str	r0, [r7, #4]
	  float temp = adc_value * 330.0f / 4096.0f;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	ee07 3a90 	vmov	s15, r3
 8000e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ea0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000ed8 <calc_sound_speed+0x50>
 8000ea4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ea8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8000edc <calc_sound_speed+0x54>
 8000eac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eb0:	edc7 7a00 	vstr	s15, [r7]
	  return 331.8f + 0.6f * temp;
 8000eb4:	edd7 7a00 	vldr	s15, [r7]
 8000eb8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000ee0 <calc_sound_speed+0x58>
 8000ebc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ec0:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000ee4 <calc_sound_speed+0x5c>
 8000ec4:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8000ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	200001f0 	.word	0x200001f0
 8000ed8:	43a50000 	.word	0x43a50000
 8000edc:	45800000 	.word	0x45800000
 8000ee0:	3f19999a 	.word	0x3f19999a
 8000ee4:	43a5e666 	.word	0x43a5e666

08000ee8 <USER_HAL_INIT>:
void USER_HAL_INIT(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8000eec:	4810      	ldr	r0, [pc, #64]	@ (8000f30 <USER_HAL_INIT+0x48>)
 8000eee:	f004 f831 	bl	8004f54 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8000ef2:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <USER_HAL_INIT+0x4c>)
 8000ef4:	f004 f82e 	bl	8004f54 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000ef8:	2100      	movs	r1, #0
 8000efa:	480e      	ldr	r0, [pc, #56]	@ (8000f34 <USER_HAL_INIT+0x4c>)
 8000efc:	f004 fa64 	bl	80053c8 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8000f00:	2104      	movs	r1, #4
 8000f02:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <USER_HAL_INIT+0x4c>)
 8000f04:	f004 fa60 	bl	80053c8 <HAL_TIM_IC_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f08:	2108      	movs	r1, #8
 8000f0a:	480a      	ldr	r0, [pc, #40]	@ (8000f34 <USER_HAL_INIT+0x4c>)
 8000f0c:	f004 f8f4 	bl	80050f8 <HAL_TIM_PWM_Start>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000f10:	217f      	movs	r1, #127	@ 0x7f
 8000f12:	4809      	ldr	r0, [pc, #36]	@ (8000f38 <USER_HAL_INIT+0x50>)
 8000f14:	f001 fed4 	bl	8002cc0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8000f18:	4807      	ldr	r0, [pc, #28]	@ (8000f38 <USER_HAL_INIT+0x50>)
 8000f1a:	f001 f8df 	bl	80020dc <HAL_ADC_Start>
	HAL_OPAMP_SelfCalibrate(&hopamp2);
 8000f1e:	4807      	ldr	r0, [pc, #28]	@ (8000f3c <USER_HAL_INIT+0x54>)
 8000f20:	f002 fbb9 	bl	8003696 <HAL_OPAMP_SelfCalibrate>
	HAL_OPAMP_Start(&hopamp2);
 8000f24:	4805      	ldr	r0, [pc, #20]	@ (8000f3c <USER_HAL_INIT+0x54>)
 8000f26:	f002 fb85 	bl	8003634 <HAL_OPAMP_Start>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	200002e0 	.word	0x200002e0
 8000f34:	20000294 	.word	0x20000294
 8000f38:	200001f0 	.word	0x200001f0
 8000f3c:	20000254 	.word	0x20000254

08000f40 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	ed2d 8b02 	vpush	{d8}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a18      	ldr	r2, [pc, #96]	@ (8000fb0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d102      	bne.n	8000f5a <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		seg7_update();
 8000f54:	f000 f980 	bl	8001258 <seg7_update>
	{
		uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
		uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
		seg7_show((stop - start) * calc_sound_speed() / 20000.0f);
	}
}
 8000f58:	e024      	b.n	8000fa4 <HAL_TIM_PeriodElapsedCallback+0x64>
	} else if(htim == &htim2)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a15      	ldr	r2, [pc, #84]	@ (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d120      	bne.n	8000fa4 <HAL_TIM_PeriodElapsedCallback+0x64>
		uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000f62:	2100      	movs	r1, #0
 8000f64:	4813      	ldr	r0, [pc, #76]	@ (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000f66:	f004 fead 	bl	8005cc4 <HAL_TIM_ReadCapturedValue>
 8000f6a:	60f8      	str	r0, [r7, #12]
		uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 8000f6c:	2104      	movs	r1, #4
 8000f6e:	4811      	ldr	r0, [pc, #68]	@ (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000f70:	f004 fea8 	bl	8005cc4 <HAL_TIM_ReadCapturedValue>
 8000f74:	60b8      	str	r0, [r7, #8]
		seg7_show((stop - start) * calc_sound_speed() / 20000.0f);
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000f84:	f7ff ff80 	bl	8000e88 <calc_sound_speed>
 8000f88:	eef0 7a40 	vmov.f32	s15, s0
 8000f8c:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000f90:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000fb8 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000f94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f9c:	ee17 0a90 	vmov	r0, s15
 8000fa0:	f000 f94a 	bl	8001238 <seg7_show>
}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	ecbd 8b02 	vpop	{d8}
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200002e0 	.word	0x200002e0
 8000fb4:	20000294 	.word	0x20000294
 8000fb8:	469c4000 	.word	0x469c4000

08000fbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc0:	f000 fcbb 	bl	800193a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc4:	f000 f80e 	bl	8000fe4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc8:	f7ff fed0 	bl	8000d6c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fcc:	f000 fb12 	bl	80015f4 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000fd0:	f000 fbba 	bl	8001748 <MX_TIM6_Init>
  MX_OPAMP2_Init();
 8000fd4:	f000 f85e 	bl	8001094 <MX_OPAMP2_Init>
  MX_ADC1_Init();
 8000fd8:	f7ff fde6 	bl	8000ba8 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  USER_HAL_INIT();
 8000fdc:	f7ff ff84 	bl	8000ee8 <USER_HAL_INIT>
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <main+0x24>

08000fe4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b096      	sub	sp, #88	@ 0x58
 8000fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	2244      	movs	r2, #68	@ 0x44
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f006 fa35 	bl	8007462 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
 8001004:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001006:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800100a:	f002 fc71 	bl	80038f0 <HAL_PWREx_ControlVoltageScaling>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001014:	f000 f838 	bl	8001088 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001018:	2310      	movs	r3, #16
 800101a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800101c:	2301      	movs	r3, #1
 800101e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001024:	2360      	movs	r3, #96	@ 0x60
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001028:	2302      	movs	r3, #2
 800102a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800102c:	2301      	movs	r3, #1
 800102e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001030:	2301      	movs	r3, #1
 8001032:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 25;
 8001034:	2319      	movs	r3, #25
 8001036:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001038:	2307      	movs	r3, #7
 800103a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800103c:	2302      	movs	r3, #2
 800103e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001040:	2302      	movs	r3, #2
 8001042:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	4618      	mov	r0, r3
 800104a:	f002 fca7 	bl	800399c <HAL_RCC_OscConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001054:	f000 f818 	bl	8001088 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001058:	230f      	movs	r3, #15
 800105a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105c:	2303      	movs	r3, #3
 800105e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001068:	2300      	movs	r3, #0
 800106a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800106c:	463b      	mov	r3, r7
 800106e:	2103      	movs	r1, #3
 8001070:	4618      	mov	r0, r3
 8001072:	f003 f86f 	bl	8004154 <HAL_RCC_ClockConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800107c:	f000 f804 	bl	8001088 <Error_Handler>
  }
}
 8001080:	bf00      	nop
 8001082:	3758      	adds	r7, #88	@ 0x58
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800108c:	b672      	cpsid	i
}
 800108e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <Error_Handler+0x8>

08001094 <MX_OPAMP2_Init>:

OPAMP_HandleTypeDef hopamp2;

/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001098:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 800109a:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <MX_OPAMP2_Init+0x50>)
 800109c:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_HIGH;
 800109e:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010a0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80010a4:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010a8:	2208      	movs	r2, #8
 80010aa:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	615a      	str	r2, [r3, #20]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_CONNECT_NO;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010b8:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_4;
 80010ba:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010bc:	2210      	movs	r2, #16
 80010be:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 80010c0:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	609a      	str	r2, [r3, #8]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80010cc:	4804      	ldr	r0, [pc, #16]	@ (80010e0 <MX_OPAMP2_Init+0x4c>)
 80010ce:	f002 f9db 	bl	8003488 <HAL_OPAMP_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_OPAMP2_Init+0x48>
  {
    Error_Handler();
 80010d8:	f7ff ffd6 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000254 	.word	0x20000254
 80010e4:	40007810 	.word	0x40007810

080010e8 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	@ 0x28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP2)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a21      	ldr	r2, [pc, #132]	@ (800118c <HAL_OPAMP_MspInit+0xa4>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d13c      	bne.n	8001184 <HAL_OPAMP_MspInit+0x9c>
  {
  /* USER CODE BEGIN OPAMP2_MspInit 0 */

  /* USER CODE END OPAMP2_MspInit 0 */
    /* OPAMP2 clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110e:	4a20      	ldr	r2, [pc, #128]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001110:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001114:	6593      	str	r3, [r2, #88]	@ 0x58
 8001116:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4a1a      	ldr	r2, [pc, #104]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113a:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	4a14      	ldr	r2, [pc, #80]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001146:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <HAL_OPAMP_MspInit+0xa8>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	60bb      	str	r3, [r7, #8]
 8001150:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP2 GPIO Configuration
    PA6     ------> OPAMP2_VINP
    PB0     ------> OPAMP2_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001152:	2340      	movs	r3, #64	@ 0x40
 8001154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001156:	2303      	movs	r3, #3
 8001158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001168:	f001 ffcc 	bl	8003104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800116c:	2301      	movs	r3, #1
 800116e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001170:	230b      	movs	r3, #11
 8001172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4805      	ldr	r0, [pc, #20]	@ (8001194 <HAL_OPAMP_MspInit+0xac>)
 8001180:	f001 ffc0 	bl	8003104 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
}
 8001184:	bf00      	nop
 8001186:	3728      	adds	r7, #40	@ 0x28
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40007810 	.word	0x40007810
 8001190:	40021000 	.word	0x40021000
 8001194:	48000400 	.word	0x48000400

08001198 <set_output>:
#include "gpio.h"
static uint32_t actual_value;
static uint32_t active_digit;

static void set_output(uint8_t mask)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, mask & 0x01);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	461a      	mov	r2, r3
 80011ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011b0:	481f      	ldr	r0, [pc, #124]	@ (8001230 <set_output+0x98>)
 80011b2:	f002 f951 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, mask & 0x02);
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	461a      	mov	r2, r3
 80011c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011c4:	481a      	ldr	r0, [pc, #104]	@ (8001230 <set_output+0x98>)
 80011c6:	f002 f947 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, mask & 0x04);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	461a      	mov	r2, r3
 80011d4:	2102      	movs	r1, #2
 80011d6:	4816      	ldr	r0, [pc, #88]	@ (8001230 <set_output+0x98>)
 80011d8:	f002 f93e 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, mask & 0x08);
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	461a      	mov	r2, r3
 80011e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011ea:	4811      	ldr	r0, [pc, #68]	@ (8001230 <set_output+0x98>)
 80011ec:	f002 f934 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, mask & 0x10);
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	f003 0310 	and.w	r3, r3, #16
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	2104      	movs	r1, #4
 80011fc:	480c      	ldr	r0, [pc, #48]	@ (8001230 <set_output+0x98>)
 80011fe:	f002 f92b 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, mask & 0x20);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f003 0320 	and.w	r3, r3, #32
 8001208:	b2db      	uxtb	r3, r3
 800120a:	461a      	mov	r2, r3
 800120c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001210:	4807      	ldr	r0, [pc, #28]	@ (8001230 <set_output+0x98>)
 8001212:	f002 f921 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, mask & 0x40);
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800121c:	b2db      	uxtb	r3, r3
 800121e:	461a      	mov	r2, r3
 8001220:	2110      	movs	r1, #16
 8001222:	4804      	ldr	r0, [pc, #16]	@ (8001234 <set_output+0x9c>)
 8001224:	f002 f918 	bl	8003458 <HAL_GPIO_WritePin>
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	48000400 	.word	0x48000400
 8001234:	48000800 	.word	0x48000800

08001238 <seg7_show>:
void seg7_show(uint32_t value)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
		actual_value = value;
 8001240:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <seg7_show+0x1c>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6013      	str	r3, [r2, #0]
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	20000288 	.word	0x20000288

08001258 <seg7_update>:
void seg7_update(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_SET);
 800125c:	2201      	movs	r2, #1
 800125e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001262:	4829      	ldr	r0, [pc, #164]	@ (8001308 <seg7_update+0xb0>)
 8001264:	f002 f8f8 	bl	8003458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_SET);
 8001268:	2201      	movs	r2, #1
 800126a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800126e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001272:	f002 f8f1 	bl	8003458 <HAL_GPIO_WritePin>


	if(actual_value > 99)
 8001276:	4b25      	ldr	r3, [pc, #148]	@ (800130c <seg7_update+0xb4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b63      	cmp	r3, #99	@ 0x63
 800127c:	d915      	bls.n	80012aa <seg7_update+0x52>
	{
		seg7_show_digit(0, true);
 800127e:	2101      	movs	r1, #1
 8001280:	2000      	movs	r0, #0
 8001282:	f000 f849 	bl	8001318 <seg7_show_digit>
		HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800128c:	481e      	ldr	r0, [pc, #120]	@ (8001308 <seg7_update+0xb0>)
 800128e:	f002 f8e3 	bl	8003458 <HAL_GPIO_WritePin>
		seg7_show_digit(0, true);
 8001292:	2101      	movs	r1, #1
 8001294:	2000      	movs	r0, #0
 8001296:	f000 f83f 	bl	8001318 <seg7_show_digit>
		HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012a4:	f002 f8d8 	bl	8003458 <HAL_GPIO_WritePin>
			active_digit = 0;
			break;
		}
	}

}
 80012a8:	e02b      	b.n	8001302 <seg7_update+0xaa>
		switch (active_digit) {
 80012aa:	4b19      	ldr	r3, [pc, #100]	@ (8001310 <seg7_update+0xb8>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <seg7_update+0x60>
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d010      	beq.n	80012d8 <seg7_update+0x80>
}
 80012b6:	e024      	b.n	8001302 <seg7_update+0xaa>
			seg7_show_digit(actual_value, false);
 80012b8:	4b14      	ldr	r3, [pc, #80]	@ (800130c <seg7_update+0xb4>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2100      	movs	r1, #0
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 f82a 	bl	8001318 <seg7_show_digit>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012ca:	480f      	ldr	r0, [pc, #60]	@ (8001308 <seg7_update+0xb0>)
 80012cc:	f002 f8c4 	bl	8003458 <HAL_GPIO_WritePin>
			active_digit = 1;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <seg7_update+0xb8>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]
			break;
 80012d6:	e014      	b.n	8001302 <seg7_update+0xaa>
			seg7_show_digit(actual_value / 10, false);
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <seg7_update+0xb4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001314 <seg7_update+0xbc>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 f816 	bl	8001318 <seg7_show_digit>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f6:	f002 f8af 	bl	8003458 <HAL_GPIO_WritePin>
			active_digit = 0;
 80012fa:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <seg7_update+0xb8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
			break;
 8001300:	bf00      	nop
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	48000400 	.word	0x48000400
 800130c:	20000288 	.word	0x20000288
 8001310:	2000028c 	.word	0x2000028c
 8001314:	cccccccd 	.word	0xcccccccd

08001318 <seg7_show_digit>:
void seg7_show_digit(uint32_t value, bool show_g_only)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	70fb      	strb	r3, [r7, #3]
	const uint8_t digit[] = {
 8001324:	4a11      	ldr	r2, [pc, #68]	@ (800136c <seg7_show_digit+0x54>)
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	ca07      	ldmia	r2, {r0, r1, r2}
 800132c:	c303      	stmia	r3!, {r0, r1}
 800132e:	801a      	strh	r2, [r3, #0]
			0b1111101,
			0b0000111,
			0b1111111,
			0b1101111,
	};
	if(show_g_only)
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <seg7_show_digit+0x26>
	{
		set_output(0b01000000);
 8001336:	2040      	movs	r0, #64	@ 0x40
 8001338:	f7ff ff2e 	bl	8001198 <set_output>
	} else
	{
		set_output(digit[value % 10]);
	}
}
 800133c:	e011      	b.n	8001362 <seg7_show_digit+0x4a>
		set_output(digit[value % 10]);
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <seg7_show_digit+0x58>)
 8001342:	fba3 2301 	umull	r2, r3, r3, r1
 8001346:	08da      	lsrs	r2, r3, #3
 8001348:	4613      	mov	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	1aca      	subs	r2, r1, r3
 8001352:	f102 0318 	add.w	r3, r2, #24
 8001356:	443b      	add	r3, r7
 8001358:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff1b 	bl	8001198 <set_output>
}
 8001362:	bf00      	nop
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	080092c0 	.word	0x080092c0
 8001370:	cccccccd 	.word	0xcccccccd

08001374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <HAL_MspInit+0x44>)
 800137c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137e:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <HAL_MspInit+0x44>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6613      	str	r3, [r2, #96]	@ 0x60
 8001386:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <HAL_MspInit+0x44>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001392:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <HAL_MspInit+0x44>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001396:	4a08      	ldr	r2, [pc, #32]	@ (80013b8 <HAL_MspInit+0x44>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800139c:	6593      	str	r3, [r2, #88]	@ 0x58
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_MspInit+0x44>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000

080013bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <NMI_Handler+0x4>

080013c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <HardFault_Handler+0x4>

080013cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <MemManage_Handler+0x4>

080013d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <BusFault_Handler+0x4>

080013dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <UsageFault_Handler+0x4>

080013e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr

080013f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f2:	b480      	push	{r7}
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001412:	f000 fae7 	bl	80019e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001420:	4802      	ldr	r0, [pc, #8]	@ (800142c <TIM2_IRQHandler+0x10>)
 8001422:	f004 f8cd 	bl	80055c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000294 	.word	0x20000294

08001430 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001434:	4802      	ldr	r0, [pc, #8]	@ (8001440 <TIM6_DAC_IRQHandler+0x10>)
 8001436:	f004 f8c3 	bl	80055c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200002e0 	.word	0x200002e0

08001444 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return 1;
 8001448:	2301      	movs	r3, #1
}
 800144a:	4618      	mov	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_kill>:

int _kill(int pid, int sig)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800145e:	f006 f853 	bl	8007508 <__errno>
 8001462:	4603      	mov	r3, r0
 8001464:	2216      	movs	r2, #22
 8001466:	601a      	str	r2, [r3, #0]
  return -1;
 8001468:	f04f 33ff 	mov.w	r3, #4294967295
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <_exit>:

void _exit (int status)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800147c:	f04f 31ff 	mov.w	r1, #4294967295
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff ffe7 	bl	8001454 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001486:	bf00      	nop
 8001488:	e7fd      	b.n	8001486 <_exit+0x12>

0800148a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e00a      	b.n	80014b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800149c:	f3af 8000 	nop.w
 80014a0:	4601      	mov	r1, r0
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	1c5a      	adds	r2, r3, #1
 80014a6:	60ba      	str	r2, [r7, #8]
 80014a8:	b2ca      	uxtb	r2, r1
 80014aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	3301      	adds	r3, #1
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	697a      	ldr	r2, [r7, #20]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	dbf0      	blt.n	800149c <_read+0x12>
  }

  return len;
 80014ba:	687b      	ldr	r3, [r7, #4]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	e009      	b.n	80014ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	60ba      	str	r2, [r7, #8]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3301      	adds	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	dbf1      	blt.n	80014d6 <_write+0x12>
  }
  return len;
 80014f2:	687b      	ldr	r3, [r7, #4]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <_close>:

int _close(int file)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001524:	605a      	str	r2, [r3, #4]
  return 0;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <_isatty>:

int _isatty(int file)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800153c:	2301      	movs	r3, #1
}
 800153e:	4618      	mov	r0, r3
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr

0800154a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800154a:	b480      	push	{r7}
 800154c:	b085      	sub	sp, #20
 800154e:	af00      	add	r7, sp, #0
 8001550:	60f8      	str	r0, [r7, #12]
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800156c:	4a14      	ldr	r2, [pc, #80]	@ (80015c0 <_sbrk+0x5c>)
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <_sbrk+0x60>)
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001578:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <_sbrk+0x64>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d102      	bne.n	8001586 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <_sbrk+0x64>)
 8001582:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <_sbrk+0x68>)
 8001584:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001586:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	429a      	cmp	r2, r3
 8001592:	d207      	bcs.n	80015a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001594:	f005 ffb8 	bl	8007508 <__errno>
 8001598:	4603      	mov	r3, r0
 800159a:	220c      	movs	r2, #12
 800159c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e009      	b.n	80015b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a4:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015aa:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <_sbrk+0x64>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4413      	add	r3, r2
 80015b2:	4a05      	ldr	r2, [pc, #20]	@ (80015c8 <_sbrk+0x64>)
 80015b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20018000 	.word	0x20018000
 80015c4:	00000400 	.word	0x00000400
 80015c8:	20000290 	.word	0x20000290
 80015cc:	20000480 	.word	0x20000480

080015d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <SystemInit+0x20>)
 80015d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015da:	4a05      	ldr	r2, [pc, #20]	@ (80015f0 <SystemInit+0x20>)
 80015dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b092      	sub	sp, #72	@ 0x48
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001608:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001614:	f107 031c 	add.w	r3, r7, #28
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001622:	463b      	mov	r3, r7
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
 8001630:	615a      	str	r2, [r3, #20]
 8001632:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001634:	4b42      	ldr	r3, [pc, #264]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001636:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800163a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 800163c:	4b40      	ldr	r3, [pc, #256]	@ (8001740 <MX_TIM2_Init+0x14c>)
 800163e:	224f      	movs	r2, #79	@ 0x4f
 8001640:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001642:	4b3f      	ldr	r3, [pc, #252]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8001648:	4b3d      	ldr	r3, [pc, #244]	@ (8001740 <MX_TIM2_Init+0x14c>)
 800164a:	4a3e      	ldr	r2, [pc, #248]	@ (8001744 <MX_TIM2_Init+0x150>)
 800164c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164e:	4b3c      	ldr	r3, [pc, #240]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	4b3a      	ldr	r3, [pc, #232]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800165a:	4839      	ldr	r0, [pc, #228]	@ (8001740 <MX_TIM2_Init+0x14c>)
 800165c:	f003 fc22 	bl	8004ea4 <HAL_TIM_Base_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001666:	f7ff fd0f 	bl	8001088 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800166e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001670:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001674:	4619      	mov	r1, r3
 8001676:	4832      	ldr	r0, [pc, #200]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001678:	f004 fa5a 	bl	8005b30 <HAL_TIM_ConfigClockSource>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001682:	f7ff fd01 	bl	8001088 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001686:	482e      	ldr	r0, [pc, #184]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001688:	f003 fe3c 	bl	8005304 <HAL_TIM_IC_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001692:	f7ff fcf9 	bl	8001088 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001696:	482a      	ldr	r0, [pc, #168]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001698:	f003 fccc 	bl	8005034 <HAL_TIM_PWM_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80016a2:	f7ff fcf1 	bl	8001088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016b2:	4619      	mov	r1, r3
 80016b4:	4822      	ldr	r0, [pc, #136]	@ (8001740 <MX_TIM2_Init+0x14c>)
 80016b6:	f005 f8d1 	bl	800685c <HAL_TIMEx_MasterConfigSynchronization>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 80016c0:	f7ff fce2 	bl	8001088 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016c8:	2301      	movs	r3, #1
 80016ca:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80016cc:	2300      	movs	r3, #0
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80016d4:	f107 031c 	add.w	r3, r7, #28
 80016d8:	2200      	movs	r2, #0
 80016da:	4619      	mov	r1, r3
 80016dc:	4818      	ldr	r0, [pc, #96]	@ (8001740 <MX_TIM2_Init+0x14c>)
 80016de:	f004 f876 	bl	80057ce <HAL_TIM_IC_ConfigChannel>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 80016e8:	f7ff fcce 	bl	8001088 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80016ec:	2302      	movs	r3, #2
 80016ee:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80016f0:	2302      	movs	r3, #2
 80016f2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016f4:	f107 031c 	add.w	r3, r7, #28
 80016f8:	2204      	movs	r2, #4
 80016fa:	4619      	mov	r1, r3
 80016fc:	4810      	ldr	r0, [pc, #64]	@ (8001740 <MX_TIM2_Init+0x14c>)
 80016fe:	f004 f866 	bl	80057ce <HAL_TIM_IC_ConfigChannel>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8001708:	f7ff fcbe 	bl	8001088 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800170c:	2360      	movs	r3, #96	@ 0x60
 800170e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001710:	230a      	movs	r3, #10
 8001712:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800171c:	463b      	mov	r3, r7
 800171e:	2208      	movs	r2, #8
 8001720:	4619      	mov	r1, r3
 8001722:	4807      	ldr	r0, [pc, #28]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001724:	f004 f8f0 	bl	8005908 <HAL_TIM_PWM_ConfigChannel>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM2_Init+0x13e>
  {
    Error_Handler();
 800172e:	f7ff fcab 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001732:	4803      	ldr	r0, [pc, #12]	@ (8001740 <MX_TIM2_Init+0x14c>)
 8001734:	f000 f8a2 	bl	800187c <HAL_TIM_MspPostInit>

}
 8001738:	bf00      	nop
 800173a:	3748      	adds	r7, #72	@ 0x48
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000294 	.word	0x20000294
 8001744:	0001869f 	.word	0x0001869f

08001748 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174e:	1d3b      	adds	r3, r7, #4
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001758:	4b14      	ldr	r3, [pc, #80]	@ (80017ac <MX_TIM6_Init+0x64>)
 800175a:	4a15      	ldr	r2, [pc, #84]	@ (80017b0 <MX_TIM6_Init+0x68>)
 800175c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <MX_TIM6_Init+0x64>)
 8001760:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001764:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001766:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <MX_TIM6_Init+0x64>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 800176c:	4b0f      	ldr	r3, [pc, #60]	@ (80017ac <MX_TIM6_Init+0x64>)
 800176e:	2263      	movs	r2, #99	@ 0x63
 8001770:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001772:	4b0e      	ldr	r3, [pc, #56]	@ (80017ac <MX_TIM6_Init+0x64>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001778:	480c      	ldr	r0, [pc, #48]	@ (80017ac <MX_TIM6_Init+0x64>)
 800177a:	f003 fb93 	bl	8004ea4 <HAL_TIM_Base_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001784:	f7ff fc80 	bl	8001088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_TIM6_Init+0x64>)
 8001796:	f005 f861 	bl	800685c <HAL_TIMEx_MasterConfigSynchronization>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80017a0:	f7ff fc72 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200002e0 	.word	0x200002e0
 80017b0:	40001000 	.word	0x40001000

080017b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	@ 0x28
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017d4:	d131      	bne.n	800183a <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017d6:	4b27      	ldr	r3, [pc, #156]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017da:	4a26      	ldr	r2, [pc, #152]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e2:	4b24      	ldr	r3, [pc, #144]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 80017e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	4b21      	ldr	r3, [pc, #132]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	4a20      	ldr	r2, [pc, #128]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001806:	2301      	movs	r3, #1
 8001808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001816:	2301      	movs	r3, #1
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	4619      	mov	r1, r3
 8001820:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001824:	f001 fc6e 	bl	8003104 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	210a      	movs	r1, #10
 800182c:	201c      	movs	r0, #28
 800182e:	f001 fc32 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001832:	201c      	movs	r0, #28
 8001834:	f001 fc4b 	bl	80030ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001838:	e018      	b.n	800186c <HAL_TIM_Base_MspInit+0xb8>
  else if(tim_baseHandle->Instance==TIM6)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a0e      	ldr	r2, [pc, #56]	@ (8001878 <HAL_TIM_Base_MspInit+0xc4>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d113      	bne.n	800186c <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001844:	4b0b      	ldr	r3, [pc, #44]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001848:	4a0a      	ldr	r2, [pc, #40]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 800184a:	f043 0310 	orr.w	r3, r3, #16
 800184e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001850:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <HAL_TIM_Base_MspInit+0xc0>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001854:	f003 0310 	and.w	r3, r3, #16
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 10, 0);
 800185c:	2200      	movs	r2, #0
 800185e:	210a      	movs	r1, #10
 8001860:	2036      	movs	r0, #54	@ 0x36
 8001862:	f001 fc18 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001866:	2036      	movs	r0, #54	@ 0x36
 8001868:	f001 fc31 	bl	80030ce <HAL_NVIC_EnableIRQ>
}
 800186c:	bf00      	nop
 800186e:	3728      	adds	r7, #40	@ 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40021000 	.word	0x40021000
 8001878:	40001000 	.word	0x40001000

0800187c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b088      	sub	sp, #32
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800189c:	d11c      	bne.n	80018d8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189e:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <HAL_TIM_MspPostInit+0x64>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	4a0f      	ldr	r2, [pc, #60]	@ (80018e0 <HAL_TIM_MspPostInit+0x64>)
 80018a4:	f043 0302 	orr.w	r3, r3, #2
 80018a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018aa:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <HAL_TIM_MspPostInit+0x64>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018c8:	2301      	movs	r3, #1
 80018ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	4619      	mov	r1, r3
 80018d2:	4804      	ldr	r0, [pc, #16]	@ (80018e4 <HAL_TIM_MspPostInit+0x68>)
 80018d4:	f001 fc16 	bl	8003104 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80018d8:	bf00      	nop
 80018da:	3720      	adds	r7, #32
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	48000400 	.word	0x48000400

080018e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001920 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018ec:	f7ff fe70 	bl	80015d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f0:	480c      	ldr	r0, [pc, #48]	@ (8001924 <LoopForever+0x6>)
  ldr r1, =_edata
 80018f2:	490d      	ldr	r1, [pc, #52]	@ (8001928 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018f4:	4a0d      	ldr	r2, [pc, #52]	@ (800192c <LoopForever+0xe>)
  movs r3, #0
 80018f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f8:	e002      	b.n	8001900 <LoopCopyDataInit>

080018fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018fe:	3304      	adds	r3, #4

08001900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001904:	d3f9      	bcc.n	80018fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001906:	4a0a      	ldr	r2, [pc, #40]	@ (8001930 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001908:	4c0a      	ldr	r4, [pc, #40]	@ (8001934 <LoopForever+0x16>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800190c:	e001      	b.n	8001912 <LoopFillZerobss>

0800190e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800190e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001910:	3204      	adds	r2, #4

08001912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001914:	d3fb      	bcc.n	800190e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001916:	f005 fdfd 	bl	8007514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800191a:	f7ff fb4f 	bl	8000fbc <main>

0800191e <LoopForever>:

LoopForever:
    b LoopForever
 800191e:	e7fe      	b.n	800191e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001920:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001924:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001928:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800192c:	08009690 	.word	0x08009690
  ldr r2, =_sbss
 8001930:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001934:	2000047c 	.word	0x2000047c

08001938 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001938:	e7fe      	b.n	8001938 <ADC1_2_IRQHandler>

0800193a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001940:	2300      	movs	r3, #0
 8001942:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001944:	2003      	movs	r0, #3
 8001946:	f001 fb9b 	bl	8003080 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800194a:	200f      	movs	r0, #15
 800194c:	f000 f80e 	bl	800196c <HAL_InitTick>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d002      	beq.n	800195c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	71fb      	strb	r3, [r7, #7]
 800195a:	e001      	b.n	8001960 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800195c:	f7ff fd0a 	bl	8001374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001960:	79fb      	ldrb	r3, [r7, #7]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001974:	2300      	movs	r3, #0
 8001976:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001978:	4b17      	ldr	r3, [pc, #92]	@ (80019d8 <HAL_InitTick+0x6c>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d023      	beq.n	80019c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <HAL_InitTick+0x70>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b14      	ldr	r3, [pc, #80]	@ (80019d8 <HAL_InitTick+0x6c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	4619      	mov	r1, r3
 800198a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001992:	fbb2 f3f3 	udiv	r3, r2, r3
 8001996:	4618      	mov	r0, r3
 8001998:	f001 fba7 	bl	80030ea <HAL_SYSTICK_Config>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10f      	bne.n	80019c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b0f      	cmp	r3, #15
 80019a6:	d809      	bhi.n	80019bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a8:	2200      	movs	r2, #0
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f001 fb71 	bl	8003096 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019b4:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <HAL_InitTick+0x74>)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e007      	b.n	80019cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	73fb      	strb	r3, [r7, #15]
 80019c0:	e004      	b.n	80019cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	73fb      	strb	r3, [r7, #15]
 80019c6:	e001      	b.n	80019cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000008 	.word	0x20000008
 80019dc:	20000000 	.word	0x20000000
 80019e0:	20000004 	.word	0x20000004

080019e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019e8:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_IncTick+0x20>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	461a      	mov	r2, r3
 80019ee:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <HAL_IncTick+0x24>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	4a04      	ldr	r2, [pc, #16]	@ (8001a08 <HAL_IncTick+0x24>)
 80019f6:	6013      	str	r3, [r2, #0]
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	20000008 	.word	0x20000008
 8001a08:	2000032c 	.word	0x2000032c

08001a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a10:	4b03      	ldr	r3, [pc, #12]	@ (8001a20 <HAL_GetTick+0x14>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	2000032c 	.word	0x2000032c

08001a24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a2c:	f7ff ffee 	bl	8001a0c <HAL_GetTick>
 8001a30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a3c:	d005      	beq.n	8001a4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a68 <HAL_Delay+0x44>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4413      	add	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a4a:	bf00      	nop
 8001a4c:	f7ff ffde 	bl	8001a0c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d8f7      	bhi.n	8001a4c <HAL_Delay+0x28>
  {
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	bf00      	nop
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000008 	.word	0x20000008

08001a6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	431a      	orrs	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	609a      	str	r2, [r3, #8]
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
 8001ae0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	3360      	adds	r3, #96	@ 0x60
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b08      	ldr	r3, [pc, #32]	@ (8001b18 <LL_ADC_SetOffset+0x44>)
 8001af6:	4013      	ands	r3, r2
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	4313      	orrs	r3, r2
 8001b04:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b0c:	bf00      	nop
 8001b0e:	371c      	adds	r7, #28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	03fff000 	.word	0x03fff000

08001b1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3360      	adds	r3, #96	@ 0x60
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	3360      	adds	r3, #96	@ 0x60
 8001b58:	461a      	mov	r2, r3
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b72:	bf00      	nop
 8001b74:	371c      	adds	r7, #28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b087      	sub	sp, #28
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3330      	adds	r3, #48	@ 0x30
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	0a1b      	lsrs	r3, r3, #8
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	4413      	add	r3, r2
 8001b9c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	f003 031f 	and.w	r3, r3, #31
 8001ba8:	211f      	movs	r1, #31
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	401a      	ands	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	0e9b      	lsrs	r3, r3, #26
 8001bb6:	f003 011f 	and.w	r1, r3, #31
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001bca:	bf00      	nop
 8001bcc:	371c      	adds	r7, #28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b087      	sub	sp, #28
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	60f8      	str	r0, [r7, #12]
 8001bde:	60b9      	str	r1, [r7, #8]
 8001be0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	3314      	adds	r3, #20
 8001be6:	461a      	mov	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	0e5b      	lsrs	r3, r3, #25
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	0d1b      	lsrs	r3, r3, #20
 8001bfe:	f003 031f 	and.w	r3, r3, #31
 8001c02:	2107      	movs	r1, #7
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	0d1b      	lsrs	r3, r3, #20
 8001c10:	f003 031f 	and.w	r3, r3, #31
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c20:	bf00      	nop
 8001c22:	371c      	adds	r7, #28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c44:	43db      	mvns	r3, r3
 8001c46:	401a      	ands	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0318 	and.w	r3, r3, #24
 8001c4e:	4908      	ldr	r1, [pc, #32]	@ (8001c70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c50:	40d9      	lsrs	r1, r3
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	400b      	ands	r3, r1
 8001c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	0007ffff 	.word	0x0007ffff

08001c74 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f003 031f 	and.w	r3, r3, #31
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001ca0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6093      	str	r3, [r2, #8]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cc8:	d101      	bne.n	8001cce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e000      	b.n	8001cd0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001cec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001cf0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d18:	d101      	bne.n	8001d1e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e000      	b.n	8001d20 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d40:	f043 0201 	orr.w	r2, r3, #1
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d68:	f043 0202 	orr.w	r2, r3, #2
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <LL_ADC_IsEnabled+0x18>
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <LL_ADC_IsEnabled+0x1a>
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d101      	bne.n	8001dba <LL_ADC_IsDisableOngoing+0x18>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <LL_ADC_IsDisableOngoing+0x1a>
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001dd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ddc:	f043 0204 	orr.w	r2, r3, #4
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	2b04      	cmp	r3, #4
 8001e02:	d101      	bne.n	8001e08 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e04:	2301      	movs	r3, #1
 8001e06:	e000      	b.n	8001e0a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d101      	bne.n	8001e2e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e000      	b.n	8001e30 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e3c:	b590      	push	{r4, r7, lr}
 8001e3e:	b089      	sub	sp, #36	@ 0x24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e130      	b.n	80020b8 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d109      	bne.n	8001e78 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7fe ff17 	bl	8000c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff19 	bl	8001cb4 <LL_ADC_IsDeepPowerDownEnabled>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d004      	beq.n	8001e92 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff feff 	bl	8001c90 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff ff34 	bl	8001d04 <LL_ADC_IsInternalRegulatorEnabled>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d115      	bne.n	8001ece <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff ff18 	bl	8001cdc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001eac:	4b84      	ldr	r3, [pc, #528]	@ (80020c0 <HAL_ADC_Init+0x284>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	099b      	lsrs	r3, r3, #6
 8001eb2:	4a84      	ldr	r2, [pc, #528]	@ (80020c4 <HAL_ADC_Init+0x288>)
 8001eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb8:	099b      	lsrs	r3, r3, #6
 8001eba:	3301      	adds	r3, #1
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ec0:	e002      	b.n	8001ec8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1f9      	bne.n	8001ec2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff16 	bl	8001d04 <LL_ADC_IsInternalRegulatorEnabled>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10d      	bne.n	8001efa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee2:	f043 0210 	orr.w	r2, r3, #16
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eee:	f043 0201 	orr.w	r2, r3, #1
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ff76 	bl	8001df0 <LL_ADC_REG_IsConversionOngoing>
 8001f04:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0a:	f003 0310 	and.w	r3, r3, #16
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f040 80c9 	bne.w	80020a6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	f040 80c5 	bne.w	80020a6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f20:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f24:	f043 0202 	orr.w	r2, r3, #2
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff23 	bl	8001d7c <LL_ADC_IsEnabled>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d115      	bne.n	8001f68 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f3c:	4862      	ldr	r0, [pc, #392]	@ (80020c8 <HAL_ADC_Init+0x28c>)
 8001f3e:	f7ff ff1d 	bl	8001d7c <LL_ADC_IsEnabled>
 8001f42:	4604      	mov	r4, r0
 8001f44:	4861      	ldr	r0, [pc, #388]	@ (80020cc <HAL_ADC_Init+0x290>)
 8001f46:	f7ff ff19 	bl	8001d7c <LL_ADC_IsEnabled>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	431c      	orrs	r4, r3
 8001f4e:	4860      	ldr	r0, [pc, #384]	@ (80020d0 <HAL_ADC_Init+0x294>)
 8001f50:	f7ff ff14 	bl	8001d7c <LL_ADC_IsEnabled>
 8001f54:	4603      	mov	r3, r0
 8001f56:	4323      	orrs	r3, r4
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d105      	bne.n	8001f68 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4619      	mov	r1, r3
 8001f62:	485c      	ldr	r0, [pc, #368]	@ (80020d4 <HAL_ADC_Init+0x298>)
 8001f64:	f7ff fd82 	bl	8001a6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	7e5b      	ldrb	r3, [r3, #25]
 8001f6c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f72:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001f78:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001f7e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f86:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d106      	bne.n	8001fa4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	045b      	lsls	r3, r3, #17
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d009      	beq.n	8001fc0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	4b44      	ldr	r3, [pc, #272]	@ (80020d8 <HAL_ADC_Init+0x29c>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	69b9      	ldr	r1, [r7, #24]
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff1c 	bl	8001e16 <LL_ADC_INJ_IsConversionOngoing>
 8001fde:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d13d      	bne.n	8002062 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d13a      	bne.n	8002062 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ff0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001ff8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002008:	f023 0302 	bic.w	r3, r3, #2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	69b9      	ldr	r1, [r7, #24]
 8002012:	430b      	orrs	r3, r1
 8002014:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800201c:	2b01      	cmp	r3, #1
 800201e:	d118      	bne.n	8002052 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800202a:	f023 0304 	bic.w	r3, r3, #4
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002036:	4311      	orrs	r1, r2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800203c:	4311      	orrs	r1, r2
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002042:	430a      	orrs	r2, r1
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	611a      	str	r2, [r3, #16]
 8002050:	e007      	b.n	8002062 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0201 	bic.w	r2, r2, #1
 8002060:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d10c      	bne.n	8002084 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002070:	f023 010f 	bic.w	r1, r3, #15
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	1e5a      	subs	r2, r3, #1
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	631a      	str	r2, [r3, #48]	@ 0x30
 8002082:	e007      	b.n	8002094 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 020f 	bic.w	r2, r2, #15
 8002092:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002098:	f023 0303 	bic.w	r3, r3, #3
 800209c:	f043 0201 	orr.w	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80020a4:	e007      	b.n	80020b6 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020aa:	f043 0210 	orr.w	r2, r3, #16
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80020b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3724      	adds	r7, #36	@ 0x24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd90      	pop	{r4, r7, pc}
 80020c0:	20000000 	.word	0x20000000
 80020c4:	053e2d63 	.word	0x053e2d63
 80020c8:	50040000 	.word	0x50040000
 80020cc:	50040100 	.word	0x50040100
 80020d0:	50040200 	.word	0x50040200
 80020d4:	50040300 	.word	0x50040300
 80020d8:	fff0c007 	.word	0xfff0c007

080020dc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020e4:	4857      	ldr	r0, [pc, #348]	@ (8002244 <HAL_ADC_Start+0x168>)
 80020e6:	f7ff fdc5 	bl	8001c74 <LL_ADC_GetMultimode>
 80020ea:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fe7d 	bl	8001df0 <LL_ADC_REG_IsConversionOngoing>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f040 809c 	bne.w	8002236 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002104:	2b01      	cmp	r3, #1
 8002106:	d101      	bne.n	800210c <HAL_ADC_Start+0x30>
 8002108:	2302      	movs	r3, #2
 800210a:	e097      	b.n	800223c <HAL_ADC_Start+0x160>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fc9b 	bl	8002a50 <ADC_Enable>
 800211a:	4603      	mov	r3, r0
 800211c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800211e:	7dfb      	ldrb	r3, [r7, #23]
 8002120:	2b00      	cmp	r3, #0
 8002122:	f040 8083 	bne.w	800222c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800212e:	f023 0301 	bic.w	r3, r3, #1
 8002132:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a42      	ldr	r2, [pc, #264]	@ (8002248 <HAL_ADC_Start+0x16c>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d002      	beq.n	800214a <HAL_ADC_Start+0x6e>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	e000      	b.n	800214c <HAL_ADC_Start+0x70>
 800214a:	4b40      	ldr	r3, [pc, #256]	@ (800224c <HAL_ADC_Start+0x170>)
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	6812      	ldr	r2, [r2, #0]
 8002150:	4293      	cmp	r3, r2
 8002152:	d002      	beq.n	800215a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d105      	bne.n	8002166 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800215e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800216e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002172:	d106      	bne.n	8002182 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002178:	f023 0206 	bic.w	r2, r3, #6
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002180:	e002      	b.n	8002188 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	221c      	movs	r2, #28
 800218e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a2a      	ldr	r2, [pc, #168]	@ (8002248 <HAL_ADC_Start+0x16c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d002      	beq.n	80021a8 <HAL_ADC_Start+0xcc>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	e000      	b.n	80021aa <HAL_ADC_Start+0xce>
 80021a8:	4b28      	ldr	r3, [pc, #160]	@ (800224c <HAL_ADC_Start+0x170>)
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d008      	beq.n	80021c4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	d002      	beq.n	80021c4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	2b09      	cmp	r3, #9
 80021c2:	d114      	bne.n	80021ee <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d007      	beq.n	80021e2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021da:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fdee 	bl	8001dc8 <LL_ADC_REG_StartConversion>
 80021ec:	e025      	b.n	800223a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a12      	ldr	r2, [pc, #72]	@ (8002248 <HAL_ADC_Start+0x16c>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d002      	beq.n	800220a <HAL_ADC_Start+0x12e>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	e000      	b.n	800220c <HAL_ADC_Start+0x130>
 800220a:	4b10      	ldr	r3, [pc, #64]	@ (800224c <HAL_ADC_Start+0x170>)
 800220c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00f      	beq.n	800223a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002222:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	655a      	str	r2, [r3, #84]	@ 0x54
 800222a:	e006      	b.n	800223a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002234:	e001      	b.n	800223a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002236:	2302      	movs	r3, #2
 8002238:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800223a:	7dfb      	ldrb	r3, [r7, #23]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	50040300 	.word	0x50040300
 8002248:	50040100 	.word	0x50040100
 800224c:	50040000 	.word	0x50040000

08002250 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
	...

0800226c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b0b6      	sub	sp, #216	@ 0xd8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800227c:	2300      	movs	r3, #0
 800227e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_ADC_ConfigChannel+0x22>
 800228a:	2302      	movs	r3, #2
 800228c:	e3c9      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x7b6>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fda8 	bl	8001df0 <LL_ADC_REG_IsConversionOngoing>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f040 83aa 	bne.w	80029fc <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b05      	cmp	r3, #5
 80022b6:	d824      	bhi.n	8002302 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	3b02      	subs	r3, #2
 80022be:	2b03      	cmp	r3, #3
 80022c0:	d81b      	bhi.n	80022fa <HAL_ADC_ConfigChannel+0x8e>
 80022c2:	a201      	add	r2, pc, #4	@ (adr r2, 80022c8 <HAL_ADC_ConfigChannel+0x5c>)
 80022c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c8:	080022d9 	.word	0x080022d9
 80022cc:	080022e1 	.word	0x080022e1
 80022d0:	080022e9 	.word	0x080022e9
 80022d4:	080022f1 	.word	0x080022f1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80022d8:	230c      	movs	r3, #12
 80022da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80022de:	e010      	b.n	8002302 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80022e0:	2312      	movs	r3, #18
 80022e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80022e6:	e00c      	b.n	8002302 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80022e8:	2318      	movs	r3, #24
 80022ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80022ee:	e008      	b.n	8002302 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80022f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80022f8:	e003      	b.n	8002302 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80022fa:	2306      	movs	r3, #6
 80022fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002300:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6818      	ldr	r0, [r3, #0]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002310:	f7ff fc35 	bl	8001b7e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fd69 	bl	8001df0 <LL_ADC_REG_IsConversionOngoing>
 800231e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fd75 	bl	8001e16 <LL_ADC_INJ_IsConversionOngoing>
 800232c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002330:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002334:	2b00      	cmp	r3, #0
 8002336:	f040 81a4 	bne.w	8002682 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800233a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800233e:	2b00      	cmp	r3, #0
 8002340:	f040 819f 	bne.w	8002682 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6818      	ldr	r0, [r3, #0]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6819      	ldr	r1, [r3, #0]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	461a      	mov	r2, r3
 8002352:	f7ff fc40 	bl	8001bd6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	695a      	ldr	r2, [r3, #20]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	08db      	lsrs	r3, r3, #3
 8002362:	f003 0303 	and.w	r3, r3, #3
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	2b04      	cmp	r3, #4
 8002376:	d00a      	beq.n	800238e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6919      	ldr	r1, [r3, #16]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002388:	f7ff fba4 	bl	8001ad4 <LL_ADC_SetOffset>
 800238c:	e179      	b.n	8002682 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2100      	movs	r1, #0
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fbc1 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 800239a:	4603      	mov	r3, r0
 800239c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10a      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x14e>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2100      	movs	r1, #0
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff fbb6 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 80023b0:	4603      	mov	r3, r0
 80023b2:	0e9b      	lsrs	r3, r3, #26
 80023b4:	f003 021f 	and.w	r2, r3, #31
 80023b8:	e01e      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x18c>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fbab 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80023d0:	fa93 f3a3 	rbit	r3, r3
 80023d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80023dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80023e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80023e8:	2320      	movs	r3, #32
 80023ea:	e004      	b.n	80023f6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80023ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023f0:	fab3 f383 	clz	r3, r3
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x1a4>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	0e9b      	lsrs	r3, r3, #26
 800240a:	f003 031f 	and.w	r3, r3, #31
 800240e:	e018      	b.n	8002442 <HAL_ADC_ConfigChannel+0x1d6>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002418:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800241c:	fa93 f3a3 	rbit	r3, r3
 8002420:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002424:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002428:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800242c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002434:	2320      	movs	r3, #32
 8002436:	e004      	b.n	8002442 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002438:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002442:	429a      	cmp	r2, r3
 8002444:	d106      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2200      	movs	r2, #0
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fb7a 	bl	8001b48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2101      	movs	r1, #1
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff fb5e 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 8002460:	4603      	mov	r3, r0
 8002462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10a      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x214>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2101      	movs	r1, #1
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fb53 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 8002476:	4603      	mov	r3, r0
 8002478:	0e9b      	lsrs	r3, r3, #26
 800247a:	f003 021f 	and.w	r2, r3, #31
 800247e:	e01e      	b.n	80024be <HAL_ADC_ConfigChannel+0x252>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fb48 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 800248c:	4603      	mov	r3, r0
 800248e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002492:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002496:	fa93 f3a3 	rbit	r3, r3
 800249a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800249e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80024a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80024a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80024ae:	2320      	movs	r3, #32
 80024b0:	e004      	b.n	80024bc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80024b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024b6:	fab3 f383 	clz	r3, r3
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d105      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x26a>
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	0e9b      	lsrs	r3, r3, #26
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	e018      	b.n	8002508 <HAL_ADC_ConfigChannel+0x29c>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80024e2:	fa93 f3a3 	rbit	r3, r3
 80024e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80024ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80024ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80024f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80024fa:	2320      	movs	r3, #32
 80024fc:	e004      	b.n	8002508 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80024fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002502:	fab3 f383 	clz	r3, r3
 8002506:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002508:	429a      	cmp	r2, r3
 800250a:	d106      	bne.n	800251a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2200      	movs	r2, #0
 8002512:	2101      	movs	r1, #1
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fb17 	bl	8001b48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2102      	movs	r1, #2
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff fafb 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 8002526:	4603      	mov	r3, r0
 8002528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10a      	bne.n	8002546 <HAL_ADC_ConfigChannel+0x2da>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2102      	movs	r1, #2
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff faf0 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 800253c:	4603      	mov	r3, r0
 800253e:	0e9b      	lsrs	r3, r3, #26
 8002540:	f003 021f 	and.w	r2, r3, #31
 8002544:	e01e      	b.n	8002584 <HAL_ADC_ConfigChannel+0x318>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2102      	movs	r1, #2
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff fae5 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 8002552:	4603      	mov	r3, r0
 8002554:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800255c:	fa93 f3a3 	rbit	r3, r3
 8002560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002564:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002568:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800256c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002574:	2320      	movs	r3, #32
 8002576:	e004      	b.n	8002582 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002578:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800257c:	fab3 f383 	clz	r3, r3
 8002580:	b2db      	uxtb	r3, r3
 8002582:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258c:	2b00      	cmp	r3, #0
 800258e:	d105      	bne.n	800259c <HAL_ADC_ConfigChannel+0x330>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	0e9b      	lsrs	r3, r3, #26
 8002596:	f003 031f 	and.w	r3, r3, #31
 800259a:	e014      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x35a>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025a4:	fa93 f3a3 	rbit	r3, r3
 80025a8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80025aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80025b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d101      	bne.n	80025bc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80025b8:	2320      	movs	r3, #32
 80025ba:	e004      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80025bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025c0:	fab3 f383 	clz	r3, r3
 80025c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d106      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2200      	movs	r2, #0
 80025d0:	2102      	movs	r1, #2
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff fab8 	bl	8001b48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2103      	movs	r1, #3
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff fa9c 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 80025e4:	4603      	mov	r3, r0
 80025e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10a      	bne.n	8002604 <HAL_ADC_ConfigChannel+0x398>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2103      	movs	r1, #3
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff fa91 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 80025fa:	4603      	mov	r3, r0
 80025fc:	0e9b      	lsrs	r3, r3, #26
 80025fe:	f003 021f 	and.w	r2, r3, #31
 8002602:	e017      	b.n	8002634 <HAL_ADC_ConfigChannel+0x3c8>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2103      	movs	r1, #3
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff fa86 	bl	8001b1c <LL_ADC_GetOffsetChannel>
 8002610:	4603      	mov	r3, r0
 8002612:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002614:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002616:	fa93 f3a3 	rbit	r3, r3
 800261a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800261c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800261e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002620:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002626:	2320      	movs	r3, #32
 8002628:	e003      	b.n	8002632 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800262a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800262c:	fab3 f383 	clz	r3, r3
 8002630:	b2db      	uxtb	r3, r3
 8002632:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800263c:	2b00      	cmp	r3, #0
 800263e:	d105      	bne.n	800264c <HAL_ADC_ConfigChannel+0x3e0>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	0e9b      	lsrs	r3, r3, #26
 8002646:	f003 031f 	and.w	r3, r3, #31
 800264a:	e011      	b.n	8002670 <HAL_ADC_ConfigChannel+0x404>
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002652:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002654:	fa93 f3a3 	rbit	r3, r3
 8002658:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800265a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800265c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800265e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002664:	2320      	movs	r3, #32
 8002666:	e003      	b.n	8002670 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002668:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800266a:	fab3 f383 	clz	r3, r3
 800266e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002670:	429a      	cmp	r2, r3
 8002672:	d106      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2200      	movs	r2, #0
 800267a:	2103      	movs	r1, #3
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fa63 	bl	8001b48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fb78 	bl	8001d7c <LL_ADC_IsEnabled>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 8140 	bne.w	8002914 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	6819      	ldr	r1, [r3, #0]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	461a      	mov	r2, r3
 80026a2:	f7ff fac3 	bl	8001c2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	4a8f      	ldr	r2, [pc, #572]	@ (80028e8 <HAL_ADC_ConfigChannel+0x67c>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	f040 8131 	bne.w	8002914 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10b      	bne.n	80026da <HAL_ADC_ConfigChannel+0x46e>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	0e9b      	lsrs	r3, r3, #26
 80026c8:	3301      	adds	r3, #1
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	2b09      	cmp	r3, #9
 80026d0:	bf94      	ite	ls
 80026d2:	2301      	movls	r3, #1
 80026d4:	2300      	movhi	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	e019      	b.n	800270e <HAL_ADC_ConfigChannel+0x4a2>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026e2:	fa93 f3a3 	rbit	r3, r3
 80026e6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80026e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80026ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80026f2:	2320      	movs	r3, #32
 80026f4:	e003      	b.n	80026fe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80026f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026f8:	fab3 f383 	clz	r3, r3
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	3301      	adds	r3, #1
 8002700:	f003 031f 	and.w	r3, r3, #31
 8002704:	2b09      	cmp	r3, #9
 8002706:	bf94      	ite	ls
 8002708:	2301      	movls	r3, #1
 800270a:	2300      	movhi	r3, #0
 800270c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800270e:	2b00      	cmp	r3, #0
 8002710:	d079      	beq.n	8002806 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800271a:	2b00      	cmp	r3, #0
 800271c:	d107      	bne.n	800272e <HAL_ADC_ConfigChannel+0x4c2>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	0e9b      	lsrs	r3, r3, #26
 8002724:	3301      	adds	r3, #1
 8002726:	069b      	lsls	r3, r3, #26
 8002728:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800272c:	e015      	b.n	800275a <HAL_ADC_ConfigChannel+0x4ee>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002736:	fa93 f3a3 	rbit	r3, r3
 800273a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800273c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800273e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002740:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002746:	2320      	movs	r3, #32
 8002748:	e003      	b.n	8002752 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800274a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800274c:	fab3 f383 	clz	r3, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	3301      	adds	r3, #1
 8002754:	069b      	lsls	r3, r3, #26
 8002756:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002762:	2b00      	cmp	r3, #0
 8002764:	d109      	bne.n	800277a <HAL_ADC_ConfigChannel+0x50e>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	0e9b      	lsrs	r3, r3, #26
 800276c:	3301      	adds	r3, #1
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	2101      	movs	r1, #1
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	e017      	b.n	80027aa <HAL_ADC_ConfigChannel+0x53e>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002782:	fa93 f3a3 	rbit	r3, r3
 8002786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800278a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800278c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002792:	2320      	movs	r3, #32
 8002794:	e003      	b.n	800279e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	b2db      	uxtb	r3, r3
 800279e:	3301      	adds	r3, #1
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	2101      	movs	r1, #1
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	ea42 0103 	orr.w	r1, r2, r3
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10a      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x564>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	0e9b      	lsrs	r3, r3, #26
 80027c0:	3301      	adds	r3, #1
 80027c2:	f003 021f 	and.w	r2, r3, #31
 80027c6:	4613      	mov	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4413      	add	r3, r2
 80027cc:	051b      	lsls	r3, r3, #20
 80027ce:	e018      	b.n	8002802 <HAL_ADC_ConfigChannel+0x596>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80027de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80027e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80027e8:	2320      	movs	r3, #32
 80027ea:	e003      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80027ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027ee:	fab3 f383 	clz	r3, r3
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	3301      	adds	r3, #1
 80027f6:	f003 021f 	and.w	r2, r3, #31
 80027fa:	4613      	mov	r3, r2
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	4413      	add	r3, r2
 8002800:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002802:	430b      	orrs	r3, r1
 8002804:	e081      	b.n	800290a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x5b6>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0e9b      	lsrs	r3, r3, #26
 8002818:	3301      	adds	r3, #1
 800281a:	069b      	lsls	r3, r3, #26
 800281c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002820:	e015      	b.n	800284e <HAL_ADC_ConfigChannel+0x5e2>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002832:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800283a:	2320      	movs	r3, #32
 800283c:	e003      	b.n	8002846 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800283e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002840:	fab3 f383 	clz	r3, r3
 8002844:	b2db      	uxtb	r3, r3
 8002846:	3301      	adds	r3, #1
 8002848:	069b      	lsls	r3, r3, #26
 800284a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002856:	2b00      	cmp	r3, #0
 8002858:	d109      	bne.n	800286e <HAL_ADC_ConfigChannel+0x602>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	0e9b      	lsrs	r3, r3, #26
 8002860:	3301      	adds	r3, #1
 8002862:	f003 031f 	and.w	r3, r3, #31
 8002866:	2101      	movs	r1, #1
 8002868:	fa01 f303 	lsl.w	r3, r1, r3
 800286c:	e017      	b.n	800289e <HAL_ADC_ConfigChannel+0x632>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	fa93 f3a3 	rbit	r3, r3
 800287a:	61bb      	str	r3, [r7, #24]
  return result;
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002880:	6a3b      	ldr	r3, [r7, #32]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002886:	2320      	movs	r3, #32
 8002888:	e003      	b.n	8002892 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800288a:	6a3b      	ldr	r3, [r7, #32]
 800288c:	fab3 f383 	clz	r3, r3
 8002890:	b2db      	uxtb	r3, r3
 8002892:	3301      	adds	r3, #1
 8002894:	f003 031f 	and.w	r3, r3, #31
 8002898:	2101      	movs	r1, #1
 800289a:	fa01 f303 	lsl.w	r3, r1, r3
 800289e:	ea42 0103 	orr.w	r1, r2, r3
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10d      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x65e>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	0e9b      	lsrs	r3, r3, #26
 80028b4:	3301      	adds	r3, #1
 80028b6:	f003 021f 	and.w	r2, r3, #31
 80028ba:	4613      	mov	r3, r2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	4413      	add	r3, r2
 80028c0:	3b1e      	subs	r3, #30
 80028c2:	051b      	lsls	r3, r3, #20
 80028c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028c8:	e01e      	b.n	8002908 <HAL_ADC_ConfigChannel+0x69c>
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	fa93 f3a3 	rbit	r3, r3
 80028d6:	60fb      	str	r3, [r7, #12]
  return result;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d104      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80028e2:	2320      	movs	r3, #32
 80028e4:	e006      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x688>
 80028e6:	bf00      	nop
 80028e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	fab3 f383 	clz	r3, r3
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	3301      	adds	r3, #1
 80028f6:	f003 021f 	and.w	r2, r3, #31
 80028fa:	4613      	mov	r3, r2
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	4413      	add	r3, r2
 8002900:	3b1e      	subs	r3, #30
 8002902:	051b      	lsls	r3, r3, #20
 8002904:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002908:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800290e:	4619      	mov	r1, r3
 8002910:	f7ff f961 	bl	8001bd6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4b44      	ldr	r3, [pc, #272]	@ (8002a2c <HAL_ADC_ConfigChannel+0x7c0>)
 800291a:	4013      	ands	r3, r2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d07a      	beq.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002920:	4843      	ldr	r0, [pc, #268]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7c4>)
 8002922:	f7ff f8c9 	bl	8001ab8 <LL_ADC_GetCommonPathInternalCh>
 8002926:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a41      	ldr	r2, [pc, #260]	@ (8002a34 <HAL_ADC_ConfigChannel+0x7c8>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d12c      	bne.n	800298e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002934:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002938:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d126      	bne.n	800298e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a3c      	ldr	r2, [pc, #240]	@ (8002a38 <HAL_ADC_ConfigChannel+0x7cc>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d004      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x6e8>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a3c <HAL_ADC_ConfigChannel+0x7d0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d15d      	bne.n	8002a10 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002954:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002958:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800295c:	4619      	mov	r1, r3
 800295e:	4834      	ldr	r0, [pc, #208]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7c4>)
 8002960:	f7ff f897 	bl	8001a92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002964:	4b36      	ldr	r3, [pc, #216]	@ (8002a40 <HAL_ADC_ConfigChannel+0x7d4>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	099b      	lsrs	r3, r3, #6
 800296a:	4a36      	ldr	r2, [pc, #216]	@ (8002a44 <HAL_ADC_ConfigChannel+0x7d8>)
 800296c:	fba2 2303 	umull	r2, r3, r2, r3
 8002970:	099b      	lsrs	r3, r3, #6
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800297e:	e002      	b.n	8002986 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	3b01      	subs	r3, #1
 8002984:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1f9      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800298c:	e040      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a2d      	ldr	r2, [pc, #180]	@ (8002a48 <HAL_ADC_ConfigChannel+0x7dc>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d118      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002998:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800299c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d112      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a23      	ldr	r2, [pc, #140]	@ (8002a38 <HAL_ADC_ConfigChannel+0x7cc>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d004      	beq.n	80029b8 <HAL_ADC_ConfigChannel+0x74c>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a22      	ldr	r2, [pc, #136]	@ (8002a3c <HAL_ADC_ConfigChannel+0x7d0>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d12d      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029c0:	4619      	mov	r1, r3
 80029c2:	481b      	ldr	r0, [pc, #108]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7c4>)
 80029c4:	f7ff f865 	bl	8001a92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029c8:	e024      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1f      	ldr	r2, [pc, #124]	@ (8002a4c <HAL_ADC_ConfigChannel+0x7e0>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d120      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d11a      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a14      	ldr	r2, [pc, #80]	@ (8002a38 <HAL_ADC_ConfigChannel+0x7cc>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d115      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80029f2:	4619      	mov	r1, r3
 80029f4:	480e      	ldr	r0, [pc, #56]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7c4>)
 80029f6:	f7ff f84c 	bl	8001a92 <LL_ADC_SetCommonPathInternalCh>
 80029fa:	e00c      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a00:	f043 0220 	orr.w	r2, r3, #32
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002a0e:	e002      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a10:	bf00      	nop
 8002a12:	e000      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a14:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a1e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	37d8      	adds	r7, #216	@ 0xd8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	80080000 	.word	0x80080000
 8002a30:	50040300 	.word	0x50040300
 8002a34:	c7520000 	.word	0xc7520000
 8002a38:	50040000 	.word	0x50040000
 8002a3c:	50040200 	.word	0x50040200
 8002a40:	20000000 	.word	0x20000000
 8002a44:	053e2d63 	.word	0x053e2d63
 8002a48:	cb840000 	.word	0xcb840000
 8002a4c:	80000001 	.word	0x80000001

08002a50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff f98b 	bl	8001d7c <LL_ADC_IsEnabled>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d169      	bne.n	8002b40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	4b36      	ldr	r3, [pc, #216]	@ (8002b4c <ADC_Enable+0xfc>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00d      	beq.n	8002a96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	f043 0210 	orr.w	r2, r3, #16
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8a:	f043 0201 	orr.w	r2, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e055      	b.n	8002b42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff f946 	bl	8001d2c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002aa0:	482b      	ldr	r0, [pc, #172]	@ (8002b50 <ADC_Enable+0x100>)
 8002aa2:	f7ff f809 	bl	8001ab8 <LL_ADC_GetCommonPathInternalCh>
 8002aa6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002aa8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d013      	beq.n	8002ad8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ab0:	4b28      	ldr	r3, [pc, #160]	@ (8002b54 <ADC_Enable+0x104>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	099b      	lsrs	r3, r3, #6
 8002ab6:	4a28      	ldr	r2, [pc, #160]	@ (8002b58 <ADC_Enable+0x108>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	099b      	lsrs	r3, r3, #6
 8002abe:	1c5a      	adds	r2, r3, #1
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002aca:	e002      	b.n	8002ad2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1f9      	bne.n	8002acc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ad8:	f7fe ff98 	bl	8001a0c <HAL_GetTick>
 8002adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ade:	e028      	b.n	8002b32 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff f949 	bl	8001d7c <LL_ADC_IsEnabled>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d104      	bne.n	8002afa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff f919 	bl	8001d2c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002afa:	f7fe ff87 	bl	8001a0c <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d914      	bls.n	8002b32 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d00d      	beq.n	8002b32 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1a:	f043 0210 	orr.w	r2, r3, #16
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b26:	f043 0201 	orr.w	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e007      	b.n	8002b42 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d1cf      	bne.n	8002ae0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	8000003f 	.word	0x8000003f
 8002b50:	50040300 	.word	0x50040300
 8002b54:	20000000 	.word	0x20000000
 8002b58:	053e2d63 	.word	0x053e2d63

08002b5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff f91a 	bl	8001da2 <LL_ADC_IsDisableOngoing>
 8002b6e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff f901 	bl	8001d7c <LL_ADC_IsEnabled>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d047      	beq.n	8002c10 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d144      	bne.n	8002c10 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 030d 	and.w	r3, r3, #13
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d10c      	bne.n	8002bae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff f8db 	bl	8001d54 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2203      	movs	r2, #3
 8002ba4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ba6:	f7fe ff31 	bl	8001a0c <HAL_GetTick>
 8002baa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002bac:	e029      	b.n	8002c02 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb2:	f043 0210 	orr.w	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bbe:	f043 0201 	orr.w	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e023      	b.n	8002c12 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bca:	f7fe ff1f 	bl	8001a0c <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d914      	bls.n	8002c02 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00d      	beq.n	8002c02 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bea:	f043 0210 	orr.w	r2, r3, #16
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	f043 0201 	orr.w	r2, r3, #1
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e007      	b.n	8002c12 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1dc      	bne.n	8002bca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <LL_ADC_IsEnabled>:
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d101      	bne.n	8002c32 <LL_ADC_IsEnabled+0x18>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <LL_ADC_IsEnabled+0x1a>
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <LL_ADC_StartCalibration>:
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002c52:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	609a      	str	r2, [r3, #8]
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <LL_ADC_IsCalibrationOnGoing>:
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c86:	d101      	bne.n	8002c8c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <LL_ADC_REG_IsConversionOngoing>:
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d101      	bne.n	8002cb2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_ADCEx_Calibration_Start+0x1c>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e04d      	b.n	8002d78 <HAL_ADCEx_Calibration_Start+0xb8>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7ff ff39 	bl	8002b5c <ADC_Disable>
 8002cea:	4603      	mov	r3, r0
 8002cec:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d136      	bne.n	8002d62 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cfc:	f023 0302 	bic.w	r3, r3, #2
 8002d00:	f043 0202 	orr.w	r2, r3, #2
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6839      	ldr	r1, [r7, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff ff96 	bl	8002c40 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002d14:	e014      	b.n	8002d40 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002d22:	d30d      	bcc.n	8002d40 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d28:	f023 0312 	bic.w	r3, r3, #18
 8002d2c:	f043 0210 	orr.w	r2, r3, #16
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e01b      	b.n	8002d78 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff94 	bl	8002c72 <LL_ADC_IsCalibrationOnGoing>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e2      	bne.n	8002d16 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d54:	f023 0303 	bic.w	r3, r3, #3
 8002d58:	f043 0201 	orr.w	r2, r3, #1
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d60:	e005      	b.n	8002d6e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d66:	f043 0210 	orr.w	r2, r3, #16
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002d80:	b590      	push	{r4, r7, lr}
 8002d82:	b09f      	sub	sp, #124	@ 0x7c
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e093      	b.n	8002ec6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002da6:	2300      	movs	r3, #0
 8002da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002daa:	2300      	movs	r3, #0
 8002dac:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a47      	ldr	r2, [pc, #284]	@ (8002ed0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d102      	bne.n	8002dbe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002db8:	4b46      	ldr	r3, [pc, #280]	@ (8002ed4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	e001      	b.n	8002dc2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dcc:	f043 0220 	orr.w	r2, r3, #32
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e072      	b.n	8002ec6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff ff59 	bl	8002c9a <LL_ADC_REG_IsConversionOngoing>
 8002de8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff ff53 	bl	8002c9a <LL_ADC_REG_IsConversionOngoing>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d154      	bne.n	8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002dfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d151      	bne.n	8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e00:	4b35      	ldr	r3, [pc, #212]	@ (8002ed8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002e02:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d02c      	beq.n	8002e66 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e1e:	035b      	lsls	r3, r3, #13
 8002e20:	430b      	orrs	r3, r1
 8002e22:	431a      	orrs	r2, r3
 8002e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e26:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e28:	4829      	ldr	r0, [pc, #164]	@ (8002ed0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e2a:	f7ff fef6 	bl	8002c1a <LL_ADC_IsEnabled>
 8002e2e:	4604      	mov	r4, r0
 8002e30:	4828      	ldr	r0, [pc, #160]	@ (8002ed4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e32:	f7ff fef2 	bl	8002c1a <LL_ADC_IsEnabled>
 8002e36:	4603      	mov	r3, r0
 8002e38:	431c      	orrs	r4, r3
 8002e3a:	4828      	ldr	r0, [pc, #160]	@ (8002edc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e3c:	f7ff feed 	bl	8002c1a <LL_ADC_IsEnabled>
 8002e40:	4603      	mov	r3, r0
 8002e42:	4323      	orrs	r3, r4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d137      	bne.n	8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002e48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002e50:	f023 030f 	bic.w	r3, r3, #15
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	6811      	ldr	r1, [r2, #0]
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	6892      	ldr	r2, [r2, #8]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e62:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e64:	e028      	b.n	8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e70:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e72:	4817      	ldr	r0, [pc, #92]	@ (8002ed0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e74:	f7ff fed1 	bl	8002c1a <LL_ADC_IsEnabled>
 8002e78:	4604      	mov	r4, r0
 8002e7a:	4816      	ldr	r0, [pc, #88]	@ (8002ed4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e7c:	f7ff fecd 	bl	8002c1a <LL_ADC_IsEnabled>
 8002e80:	4603      	mov	r3, r0
 8002e82:	431c      	orrs	r4, r3
 8002e84:	4815      	ldr	r0, [pc, #84]	@ (8002edc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e86:	f7ff fec8 	bl	8002c1a <LL_ADC_IsEnabled>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	4323      	orrs	r3, r4
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d112      	bne.n	8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002e9a:	f023 030f 	bic.w	r3, r3, #15
 8002e9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ea0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ea2:	e009      	b.n	8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea8:	f043 0220 	orr.w	r2, r3, #32
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002eb6:	e000      	b.n	8002eba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002eb8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002ec2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	377c      	adds	r7, #124	@ 0x7c
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd90      	pop	{r4, r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	50040000 	.word	0x50040000
 8002ed4:	50040100 	.word	0x50040100
 8002ed8:	50040300 	.word	0x50040300
 8002edc:	50040200 	.word	0x50040200

08002ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f12:	4a04      	ldr	r2, [pc, #16]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	60d3      	str	r3, [r2, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <__NVIC_GetPriorityGrouping+0x18>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	f003 0307 	and.w	r3, r3, #7
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	db0b      	blt.n	8002f6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	4907      	ldr	r1, [pc, #28]	@ (8002f7c <__NVIC_EnableIRQ+0x38>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	2001      	movs	r0, #1
 8002f66:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	db0a      	blt.n	8002faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	490c      	ldr	r1, [pc, #48]	@ (8002fcc <__NVIC_SetPriority+0x4c>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	0112      	lsls	r2, r2, #4
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fa8:	e00a      	b.n	8002fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <__NVIC_SetPriority+0x50>)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	3b04      	subs	r3, #4
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	761a      	strb	r2, [r3, #24]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	@ 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f1c3 0307 	rsb	r3, r3, #7
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	bf28      	it	cs
 8002ff2:	2304      	movcs	r3, #4
 8002ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d902      	bls.n	8003004 <NVIC_EncodePriority+0x30>
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3b03      	subs	r3, #3
 8003002:	e000      	b.n	8003006 <NVIC_EncodePriority+0x32>
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	f04f 32ff 	mov.w	r2, #4294967295
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	401a      	ands	r2, r3
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43d9      	mvns	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	4313      	orrs	r3, r2
         );
}
 800302e:	4618      	mov	r0, r3
 8003030:	3724      	adds	r7, #36	@ 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
	...

0800303c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3b01      	subs	r3, #1
 8003048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800304c:	d301      	bcc.n	8003052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800304e:	2301      	movs	r3, #1
 8003050:	e00f      	b.n	8003072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003052:	4a0a      	ldr	r2, [pc, #40]	@ (800307c <SysTick_Config+0x40>)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800305a:	210f      	movs	r1, #15
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	f7ff ff8e 	bl	8002f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003064:	4b05      	ldr	r3, [pc, #20]	@ (800307c <SysTick_Config+0x40>)
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800306a:	4b04      	ldr	r3, [pc, #16]	@ (800307c <SysTick_Config+0x40>)
 800306c:	2207      	movs	r2, #7
 800306e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	e000e010 	.word	0xe000e010

08003080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f7ff ff29 	bl	8002ee0 <__NVIC_SetPriorityGrouping>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b086      	sub	sp, #24
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
 80030a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030a8:	f7ff ff3e 	bl	8002f28 <__NVIC_GetPriorityGrouping>
 80030ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	68b9      	ldr	r1, [r7, #8]
 80030b2:	6978      	ldr	r0, [r7, #20]
 80030b4:	f7ff ff8e 	bl	8002fd4 <NVIC_EncodePriority>
 80030b8:	4602      	mov	r2, r0
 80030ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030be:	4611      	mov	r1, r2
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff5d 	bl	8002f80 <__NVIC_SetPriority>
}
 80030c6:	bf00      	nop
 80030c8:	3718      	adds	r7, #24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	4603      	mov	r3, r0
 80030d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff31 	bl	8002f44 <__NVIC_EnableIRQ>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ffa2 	bl	800303c <SysTick_Config>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003104:	b480      	push	{r7}
 8003106:	b087      	sub	sp, #28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003112:	e17f      	b.n	8003414 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	2101      	movs	r1, #1
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	fa01 f303 	lsl.w	r3, r1, r3
 8003120:	4013      	ands	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 8171 	beq.w	800340e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d005      	beq.n	8003144 <HAL_GPIO_Init+0x40>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d130      	bne.n	80031a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	2203      	movs	r2, #3
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800317a:	2201      	movs	r2, #1
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43db      	mvns	r3, r3
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4013      	ands	r3, r2
 8003188:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	091b      	lsrs	r3, r3, #4
 8003190:	f003 0201 	and.w	r2, r3, #1
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d118      	bne.n	80031e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80031b8:	2201      	movs	r2, #1
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	4013      	ands	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	08db      	lsrs	r3, r3, #3
 80031ce:	f003 0201 	and.w	r2, r3, #1
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	4313      	orrs	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d017      	beq.n	8003220 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	2203      	movs	r2, #3
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4013      	ands	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	4313      	orrs	r3, r2
 8003218:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 0303 	and.w	r3, r3, #3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d123      	bne.n	8003274 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	08da      	lsrs	r2, r3, #3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3208      	adds	r2, #8
 8003234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003238:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	220f      	movs	r2, #15
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4013      	ands	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	08da      	lsrs	r2, r3, #3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3208      	adds	r2, #8
 800326e:	6939      	ldr	r1, [r7, #16]
 8003270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	2203      	movs	r2, #3
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	4013      	ands	r3, r2
 800328a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 0203 	and.w	r2, r3, #3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4313      	orrs	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80ac 	beq.w	800340e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003434 <HAL_GPIO_Init+0x330>)
 80032b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003434 <HAL_GPIO_Init+0x330>)
 80032bc:	f043 0301 	orr.w	r3, r3, #1
 80032c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80032c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003434 <HAL_GPIO_Init+0x330>)
 80032c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032ce:	4a5a      	ldr	r2, [pc, #360]	@ (8003438 <HAL_GPIO_Init+0x334>)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	089b      	lsrs	r3, r3, #2
 80032d4:	3302      	adds	r3, #2
 80032d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	220f      	movs	r2, #15
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43db      	mvns	r3, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80032f8:	d025      	beq.n	8003346 <HAL_GPIO_Init+0x242>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a4f      	ldr	r2, [pc, #316]	@ (800343c <HAL_GPIO_Init+0x338>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d01f      	beq.n	8003342 <HAL_GPIO_Init+0x23e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a4e      	ldr	r2, [pc, #312]	@ (8003440 <HAL_GPIO_Init+0x33c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d019      	beq.n	800333e <HAL_GPIO_Init+0x23a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a4d      	ldr	r2, [pc, #308]	@ (8003444 <HAL_GPIO_Init+0x340>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d013      	beq.n	800333a <HAL_GPIO_Init+0x236>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4c      	ldr	r2, [pc, #304]	@ (8003448 <HAL_GPIO_Init+0x344>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d00d      	beq.n	8003336 <HAL_GPIO_Init+0x232>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4b      	ldr	r2, [pc, #300]	@ (800344c <HAL_GPIO_Init+0x348>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d007      	beq.n	8003332 <HAL_GPIO_Init+0x22e>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4a      	ldr	r2, [pc, #296]	@ (8003450 <HAL_GPIO_Init+0x34c>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d101      	bne.n	800332e <HAL_GPIO_Init+0x22a>
 800332a:	2306      	movs	r3, #6
 800332c:	e00c      	b.n	8003348 <HAL_GPIO_Init+0x244>
 800332e:	2307      	movs	r3, #7
 8003330:	e00a      	b.n	8003348 <HAL_GPIO_Init+0x244>
 8003332:	2305      	movs	r3, #5
 8003334:	e008      	b.n	8003348 <HAL_GPIO_Init+0x244>
 8003336:	2304      	movs	r3, #4
 8003338:	e006      	b.n	8003348 <HAL_GPIO_Init+0x244>
 800333a:	2303      	movs	r3, #3
 800333c:	e004      	b.n	8003348 <HAL_GPIO_Init+0x244>
 800333e:	2302      	movs	r3, #2
 8003340:	e002      	b.n	8003348 <HAL_GPIO_Init+0x244>
 8003342:	2301      	movs	r3, #1
 8003344:	e000      	b.n	8003348 <HAL_GPIO_Init+0x244>
 8003346:	2300      	movs	r3, #0
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	f002 0203 	and.w	r2, r2, #3
 800334e:	0092      	lsls	r2, r2, #2
 8003350:	4093      	lsls	r3, r2
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4313      	orrs	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003358:	4937      	ldr	r1, [pc, #220]	@ (8003438 <HAL_GPIO_Init+0x334>)
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	089b      	lsrs	r3, r3, #2
 800335e:	3302      	adds	r3, #2
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003366:	4b3b      	ldr	r3, [pc, #236]	@ (8003454 <HAL_GPIO_Init+0x350>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	43db      	mvns	r3, r3
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4013      	ands	r3, r2
 8003374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800338a:	4a32      	ldr	r2, [pc, #200]	@ (8003454 <HAL_GPIO_Init+0x350>)
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003390:	4b30      	ldr	r3, [pc, #192]	@ (8003454 <HAL_GPIO_Init+0x350>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	43db      	mvns	r3, r3
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4013      	ands	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d003      	beq.n	80033b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033b4:	4a27      	ldr	r2, [pc, #156]	@ (8003454 <HAL_GPIO_Init+0x350>)
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033ba:	4b26      	ldr	r3, [pc, #152]	@ (8003454 <HAL_GPIO_Init+0x350>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033de:	4a1d      	ldr	r2, [pc, #116]	@ (8003454 <HAL_GPIO_Init+0x350>)
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003454 <HAL_GPIO_Init+0x350>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	43db      	mvns	r3, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4013      	ands	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d003      	beq.n	8003408 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003408:	4a12      	ldr	r2, [pc, #72]	@ (8003454 <HAL_GPIO_Init+0x350>)
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	3301      	adds	r3, #1
 8003412:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	fa22 f303 	lsr.w	r3, r2, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	f47f ae78 	bne.w	8003114 <HAL_GPIO_Init+0x10>
  }
}
 8003424:	bf00      	nop
 8003426:	bf00      	nop
 8003428:	371c      	adds	r7, #28
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	40010000 	.word	0x40010000
 800343c:	48000400 	.word	0x48000400
 8003440:	48000800 	.word	0x48000800
 8003444:	48000c00 	.word	0x48000c00
 8003448:	48001000 	.word	0x48001000
 800344c:	48001400 	.word	0x48001400
 8003450:	48001800 	.word	0x48001800
 8003454:	40010400 	.word	0x40010400

08003458 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	807b      	strh	r3, [r7, #2]
 8003464:	4613      	mov	r3, r2
 8003466:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003468:	787b      	ldrb	r3, [r7, #1]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800346e:	887a      	ldrh	r2, [r7, #2]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003474:	e002      	b.n	800347c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003476:	887a      	ldrh	r2, [r7, #2]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e0c3      	b.n	8003626 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b05      	cmp	r3, #5
 80034a8:	d101      	bne.n	80034ae <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e0bb      	b.n	8003626 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d101      	bne.n	80034be <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e0b3      	b.n	8003626 <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d103      	bne.n	80034da <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7fd fe04 	bl	80010e8 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034ee:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	2b08      	cmp	r3, #8
 80034f6:	d11b      	bne.n	8003530 <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 8003502:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6891      	ldr	r1, [r2, #8]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	68d2      	ldr	r2, [r2, #12]
 800350e:	4311      	orrs	r1, r2
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6992      	ldr	r2, [r2, #24]
 8003514:	4311      	orrs	r1, r2
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6912      	ldr	r2, [r2, #16]
 800351a:	4311      	orrs	r1, r2
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	6952      	ldr	r2, [r2, #20]
 8003520:	4311      	orrs	r1, r2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	69d2      	ldr	r2, [r2, #28]
 8003526:	4311      	orrs	r1, r2
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6812      	ldr	r2, [r2, #0]
 800352c:	430b      	orrs	r3, r1
 800352e:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	2b0c      	cmp	r3, #12
 8003536:	d115      	bne.n	8003564 <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 8003542:	f023 030e 	bic.w	r3, r3, #14
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6891      	ldr	r1, [r2, #8]
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68d2      	ldr	r2, [r2, #12]
 800354e:	4311      	orrs	r1, r2
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6952      	ldr	r2, [r2, #20]
 8003554:	4311      	orrs	r1, r2
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	69d2      	ldr	r2, [r2, #28]
 800355a:	4311      	orrs	r1, r2
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	430b      	orrs	r3, r1
 8003562:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d118      	bne.n	800359e <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 8003576:	f023 030e 	bic.w	r3, r3, #14
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6891      	ldr	r1, [r2, #8]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	68d2      	ldr	r2, [r2, #12]
 8003582:	4311      	orrs	r1, r2
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	6912      	ldr	r2, [r2, #16]
 8003588:	4311      	orrs	r1, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6952      	ldr	r2, [r2, #20]
 800358e:	4311      	orrs	r1, r2
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	69d2      	ldr	r2, [r2, #28]
 8003594:	4311      	orrs	r1, r2
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	430b      	orrs	r3, r1
 800359c:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035a6:	d12a      	bne.n	80035fe <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d013      	beq.n	80035d8 <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80035ba:	4313      	orrs	r3, r2
 80035bc:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80035c8:	f023 031f 	bic.w	r3, r3, #31
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6812      	ldr	r2, [r2, #0]
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	430b      	orrs	r3, r1
 80035d4:	6053      	str	r3, [r2, #4]
 80035d6:	e012      	b.n	80035fe <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035dc:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80035e2:	4313      	orrs	r3, r2
 80035e4:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80035f0:	f023 031f 	bic.w	r3, r3, #31
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6812      	ldr	r2, [r2, #0]
 80035f8:	68b9      	ldr	r1, [r7, #8]
 80035fa:	430b      	orrs	r3, r1
 80035fc:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 80035fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003630 <HAL_OPAMP_Init+0x1a8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	4909      	ldr	r1, [pc, #36]	@ (8003630 <HAL_OPAMP_Init+0x1a8>)
 800360c:	4313      	orrs	r3, r2
 800360e:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	d103      	bne.n	8003624 <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8003624:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40007800 	.word	0x40007800

08003634 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d102      	bne.n	800364c <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	73fb      	strb	r3, [r7, #15]
 800364a:	e01d      	b.n	8003688 <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b05      	cmp	r3, #5
 8003656:	d102      	bne.n	800365e <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
 800365c:	e014      	b.n	8003688 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if(hopamp->State == HAL_OPAMP_STATE_READY)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b01      	cmp	r3, #1
 8003668:	d10c      	bne.n	8003684 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 0201 	orr.w	r2, r2, #1
 8003678:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2204      	movs	r2, #4
 800367e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8003682:	e001      	b.n	8003688 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	73fb      	strb	r3, [r7, #15]
    }

   }
  return status;
 8003688:	7bfb      	ldrb	r3, [r7, #15]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3714      	adds	r7, #20
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status

  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b088      	sub	sp, #32
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 800369e:	2300      	movs	r3, #0
 80036a0:	77fb      	strb	r3, [r7, #31]

  __IO uint32_t* tmp_opamp_reg_trimming;   /* Selection of register of trimming depending on power mode: OTR or LPOTR */

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d102      	bne.n	80036ae <HAL_OPAMP_SelfCalibrate+0x18>
  {
    status = HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	77fb      	strb	r3, [r7, #31]
 80036ac:	e10d      	b.n	80038ca <HAL_OPAMP_SelfCalibrate+0x234>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b05      	cmp	r3, #5
 80036b8:	d102      	bne.n	80036c0 <HAL_OPAMP_SelfCalibrate+0x2a>
  {
    status = HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	77fb      	strb	r3, [r7, #31]
 80036be:	e104      	b.n	80038ca <HAL_OPAMP_SelfCalibrate+0x234>
  }
  else
  {
    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if(hopamp->State ==  HAL_OPAMP_STATE_READY)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	f040 80fc 	bne.w	80038c6 <HAL_OPAMP_SelfCalibrate+0x230>
      assert_param(IS_OPAMP_POWERMODE(hopamp->Init.PowerMode));

      /* Save OPAMP mode as in                                       */
      /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx */
      /* the calibration is not working in PGA mode                  */
      opampmode = READ_BIT(hopamp->Instance->CSR,OPAMP_CSR_OPAMODE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 030c 	and.w	r3, r3, #12
 80036d8:	60bb      	str	r3, [r7, #8]

      /* Use of standalone mode */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_OPAMODE, OPAMP_STANDALONE_MODE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 020c 	bic.w	r2, r2, #12
 80036e8:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036f8:	601a      	str	r2, [r3, #0]

      /* Select trimming settings depending on power mode */
      if (hopamp->Init.PowerMode == OPAMP_POWERMODE_NORMALPOWER)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d104      	bne.n	800370c <HAL_OPAMP_SelfCalibrate+0x76>
      {
        tmp_opamp_reg_trimming = &hopamp->Instance->OTR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	3304      	adds	r3, #4
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	e003      	b.n	8003714 <HAL_OPAMP_SelfCalibrate+0x7e>
      }
      else
      {
        tmp_opamp_reg_trimming = &hopamp->Instance->LPOTR;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	3308      	adds	r3, #8
 8003712:	60fb      	str	r3, [r7, #12]
      }

      /* Enable calibration */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003722:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALSEL);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003732:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16U;
 8003744:	2310      	movs	r3, #16
 8003746:	61bb      	str	r3, [r7, #24]
      delta = 8U;
 8003748:	2308      	movs	r3, #8
 800374a:	613b      	str	r3, [r7, #16]

      while (delta != 0U)
 800374c:	e01d      	b.n	800378a <HAL_OPAMP_SelfCalibrate+0xf4>
      {
        /* Set candidate trimming */
        /* OPAMP_POWERMODE_NORMALPOWER */
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETN, trimmingvaluen);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 021f 	bic.w	r2, r3, #31
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	431a      	orrs	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(OPAMP_TRIMMING_DELAY);
 800375e:	2001      	movs	r0, #1
 8003760:	f7fe f960 	bl	8001a24 <HAL_Delay>

        if (READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT) != 0U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d004      	beq.n	800377c <HAL_OPAMP_SelfCalibrate+0xe6>
        {
          /* OPAMP_CSR_CALOUT is HIGH try higher trimming */
          trimmingvaluen -= delta;
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	61bb      	str	r3, [r7, #24]
 800377a:	e003      	b.n	8003784 <HAL_OPAMP_SelfCalibrate+0xee>
        }
        else
        {
          /* OPAMP_CSR_CALOUT is LOW try lower trimming */
          trimmingvaluen += delta;
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	4413      	add	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        }
        /* Divide range by 2 to continue dichotomy sweep */
        delta >>= 1U;
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	085b      	lsrs	r3, r3, #1
 8003788:	613b      	str	r3, [r7, #16]
      while (delta != 0U)
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1de      	bne.n	800374e <HAL_OPAMP_SelfCalibrate+0xb8>
      }

      /* Still need to check if right calibration is current value or one step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 0 to 1  */
      /* Set candidate trimming */
      MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETN, trimmingvaluen);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f023 021f 	bic.w	r2, r3, #31
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	431a      	orrs	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(OPAMP_TRIMMING_DELAY);
 80037a0:	2001      	movs	r0, #1
 80037a2:	f7fe f93f 	bl	8001a24 <HAL_Delay>

      if ((READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT)) == 0U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10a      	bne.n	80037ca <HAL_OPAMP_SelfCalibrate+0x134>
      {
        /* Trimming value is actually one value more */
        trimmingvaluen++;
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	3301      	adds	r3, #1
 80037b8:	61bb      	str	r3, [r7, #24]
        /* Set right trimming */
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETN, trimmingvaluen);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f023 021f 	bic.w	r2, r3, #31
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	431a      	orrs	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALSEL);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037d8:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16U;
 80037da:	2310      	movs	r3, #16
 80037dc:	617b      	str	r3, [r7, #20]
      delta = 8U;
 80037de:	2308      	movs	r3, #8
 80037e0:	613b      	str	r3, [r7, #16]

      while (delta != 0U)
 80037e2:	e01e      	b.n	8003822 <HAL_OPAMP_SelfCalibrate+0x18c>
      {
        /* Set candidate trimming */
        /* OPAMP_POWERMODE_NORMALPOWER */
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETP, (trimmingvaluep<<OPAMP_INPUT_NONINVERTING));
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	021b      	lsls	r3, r3, #8
 80037f0:	431a      	orrs	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(OPAMP_TRIMMING_DELAY);
 80037f6:	2001      	movs	r0, #1
 80037f8:	f7fe f914 	bl	8001a24 <HAL_Delay>

        if (READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT) != 0U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d004      	beq.n	8003814 <HAL_OPAMP_SelfCalibrate+0x17e>
        {
          /* OPAMP_CSR_CALOUT is HIGH try higher trimming */
          trimmingvaluep += delta;
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	4413      	add	r3, r2
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	e003      	b.n	800381c <HAL_OPAMP_SelfCalibrate+0x186>
        }
        else
        {
          /* OPAMP_CSR_CALOUT  is LOW try lower trimming */
          trimmingvaluep -= delta;
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	617b      	str	r3, [r7, #20]
        }

        /* Divide range by 2 to continue dichotomy sweep */
        delta >>= 1U;
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	085b      	lsrs	r3, r3, #1
 8003820:	613b      	str	r3, [r7, #16]
      while (delta != 0U)
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1dd      	bne.n	80037e4 <HAL_OPAMP_SelfCalibrate+0x14e>
      }

      /* Still need to check if right calibration is current value or one step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      /* Set candidate trimming */
      MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETP, (trimmingvaluep<<OPAMP_INPUT_NONINVERTING));
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	431a      	orrs	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(OPAMP_TRIMMING_DELAY);
 800383a:	2001      	movs	r0, #1
 800383c:	f7fe f8f2 	bl	8001a24 <HAL_Delay>

      if (READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT) != 0U)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00b      	beq.n	8003866 <HAL_OPAMP_SelfCalibrate+0x1d0>
      {
        /* Trimming value is actually one value more */
        trimmingvaluep++;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	3301      	adds	r3, #1
 8003852:	617b      	str	r3, [r7, #20]
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETP, (trimmingvaluep<<OPAMP_INPUT_NONINVERTING));
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	021b      	lsls	r3, r3, #8
 8003860:	431a      	orrs	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	601a      	str	r2, [r3, #0]
      }

      /* Disable the OPAMP */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0201 	bic.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]

      /* Disable calibration & set normal mode (operating mode) */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003884:	601a      	str	r2, [r3, #0]

      /* Self calibration is successful  */
      /* Store calibration(user trimming) results in init structure. */

      /* Set user trimming mode */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800388c:	61da      	str	r2, [r3, #28]

      /* Affect calibration parameters depending on mode normal/low power */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d006      	beq.n	80038a4 <HAL_OPAMP_SelfCalibrate+0x20e>
      {
        /* Write calibration result N */
        hopamp->Init.TrimmingValueN = trimmingvaluen;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Write calibration result P */
        hopamp->Init.TrimmingValueP = trimmingvaluep;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	621a      	str	r2, [r3, #32]
 80038a2:	e005      	b.n	80038b0 <HAL_OPAMP_SelfCalibrate+0x21a>
      }
      else
      {
        /* Write calibration result N */
        hopamp->Init.TrimmingValueNLowPower = trimmingvaluen;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	62da      	str	r2, [r3, #44]	@ 0x2c
        /* Write calibration result P */
        hopamp->Init.TrimmingValuePLowPower = trimmingvaluep;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	629a      	str	r2, [r3, #40]	@ 0x28
      }

    /* Restore OPAMP mode after calibration */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_OPAMODE, opampmode);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f023 010c 	bic.w	r1, r3, #12
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	e001      	b.n	80038ca <HAL_OPAMP_SelfCalibrate+0x234>
    }
    else
    {
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	77fb      	strb	r3, [r7, #31]
    }
  }
  return status;
 80038ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3720      	adds	r7, #32
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80038d8:	4b04      	ldr	r3, [pc, #16]	@ (80038ec <HAL_PWREx_GetVoltageRange+0x18>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40007000 	.word	0x40007000

080038f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038fe:	d130      	bne.n	8003962 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003900:	4b23      	ldr	r3, [pc, #140]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800390c:	d038      	beq.n	8003980 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800390e:	4b20      	ldr	r3, [pc, #128]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003916:	4a1e      	ldr	r2, [pc, #120]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003918:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800391c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800391e:	4b1d      	ldr	r3, [pc, #116]	@ (8003994 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2232      	movs	r2, #50	@ 0x32
 8003924:	fb02 f303 	mul.w	r3, r2, r3
 8003928:	4a1b      	ldr	r2, [pc, #108]	@ (8003998 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800392a:	fba2 2303 	umull	r2, r3, r2, r3
 800392e:	0c9b      	lsrs	r3, r3, #18
 8003930:	3301      	adds	r3, #1
 8003932:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003934:	e002      	b.n	800393c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	3b01      	subs	r3, #1
 800393a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800393c:	4b14      	ldr	r3, [pc, #80]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003944:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003948:	d102      	bne.n	8003950 <HAL_PWREx_ControlVoltageScaling+0x60>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1f2      	bne.n	8003936 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003950:	4b0f      	ldr	r3, [pc, #60]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003958:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800395c:	d110      	bne.n	8003980 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e00f      	b.n	8003982 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003962:	4b0b      	ldr	r3, [pc, #44]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800396a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800396e:	d007      	beq.n	8003980 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003970:	4b07      	ldr	r3, [pc, #28]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003978:	4a05      	ldr	r2, [pc, #20]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800397a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800397e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40007000 	.word	0x40007000
 8003994:	20000000 	.word	0x20000000
 8003998:	431bde83 	.word	0x431bde83

0800399c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e3ca      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ae:	4b97      	ldr	r3, [pc, #604]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039b8:	4b94      	ldr	r3, [pc, #592]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f003 0303 	and.w	r3, r3, #3
 80039c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0310 	and.w	r3, r3, #16
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 80e4 	beq.w	8003b98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d007      	beq.n	80039e6 <HAL_RCC_OscConfig+0x4a>
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2b0c      	cmp	r3, #12
 80039da:	f040 808b 	bne.w	8003af4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	f040 8087 	bne.w	8003af4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039e6:	4b89      	ldr	r3, [pc, #548]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_RCC_OscConfig+0x62>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e3a2      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1a      	ldr	r2, [r3, #32]
 8003a02:	4b82      	ldr	r3, [pc, #520]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d004      	beq.n	8003a18 <HAL_RCC_OscConfig+0x7c>
 8003a0e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a16:	e005      	b.n	8003a24 <HAL_RCC_OscConfig+0x88>
 8003a18:	4b7c      	ldr	r3, [pc, #496]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1e:	091b      	lsrs	r3, r3, #4
 8003a20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d223      	bcs.n	8003a70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fd1d 	bl	800446c <RCC_SetFlashLatencyFromMSIRange>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e383      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a3c:	4b73      	ldr	r3, [pc, #460]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a72      	ldr	r2, [pc, #456]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a42:	f043 0308 	orr.w	r3, r3, #8
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	4b70      	ldr	r3, [pc, #448]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	496d      	ldr	r1, [pc, #436]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a5a:	4b6c      	ldr	r3, [pc, #432]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	021b      	lsls	r3, r3, #8
 8003a68:	4968      	ldr	r1, [pc, #416]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	604b      	str	r3, [r1, #4]
 8003a6e:	e025      	b.n	8003abc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a70:	4b66      	ldr	r3, [pc, #408]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a65      	ldr	r2, [pc, #404]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a76:	f043 0308 	orr.w	r3, r3, #8
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	4b63      	ldr	r3, [pc, #396]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	4960      	ldr	r1, [pc, #384]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	495b      	ldr	r1, [pc, #364]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d109      	bne.n	8003abc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 fcdd 	bl	800446c <RCC_SetFlashLatencyFromMSIRange>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e343      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003abc:	f000 fc4a 	bl	8004354 <HAL_RCC_GetSysClockFreq>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	4b52      	ldr	r3, [pc, #328]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	091b      	lsrs	r3, r3, #4
 8003ac8:	f003 030f 	and.w	r3, r3, #15
 8003acc:	4950      	ldr	r1, [pc, #320]	@ (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003ace:	5ccb      	ldrb	r3, [r1, r3]
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad8:	4a4e      	ldr	r2, [pc, #312]	@ (8003c14 <HAL_RCC_OscConfig+0x278>)
 8003ada:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003adc:	4b4e      	ldr	r3, [pc, #312]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fd ff43 	bl	800196c <HAL_InitTick>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003aea:	7bfb      	ldrb	r3, [r7, #15]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d052      	beq.n	8003b96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003af0:	7bfb      	ldrb	r3, [r7, #15]
 8003af2:	e327      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d032      	beq.n	8003b62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003afc:	4b43      	ldr	r3, [pc, #268]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a42      	ldr	r2, [pc, #264]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b02:	f043 0301 	orr.w	r3, r3, #1
 8003b06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b08:	f7fd ff80 	bl	8001a0c <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b10:	f7fd ff7c 	bl	8001a0c <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e310      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b22:	4b3a      	ldr	r3, [pc, #232]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0f0      	beq.n	8003b10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b2e:	4b37      	ldr	r3, [pc, #220]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a36      	ldr	r2, [pc, #216]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b34:	f043 0308 	orr.w	r3, r3, #8
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	4b34      	ldr	r3, [pc, #208]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	4931      	ldr	r1, [pc, #196]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b4c:	4b2f      	ldr	r3, [pc, #188]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	021b      	lsls	r3, r3, #8
 8003b5a:	492c      	ldr	r1, [pc, #176]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	604b      	str	r3, [r1, #4]
 8003b60:	e01a      	b.n	8003b98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b62:	4b2a      	ldr	r3, [pc, #168]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a29      	ldr	r2, [pc, #164]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b68:	f023 0301 	bic.w	r3, r3, #1
 8003b6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b6e:	f7fd ff4d 	bl	8001a0c <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b76:	f7fd ff49 	bl	8001a0c <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e2dd      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b88:	4b20      	ldr	r3, [pc, #128]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f0      	bne.n	8003b76 <HAL_RCC_OscConfig+0x1da>
 8003b94:	e000      	b.n	8003b98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d074      	beq.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d005      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x21a>
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	2b0c      	cmp	r3, #12
 8003bae:	d10e      	bne.n	8003bce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d10b      	bne.n	8003bce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bb6:	4b15      	ldr	r3, [pc, #84]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d064      	beq.n	8003c8c <HAL_RCC_OscConfig+0x2f0>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d160      	bne.n	8003c8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e2ba      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd6:	d106      	bne.n	8003be6 <HAL_RCC_OscConfig+0x24a>
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003bde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be2:	6013      	str	r3, [r2, #0]
 8003be4:	e026      	b.n	8003c34 <HAL_RCC_OscConfig+0x298>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bee:	d115      	bne.n	8003c1c <HAL_RCC_OscConfig+0x280>
 8003bf0:	4b06      	ldr	r3, [pc, #24]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a05      	ldr	r2, [pc, #20]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003bf6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bfa:	6013      	str	r3, [r2, #0]
 8003bfc:	4b03      	ldr	r3, [pc, #12]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a02      	ldr	r2, [pc, #8]	@ (8003c0c <HAL_RCC_OscConfig+0x270>)
 8003c02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c06:	6013      	str	r3, [r2, #0]
 8003c08:	e014      	b.n	8003c34 <HAL_RCC_OscConfig+0x298>
 8003c0a:	bf00      	nop
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	080092cc 	.word	0x080092cc
 8003c14:	20000000 	.word	0x20000000
 8003c18:	20000004 	.word	0x20000004
 8003c1c:	4ba0      	ldr	r3, [pc, #640]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a9f      	ldr	r2, [pc, #636]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c26:	6013      	str	r3, [r2, #0]
 8003c28:	4b9d      	ldr	r3, [pc, #628]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a9c      	ldr	r2, [pc, #624]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d013      	beq.n	8003c64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3c:	f7fd fee6 	bl	8001a0c <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c44:	f7fd fee2 	bl	8001a0c <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b64      	cmp	r3, #100	@ 0x64
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e276      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c56:	4b92      	ldr	r3, [pc, #584]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0f0      	beq.n	8003c44 <HAL_RCC_OscConfig+0x2a8>
 8003c62:	e014      	b.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c64:	f7fd fed2 	bl	8001a0c <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c6c:	f7fd fece 	bl	8001a0c <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b64      	cmp	r3, #100	@ 0x64
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e262      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c7e:	4b88      	ldr	r3, [pc, #544]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f0      	bne.n	8003c6c <HAL_RCC_OscConfig+0x2d0>
 8003c8a:	e000      	b.n	8003c8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0302 	and.w	r3, r3, #2
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d060      	beq.n	8003d5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d005      	beq.n	8003cac <HAL_RCC_OscConfig+0x310>
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	2b0c      	cmp	r3, #12
 8003ca4:	d119      	bne.n	8003cda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d116      	bne.n	8003cda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cac:	4b7c      	ldr	r3, [pc, #496]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d005      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x328>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e23f      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc4:	4b76      	ldr	r3, [pc, #472]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	061b      	lsls	r3, r3, #24
 8003cd2:	4973      	ldr	r1, [pc, #460]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cd8:	e040      	b.n	8003d5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d023      	beq.n	8003d2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ce2:	4b6f      	ldr	r3, [pc, #444]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a6e      	ldr	r2, [pc, #440]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cee:	f7fd fe8d 	bl	8001a0c <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf6:	f7fd fe89 	bl	8001a0c <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e21d      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d08:	4b65      	ldr	r3, [pc, #404]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d14:	4b62      	ldr	r3, [pc, #392]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	061b      	lsls	r3, r3, #24
 8003d22:	495f      	ldr	r1, [pc, #380]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	604b      	str	r3, [r1, #4]
 8003d28:	e018      	b.n	8003d5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d2a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a5c      	ldr	r2, [pc, #368]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d36:	f7fd fe69 	bl	8001a0c <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d3e:	f7fd fe65 	bl	8001a0c <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e1f9      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d50:	4b53      	ldr	r3, [pc, #332]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1f0      	bne.n	8003d3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d03c      	beq.n	8003de2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d01c      	beq.n	8003daa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d70:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d76:	4a4a      	ldr	r2, [pc, #296]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d80:	f7fd fe44 	bl	8001a0c <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d88:	f7fd fe40 	bl	8001a0c <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e1d4      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d9a:	4b41      	ldr	r3, [pc, #260]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d0ef      	beq.n	8003d88 <HAL_RCC_OscConfig+0x3ec>
 8003da8:	e01b      	b.n	8003de2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003daa:	4b3d      	ldr	r3, [pc, #244]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003db0:	4a3b      	ldr	r2, [pc, #236]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003db2:	f023 0301 	bic.w	r3, r3, #1
 8003db6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dba:	f7fd fe27 	bl	8001a0c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dc2:	f7fd fe23 	bl	8001a0c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e1b7      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dd4:	4b32      	ldr	r3, [pc, #200]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1ef      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0304 	and.w	r3, r3, #4
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 80a6 	beq.w	8003f3c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003df0:	2300      	movs	r3, #0
 8003df2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003df4:	4b2a      	ldr	r3, [pc, #168]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10d      	bne.n	8003e1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e00:	4b27      	ldr	r3, [pc, #156]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e04:	4a26      	ldr	r2, [pc, #152]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e0c:	4b24      	ldr	r3, [pc, #144]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e14:	60bb      	str	r3, [r7, #8]
 8003e16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e1c:	4b21      	ldr	r3, [pc, #132]	@ (8003ea4 <HAL_RCC_OscConfig+0x508>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d118      	bne.n	8003e5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e28:	4b1e      	ldr	r3, [pc, #120]	@ (8003ea4 <HAL_RCC_OscConfig+0x508>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ea4 <HAL_RCC_OscConfig+0x508>)
 8003e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e34:	f7fd fdea 	bl	8001a0c <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e3c:	f7fd fde6 	bl	8001a0c <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e17a      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e4e:	4b15      	ldr	r3, [pc, #84]	@ (8003ea4 <HAL_RCC_OscConfig+0x508>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0f0      	beq.n	8003e3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d108      	bne.n	8003e74 <HAL_RCC_OscConfig+0x4d8>
 8003e62:	4b0f      	ldr	r3, [pc, #60]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e6a:	f043 0301 	orr.w	r3, r3, #1
 8003e6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e72:	e029      	b.n	8003ec8 <HAL_RCC_OscConfig+0x52c>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	2b05      	cmp	r3, #5
 8003e7a:	d115      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x50c>
 8003e7c:	4b08      	ldr	r3, [pc, #32]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e82:	4a07      	ldr	r2, [pc, #28]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e84:	f043 0304 	orr.w	r3, r3, #4
 8003e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e92:	4a03      	ldr	r2, [pc, #12]	@ (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e9c:	e014      	b.n	8003ec8 <HAL_RCC_OscConfig+0x52c>
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	40007000 	.word	0x40007000
 8003ea8:	4b9c      	ldr	r3, [pc, #624]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eae:	4a9b      	ldr	r2, [pc, #620]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003eb8:	4b98      	ldr	r3, [pc, #608]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ebe:	4a97      	ldr	r2, [pc, #604]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003ec0:	f023 0304 	bic.w	r3, r3, #4
 8003ec4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d016      	beq.n	8003efe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fd fd9c 	bl	8001a0c <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ed6:	e00a      	b.n	8003eee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed8:	f7fd fd98 	bl	8001a0c <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e12a      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eee:	4b8b      	ldr	r3, [pc, #556]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0ed      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x53c>
 8003efc:	e015      	b.n	8003f2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003efe:	f7fd fd85 	bl	8001a0c <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f04:	e00a      	b.n	8003f1c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f06:	f7fd fd81 	bl	8001a0c <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e113      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f1c:	4b7f      	ldr	r3, [pc, #508]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1ed      	bne.n	8003f06 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f2a:	7ffb      	ldrb	r3, [r7, #31]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d105      	bne.n	8003f3c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f30:	4b7a      	ldr	r3, [pc, #488]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f34:	4a79      	ldr	r2, [pc, #484]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003f36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f3a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 80fe 	beq.w	8004142 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	f040 80d0 	bne.w	80040f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f50:	4b72      	ldr	r3, [pc, #456]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d130      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d127      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f80:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d11f      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f90:	2a07      	cmp	r2, #7
 8003f92:	bf14      	ite	ne
 8003f94:	2201      	movne	r2, #1
 8003f96:	2200      	moveq	r2, #0
 8003f98:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d113      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa8:	085b      	lsrs	r3, r3, #1
 8003faa:	3b01      	subs	r3, #1
 8003fac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d109      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbc:	085b      	lsrs	r3, r3, #1
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d06e      	beq.n	80040a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b0c      	cmp	r3, #12
 8003fca:	d069      	beq.n	80040a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003fcc:	4b53      	ldr	r3, [pc, #332]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d105      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003fd8:	4b50      	ldr	r3, [pc, #320]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0ad      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003fe8:	4b4c      	ldr	r3, [pc, #304]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a4b      	ldr	r2, [pc, #300]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8003fee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ff2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ff4:	f7fd fd0a 	bl	8001a0c <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ffc:	f7fd fd06 	bl	8001a0c <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e09a      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800400e:	4b43      	ldr	r3, [pc, #268]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800401a:	4b40      	ldr	r3, [pc, #256]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	4b40      	ldr	r3, [pc, #256]	@ (8004120 <HAL_RCC_OscConfig+0x784>)
 8004020:	4013      	ands	r3, r2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800402a:	3a01      	subs	r2, #1
 800402c:	0112      	lsls	r2, r2, #4
 800402e:	4311      	orrs	r1, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004034:	0212      	lsls	r2, r2, #8
 8004036:	4311      	orrs	r1, r2
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800403c:	0852      	lsrs	r2, r2, #1
 800403e:	3a01      	subs	r2, #1
 8004040:	0552      	lsls	r2, r2, #21
 8004042:	4311      	orrs	r1, r2
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004048:	0852      	lsrs	r2, r2, #1
 800404a:	3a01      	subs	r2, #1
 800404c:	0652      	lsls	r2, r2, #25
 800404e:	4311      	orrs	r1, r2
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004054:	0912      	lsrs	r2, r2, #4
 8004056:	0452      	lsls	r2, r2, #17
 8004058:	430a      	orrs	r2, r1
 800405a:	4930      	ldr	r1, [pc, #192]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 800405c:	4313      	orrs	r3, r2
 800405e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004060:	4b2e      	ldr	r3, [pc, #184]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a2d      	ldr	r2, [pc, #180]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8004066:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800406a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800406c:	4b2b      	ldr	r3, [pc, #172]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	4a2a      	ldr	r2, [pc, #168]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8004072:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004076:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004078:	f7fd fcc8 	bl	8001a0c <HAL_GetTick>
 800407c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800407e:	e008      	b.n	8004092 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004080:	f7fd fcc4 	bl	8001a0c <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e058      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004092:	4b22      	ldr	r3, [pc, #136]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d0f0      	beq.n	8004080 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800409e:	e050      	b.n	8004142 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e04f      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040a4:	4b1d      	ldr	r3, [pc, #116]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d148      	bne.n	8004142 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80040b0:	4b1a      	ldr	r3, [pc, #104]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a19      	ldr	r2, [pc, #100]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040bc:	4b17      	ldr	r3, [pc, #92]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	4a16      	ldr	r2, [pc, #88]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040c8:	f7fd fca0 	bl	8001a0c <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d0:	f7fd fc9c 	bl	8001a0c <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e030      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040e2:	4b0e      	ldr	r3, [pc, #56]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d0f0      	beq.n	80040d0 <HAL_RCC_OscConfig+0x734>
 80040ee:	e028      	b.n	8004142 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	2b0c      	cmp	r3, #12
 80040f4:	d023      	beq.n	800413e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f6:	4b09      	ldr	r3, [pc, #36]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a08      	ldr	r2, [pc, #32]	@ (800411c <HAL_RCC_OscConfig+0x780>)
 80040fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004100:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004102:	f7fd fc83 	bl	8001a0c <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004108:	e00c      	b.n	8004124 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800410a:	f7fd fc7f 	bl	8001a0c <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d905      	bls.n	8004124 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e013      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
 800411c:	40021000 	.word	0x40021000
 8004120:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004124:	4b09      	ldr	r3, [pc, #36]	@ (800414c <HAL_RCC_OscConfig+0x7b0>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1ec      	bne.n	800410a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004130:	4b06      	ldr	r3, [pc, #24]	@ (800414c <HAL_RCC_OscConfig+0x7b0>)
 8004132:	68da      	ldr	r2, [r3, #12]
 8004134:	4905      	ldr	r1, [pc, #20]	@ (800414c <HAL_RCC_OscConfig+0x7b0>)
 8004136:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <HAL_RCC_OscConfig+0x7b4>)
 8004138:	4013      	ands	r3, r2
 800413a:	60cb      	str	r3, [r1, #12]
 800413c:	e001      	b.n	8004142 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e000      	b.n	8004144 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3720      	adds	r7, #32
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	feeefffc 	.word	0xfeeefffc

08004154 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d101      	bne.n	8004168 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e0e7      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004168:	4b75      	ldr	r3, [pc, #468]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d910      	bls.n	8004198 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004176:	4b72      	ldr	r3, [pc, #456]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f023 0207 	bic.w	r2, r3, #7
 800417e:	4970      	ldr	r1, [pc, #448]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004186:	4b6e      	ldr	r3, [pc, #440]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d001      	beq.n	8004198 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e0cf      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d010      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	4b66      	ldr	r3, [pc, #408]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d908      	bls.n	80041c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b4:	4b63      	ldr	r3, [pc, #396]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	4960      	ldr	r1, [pc, #384]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d04c      	beq.n	800426c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d107      	bne.n	80041ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041da:	4b5a      	ldr	r3, [pc, #360]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d121      	bne.n	800422a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e0a6      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d107      	bne.n	8004202 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041f2:	4b54      	ldr	r3, [pc, #336]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d115      	bne.n	800422a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e09a      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d107      	bne.n	800421a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800420a:	4b4e      	ldr	r3, [pc, #312]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d109      	bne.n	800422a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e08e      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800421a:	4b4a      	ldr	r3, [pc, #296]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e086      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800422a:	4b46      	ldr	r3, [pc, #280]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f023 0203 	bic.w	r2, r3, #3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	4943      	ldr	r1, [pc, #268]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 8004238:	4313      	orrs	r3, r2
 800423a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800423c:	f7fd fbe6 	bl	8001a0c <HAL_GetTick>
 8004240:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004242:	e00a      	b.n	800425a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004244:	f7fd fbe2 	bl	8001a0c <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004252:	4293      	cmp	r3, r2
 8004254:	d901      	bls.n	800425a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e06e      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800425a:	4b3a      	ldr	r3, [pc, #232]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 020c 	and.w	r2, r3, #12
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	429a      	cmp	r2, r3
 800426a:	d1eb      	bne.n	8004244 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d010      	beq.n	800429a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	4b31      	ldr	r3, [pc, #196]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004284:	429a      	cmp	r2, r3
 8004286:	d208      	bcs.n	800429a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004288:	4b2e      	ldr	r3, [pc, #184]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	492b      	ldr	r1, [pc, #172]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 8004296:	4313      	orrs	r3, r2
 8004298:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800429a:	4b29      	ldr	r3, [pc, #164]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d210      	bcs.n	80042ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a8:	4b25      	ldr	r3, [pc, #148]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f023 0207 	bic.w	r2, r3, #7
 80042b0:	4923      	ldr	r1, [pc, #140]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b8:	4b21      	ldr	r3, [pc, #132]	@ (8004340 <HAL_RCC_ClockConfig+0x1ec>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0307 	and.w	r3, r3, #7
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d001      	beq.n	80042ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e036      	b.n	8004338 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d008      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	4918      	ldr	r1, [pc, #96]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0308 	and.w	r3, r3, #8
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d009      	beq.n	8004308 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042f4:	4b13      	ldr	r3, [pc, #76]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	4910      	ldr	r1, [pc, #64]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 8004304:	4313      	orrs	r3, r2
 8004306:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004308:	f000 f824 	bl	8004354 <HAL_RCC_GetSysClockFreq>
 800430c:	4602      	mov	r2, r0
 800430e:	4b0d      	ldr	r3, [pc, #52]	@ (8004344 <HAL_RCC_ClockConfig+0x1f0>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	091b      	lsrs	r3, r3, #4
 8004314:	f003 030f 	and.w	r3, r3, #15
 8004318:	490b      	ldr	r1, [pc, #44]	@ (8004348 <HAL_RCC_ClockConfig+0x1f4>)
 800431a:	5ccb      	ldrb	r3, [r1, r3]
 800431c:	f003 031f 	and.w	r3, r3, #31
 8004320:	fa22 f303 	lsr.w	r3, r2, r3
 8004324:	4a09      	ldr	r2, [pc, #36]	@ (800434c <HAL_RCC_ClockConfig+0x1f8>)
 8004326:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004328:	4b09      	ldr	r3, [pc, #36]	@ (8004350 <HAL_RCC_ClockConfig+0x1fc>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7fd fb1d 	bl	800196c <HAL_InitTick>
 8004332:	4603      	mov	r3, r0
 8004334:	72fb      	strb	r3, [r7, #11]

  return status;
 8004336:	7afb      	ldrb	r3, [r7, #11]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40022000 	.word	0x40022000
 8004344:	40021000 	.word	0x40021000
 8004348:	080092cc 	.word	0x080092cc
 800434c:	20000000 	.word	0x20000000
 8004350:	20000004 	.word	0x20000004

08004354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004354:	b480      	push	{r7}
 8004356:	b089      	sub	sp, #36	@ 0x24
 8004358:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	61fb      	str	r3, [r7, #28]
 800435e:	2300      	movs	r3, #0
 8004360:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004362:	4b3e      	ldr	r3, [pc, #248]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 030c 	and.w	r3, r3, #12
 800436a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800436c:	4b3b      	ldr	r3, [pc, #236]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f003 0303 	and.w	r3, r3, #3
 8004374:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d005      	beq.n	8004388 <HAL_RCC_GetSysClockFreq+0x34>
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	2b0c      	cmp	r3, #12
 8004380:	d121      	bne.n	80043c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d11e      	bne.n	80043c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004388:	4b34      	ldr	r3, [pc, #208]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0308 	and.w	r3, r3, #8
 8004390:	2b00      	cmp	r3, #0
 8004392:	d107      	bne.n	80043a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004394:	4b31      	ldr	r3, [pc, #196]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 8004396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800439a:	0a1b      	lsrs	r3, r3, #8
 800439c:	f003 030f 	and.w	r3, r3, #15
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	e005      	b.n	80043b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043a4:	4b2d      	ldr	r3, [pc, #180]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	091b      	lsrs	r3, r3, #4
 80043aa:	f003 030f 	and.w	r3, r3, #15
 80043ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004460 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10d      	bne.n	80043dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043c4:	e00a      	b.n	80043dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d102      	bne.n	80043d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043cc:	4b25      	ldr	r3, [pc, #148]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x110>)
 80043ce:	61bb      	str	r3, [r7, #24]
 80043d0:	e004      	b.n	80043dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	2b08      	cmp	r3, #8
 80043d6:	d101      	bne.n	80043dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043d8:	4b23      	ldr	r3, [pc, #140]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x114>)
 80043da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	2b0c      	cmp	r3, #12
 80043e0:	d134      	bne.n	800444c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80043e2:	4b1e      	ldr	r3, [pc, #120]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d003      	beq.n	80043fa <HAL_RCC_GetSysClockFreq+0xa6>
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b03      	cmp	r3, #3
 80043f6:	d003      	beq.n	8004400 <HAL_RCC_GetSysClockFreq+0xac>
 80043f8:	e005      	b.n	8004406 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80043fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x110>)
 80043fc:	617b      	str	r3, [r7, #20]
      break;
 80043fe:	e005      	b.n	800440c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004400:	4b19      	ldr	r3, [pc, #100]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x114>)
 8004402:	617b      	str	r3, [r7, #20]
      break;
 8004404:	e002      	b.n	800440c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	617b      	str	r3, [r7, #20]
      break;
 800440a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800440c:	4b13      	ldr	r3, [pc, #76]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	091b      	lsrs	r3, r3, #4
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	3301      	adds	r3, #1
 8004418:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800441a:	4b10      	ldr	r3, [pc, #64]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	0a1b      	lsrs	r3, r3, #8
 8004420:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	fb03 f202 	mul.w	r2, r3, r2
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004432:	4b0a      	ldr	r3, [pc, #40]	@ (800445c <HAL_RCC_GetSysClockFreq+0x108>)
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	0e5b      	lsrs	r3, r3, #25
 8004438:	f003 0303 	and.w	r3, r3, #3
 800443c:	3301      	adds	r3, #1
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	fbb2 f3f3 	udiv	r3, r2, r3
 800444a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800444c:	69bb      	ldr	r3, [r7, #24]
}
 800444e:	4618      	mov	r0, r3
 8004450:	3724      	adds	r7, #36	@ 0x24
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40021000 	.word	0x40021000
 8004460:	080092dc 	.word	0x080092dc
 8004464:	00f42400 	.word	0x00f42400
 8004468:	007a1200 	.word	0x007a1200

0800446c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004474:	2300      	movs	r3, #0
 8004476:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004478:	4b2a      	ldr	r3, [pc, #168]	@ (8004524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800447a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004484:	f7ff fa26 	bl	80038d4 <HAL_PWREx_GetVoltageRange>
 8004488:	6178      	str	r0, [r7, #20]
 800448a:	e014      	b.n	80044b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800448c:	4b25      	ldr	r3, [pc, #148]	@ (8004524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800448e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004490:	4a24      	ldr	r2, [pc, #144]	@ (8004524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004492:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004496:	6593      	str	r3, [r2, #88]	@ 0x58
 8004498:	4b22      	ldr	r3, [pc, #136]	@ (8004524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800449a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800449c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80044a4:	f7ff fa16 	bl	80038d4 <HAL_PWREx_GetVoltageRange>
 80044a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80044aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004524 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044bc:	d10b      	bne.n	80044d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b80      	cmp	r3, #128	@ 0x80
 80044c2:	d919      	bls.n	80044f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80044c8:	d902      	bls.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044ca:	2302      	movs	r3, #2
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	e013      	b.n	80044f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044d0:	2301      	movs	r3, #1
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	e010      	b.n	80044f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2b80      	cmp	r3, #128	@ 0x80
 80044da:	d902      	bls.n	80044e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80044dc:	2303      	movs	r3, #3
 80044de:	613b      	str	r3, [r7, #16]
 80044e0:	e00a      	b.n	80044f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b80      	cmp	r3, #128	@ 0x80
 80044e6:	d102      	bne.n	80044ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044e8:	2302      	movs	r3, #2
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	e004      	b.n	80044f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b70      	cmp	r3, #112	@ 0x70
 80044f2:	d101      	bne.n	80044f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044f4:	2301      	movs	r3, #1
 80044f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80044f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004528 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f023 0207 	bic.w	r2, r3, #7
 8004500:	4909      	ldr	r1, [pc, #36]	@ (8004528 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004508:	4b07      	ldr	r3, [pc, #28]	@ (8004528 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	429a      	cmp	r2, r3
 8004514:	d001      	beq.n	800451a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3718      	adds	r7, #24
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40021000 	.word	0x40021000
 8004528:	40022000 	.word	0x40022000

0800452c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004534:	2300      	movs	r3, #0
 8004536:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004538:	2300      	movs	r3, #0
 800453a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004544:	2b00      	cmp	r3, #0
 8004546:	d041      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800454c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004550:	d02a      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004552:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004556:	d824      	bhi.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004558:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800455c:	d008      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800455e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004562:	d81e      	bhi.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00a      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004568:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800456c:	d010      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800456e:	e018      	b.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004570:	4b86      	ldr	r3, [pc, #536]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	4a85      	ldr	r2, [pc, #532]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800457a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800457c:	e015      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3304      	adds	r3, #4
 8004582:	2100      	movs	r1, #0
 8004584:	4618      	mov	r0, r3
 8004586:	f000 fabb 	bl	8004b00 <RCCEx_PLLSAI1_Config>
 800458a:	4603      	mov	r3, r0
 800458c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800458e:	e00c      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3320      	adds	r3, #32
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f000 fba6 	bl	8004ce8 <RCCEx_PLLSAI2_Config>
 800459c:	4603      	mov	r3, r0
 800459e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045a0:	e003      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	74fb      	strb	r3, [r7, #19]
      break;
 80045a6:	e000      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80045a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045aa:	7cfb      	ldrb	r3, [r7, #19]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d10b      	bne.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045b0:	4b76      	ldr	r3, [pc, #472]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045be:	4973      	ldr	r1, [pc, #460]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80045c6:	e001      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c8:	7cfb      	ldrb	r3, [r7, #19]
 80045ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d041      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045e0:	d02a      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80045e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045e6:	d824      	bhi.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045ec:	d008      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80045ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045f2:	d81e      	bhi.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00a      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80045f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045fc:	d010      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045fe:	e018      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004600:	4b62      	ldr	r3, [pc, #392]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	4a61      	ldr	r2, [pc, #388]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800460a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800460c:	e015      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	3304      	adds	r3, #4
 8004612:	2100      	movs	r1, #0
 8004614:	4618      	mov	r0, r3
 8004616:	f000 fa73 	bl	8004b00 <RCCEx_PLLSAI1_Config>
 800461a:	4603      	mov	r3, r0
 800461c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800461e:	e00c      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3320      	adds	r3, #32
 8004624:	2100      	movs	r1, #0
 8004626:	4618      	mov	r0, r3
 8004628:	f000 fb5e 	bl	8004ce8 <RCCEx_PLLSAI2_Config>
 800462c:	4603      	mov	r3, r0
 800462e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004630:	e003      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	74fb      	strb	r3, [r7, #19]
      break;
 8004636:	e000      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004638:	bf00      	nop
    }

    if(ret == HAL_OK)
 800463a:	7cfb      	ldrb	r3, [r7, #19]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d10b      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004640:	4b52      	ldr	r3, [pc, #328]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004646:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800464e:	494f      	ldr	r1, [pc, #316]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004656:	e001      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004658:	7cfb      	ldrb	r3, [r7, #19]
 800465a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 80a0 	beq.w	80047aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800466a:	2300      	movs	r3, #0
 800466c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800466e:	4b47      	ldr	r3, [pc, #284]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800467a:	2301      	movs	r3, #1
 800467c:	e000      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800467e:	2300      	movs	r3, #0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00d      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004684:	4b41      	ldr	r3, [pc, #260]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004688:	4a40      	ldr	r2, [pc, #256]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800468a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800468e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004690:	4b3e      	ldr	r3, [pc, #248]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800469c:	2301      	movs	r3, #1
 800469e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a3a      	ldr	r2, [pc, #232]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046ac:	f7fd f9ae 	bl	8001a0c <HAL_GetTick>
 80046b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046b2:	e009      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b4:	f7fd f9aa 	bl	8001a0c <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d902      	bls.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	74fb      	strb	r3, [r7, #19]
        break;
 80046c6:	e005      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046c8:	4b31      	ldr	r3, [pc, #196]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0ef      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80046d4:	7cfb      	ldrb	r3, [r7, #19]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d15c      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046da:	4b2c      	ldr	r3, [pc, #176]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d01f      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d019      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046f8:	4b24      	ldr	r3, [pc, #144]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004702:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004704:	4b21      	ldr	r3, [pc, #132]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470a:	4a20      	ldr	r2, [pc, #128]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800470c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004714:	4b1d      	ldr	r3, [pc, #116]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800471a:	4a1c      	ldr	r2, [pc, #112]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800471c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004724:	4a19      	ldr	r2, [pc, #100]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d016      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004736:	f7fd f969 	bl	8001a0c <HAL_GetTick>
 800473a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800473c:	e00b      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473e:	f7fd f965 	bl	8001a0c <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800474c:	4293      	cmp	r3, r2
 800474e:	d902      	bls.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	74fb      	strb	r3, [r7, #19]
            break;
 8004754:	e006      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004756:	4b0d      	ldr	r3, [pc, #52]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0ec      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004764:	7cfb      	ldrb	r3, [r7, #19]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10c      	bne.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800476a:	4b08      	ldr	r3, [pc, #32]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800476c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004770:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800477a:	4904      	ldr	r1, [pc, #16]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004782:	e009      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004784:	7cfb      	ldrb	r3, [r7, #19]
 8004786:	74bb      	strb	r3, [r7, #18]
 8004788:	e006      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800478a:	bf00      	nop
 800478c:	40021000 	.word	0x40021000
 8004790:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004794:	7cfb      	ldrb	r3, [r7, #19]
 8004796:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004798:	7c7b      	ldrb	r3, [r7, #17]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d105      	bne.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800479e:	4b9e      	ldr	r3, [pc, #632]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	4a9d      	ldr	r2, [pc, #628]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047b6:	4b98      	ldr	r3, [pc, #608]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047bc:	f023 0203 	bic.w	r2, r3, #3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c4:	4994      	ldr	r1, [pc, #592]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047d8:	4b8f      	ldr	r3, [pc, #572]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047de:	f023 020c 	bic.w	r2, r3, #12
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e6:	498c      	ldr	r1, [pc, #560]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0304 	and.w	r3, r3, #4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047fa:	4b87      	ldr	r3, [pc, #540]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004800:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004808:	4983      	ldr	r1, [pc, #524]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800480a:	4313      	orrs	r3, r2
 800480c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800481c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800481e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004822:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482a:	497b      	ldr	r1, [pc, #492]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482c:	4313      	orrs	r3, r2
 800482e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0310 	and.w	r3, r3, #16
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800483e:	4b76      	ldr	r3, [pc, #472]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004844:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800484c:	4972      	ldr	r1, [pc, #456]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0320 	and.w	r3, r3, #32
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00a      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004860:	4b6d      	ldr	r3, [pc, #436]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004866:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800486e:	496a      	ldr	r1, [pc, #424]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004870:	4313      	orrs	r3, r2
 8004872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00a      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004882:	4b65      	ldr	r3, [pc, #404]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004888:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004890:	4961      	ldr	r1, [pc, #388]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004892:	4313      	orrs	r3, r2
 8004894:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048a4:	4b5c      	ldr	r3, [pc, #368]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048b2:	4959      	ldr	r1, [pc, #356]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048c6:	4b54      	ldr	r3, [pc, #336]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d4:	4950      	ldr	r1, [pc, #320]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048e8:	4b4b      	ldr	r3, [pc, #300]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f6:	4948      	ldr	r1, [pc, #288]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800490a:	4b43      	ldr	r3, [pc, #268]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800490c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004910:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004918:	493f      	ldr	r1, [pc, #252]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491a:	4313      	orrs	r3, r2
 800491c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d028      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800492c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004932:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800493a:	4937      	ldr	r1, [pc, #220]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493c:	4313      	orrs	r3, r2
 800493e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004946:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800494a:	d106      	bne.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800494c:	4b32      	ldr	r3, [pc, #200]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	4a31      	ldr	r2, [pc, #196]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004956:	60d3      	str	r3, [r2, #12]
 8004958:	e011      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800495e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004962:	d10c      	bne.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3304      	adds	r3, #4
 8004968:	2101      	movs	r1, #1
 800496a:	4618      	mov	r0, r3
 800496c:	f000 f8c8 	bl	8004b00 <RCCEx_PLLSAI1_Config>
 8004970:	4603      	mov	r3, r0
 8004972:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004974:	7cfb      	ldrb	r3, [r7, #19]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800497a:	7cfb      	ldrb	r3, [r7, #19]
 800497c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d028      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800498a:	4b23      	ldr	r3, [pc, #140]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004990:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004998:	491f      	ldr	r1, [pc, #124]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049a8:	d106      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049b4:	60d3      	str	r3, [r2, #12]
 80049b6:	e011      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049c0:	d10c      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	3304      	adds	r3, #4
 80049c6:	2101      	movs	r1, #1
 80049c8:	4618      	mov	r0, r3
 80049ca:	f000 f899 	bl	8004b00 <RCCEx_PLLSAI1_Config>
 80049ce:	4603      	mov	r3, r0
 80049d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049d2:	7cfb      	ldrb	r3, [r7, #19]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80049d8:	7cfb      	ldrb	r3, [r7, #19]
 80049da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d02b      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049f6:	4908      	ldr	r1, [pc, #32]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a06:	d109      	bne.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a08:	4b03      	ldr	r3, [pc, #12]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	4a02      	ldr	r2, [pc, #8]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a12:	60d3      	str	r3, [r2, #12]
 8004a14:	e014      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004a16:	bf00      	nop
 8004a18:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a24:	d10c      	bne.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	3304      	adds	r3, #4
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 f867 	bl	8004b00 <RCCEx_PLLSAI1_Config>
 8004a32:	4603      	mov	r3, r0
 8004a34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a36:	7cfb      	ldrb	r3, [r7, #19]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004a3c:	7cfb      	ldrb	r3, [r7, #19]
 8004a3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d02f      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a5a:	4928      	ldr	r1, [pc, #160]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a6a:	d10d      	bne.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3304      	adds	r3, #4
 8004a70:	2102      	movs	r1, #2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 f844 	bl	8004b00 <RCCEx_PLLSAI1_Config>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a7c:	7cfb      	ldrb	r3, [r7, #19]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d014      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a82:	7cfb      	ldrb	r3, [r7, #19]
 8004a84:	74bb      	strb	r3, [r7, #18]
 8004a86:	e011      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a90:	d10c      	bne.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3320      	adds	r3, #32
 8004a96:	2102      	movs	r1, #2
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 f925 	bl	8004ce8 <RCCEx_PLLSAI2_Config>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004aa2:	7cfb      	ldrb	r3, [r7, #19]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004aa8:	7cfb      	ldrb	r3, [r7, #19]
 8004aaa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ab8:	4b10      	ldr	r3, [pc, #64]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004abe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ac6:	490d      	ldr	r1, [pc, #52]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00b      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ada:	4b08      	ldr	r3, [pc, #32]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aea:	4904      	ldr	r1, [pc, #16]	@ (8004afc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004af2:	7cbb      	ldrb	r3, [r7, #18]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3718      	adds	r7, #24
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40021000 	.word	0x40021000

08004b00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b0e:	4b75      	ldr	r3, [pc, #468]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d018      	beq.n	8004b4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b1a:	4b72      	ldr	r3, [pc, #456]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f003 0203 	and.w	r2, r3, #3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d10d      	bne.n	8004b46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
       ||
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d009      	beq.n	8004b46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004b32:	4b6c      	ldr	r3, [pc, #432]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	091b      	lsrs	r3, r3, #4
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	1c5a      	adds	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
       ||
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d047      	beq.n	8004bd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	73fb      	strb	r3, [r7, #15]
 8004b4a:	e044      	b.n	8004bd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d018      	beq.n	8004b86 <RCCEx_PLLSAI1_Config+0x86>
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d825      	bhi.n	8004ba4 <RCCEx_PLLSAI1_Config+0xa4>
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d002      	beq.n	8004b62 <RCCEx_PLLSAI1_Config+0x62>
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d009      	beq.n	8004b74 <RCCEx_PLLSAI1_Config+0x74>
 8004b60:	e020      	b.n	8004ba4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b62:	4b60      	ldr	r3, [pc, #384]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d11d      	bne.n	8004baa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b72:	e01a      	b.n	8004baa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b74:	4b5b      	ldr	r3, [pc, #364]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d116      	bne.n	8004bae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b84:	e013      	b.n	8004bae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b86:	4b57      	ldr	r3, [pc, #348]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10f      	bne.n	8004bb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b92:	4b54      	ldr	r3, [pc, #336]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ba2:	e006      	b.n	8004bb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ba8:	e004      	b.n	8004bb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004baa:	bf00      	nop
 8004bac:	e002      	b.n	8004bb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004bae:	bf00      	nop
 8004bb0:	e000      	b.n	8004bb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004bb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10d      	bne.n	8004bd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004bba:	4b4a      	ldr	r3, [pc, #296]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6819      	ldr	r1, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	430b      	orrs	r3, r1
 8004bd0:	4944      	ldr	r1, [pc, #272]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004bd6:	7bfb      	ldrb	r3, [r7, #15]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d17d      	bne.n	8004cd8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004bdc:	4b41      	ldr	r3, [pc, #260]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a40      	ldr	r2, [pc, #256]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004be6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004be8:	f7fc ff10 	bl	8001a0c <HAL_GetTick>
 8004bec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bee:	e009      	b.n	8004c04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bf0:	f7fc ff0c 	bl	8001a0c <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d902      	bls.n	8004c04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	73fb      	strb	r3, [r7, #15]
        break;
 8004c02:	e005      	b.n	8004c10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c04:	4b37      	ldr	r3, [pc, #220]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1ef      	bne.n	8004bf0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d160      	bne.n	8004cd8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d111      	bne.n	8004c40 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c1c:	4b31      	ldr	r3, [pc, #196]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004c24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	6892      	ldr	r2, [r2, #8]
 8004c2c:	0211      	lsls	r1, r2, #8
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	68d2      	ldr	r2, [r2, #12]
 8004c32:	0912      	lsrs	r2, r2, #4
 8004c34:	0452      	lsls	r2, r2, #17
 8004c36:	430a      	orrs	r2, r1
 8004c38:	492a      	ldr	r1, [pc, #168]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	610b      	str	r3, [r1, #16]
 8004c3e:	e027      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d112      	bne.n	8004c6c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c46:	4b27      	ldr	r3, [pc, #156]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004c4e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	6892      	ldr	r2, [r2, #8]
 8004c56:	0211      	lsls	r1, r2, #8
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6912      	ldr	r2, [r2, #16]
 8004c5c:	0852      	lsrs	r2, r2, #1
 8004c5e:	3a01      	subs	r2, #1
 8004c60:	0552      	lsls	r2, r2, #21
 8004c62:	430a      	orrs	r2, r1
 8004c64:	491f      	ldr	r1, [pc, #124]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	610b      	str	r3, [r1, #16]
 8004c6a:	e011      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004c74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	6892      	ldr	r2, [r2, #8]
 8004c7c:	0211      	lsls	r1, r2, #8
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6952      	ldr	r2, [r2, #20]
 8004c82:	0852      	lsrs	r2, r2, #1
 8004c84:	3a01      	subs	r2, #1
 8004c86:	0652      	lsls	r2, r2, #25
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	4916      	ldr	r1, [pc, #88]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c90:	4b14      	ldr	r3, [pc, #80]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a13      	ldr	r2, [pc, #76]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9c:	f7fc feb6 	bl	8001a0c <HAL_GetTick>
 8004ca0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ca2:	e009      	b.n	8004cb8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ca4:	f7fc feb2 	bl	8001a0c <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d902      	bls.n	8004cb8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	73fb      	strb	r3, [r7, #15]
          break;
 8004cb6:	e005      	b.n	8004cc4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0ef      	beq.n	8004ca4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d106      	bne.n	8004cd8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004cca:	4b06      	ldr	r3, [pc, #24]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ccc:	691a      	ldr	r2, [r3, #16]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	4904      	ldr	r1, [pc, #16]	@ (8004ce4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40021000 	.word	0x40021000

08004ce8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cf6:	4b6a      	ldr	r3, [pc, #424]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f003 0303 	and.w	r3, r3, #3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d018      	beq.n	8004d34 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004d02:	4b67      	ldr	r3, [pc, #412]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f003 0203 	and.w	r2, r3, #3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d10d      	bne.n	8004d2e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
       ||
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d009      	beq.n	8004d2e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d1a:	4b61      	ldr	r3, [pc, #388]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	091b      	lsrs	r3, r3, #4
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
       ||
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d047      	beq.n	8004dbe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	73fb      	strb	r3, [r7, #15]
 8004d32:	e044      	b.n	8004dbe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2b03      	cmp	r3, #3
 8004d3a:	d018      	beq.n	8004d6e <RCCEx_PLLSAI2_Config+0x86>
 8004d3c:	2b03      	cmp	r3, #3
 8004d3e:	d825      	bhi.n	8004d8c <RCCEx_PLLSAI2_Config+0xa4>
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d002      	beq.n	8004d4a <RCCEx_PLLSAI2_Config+0x62>
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d009      	beq.n	8004d5c <RCCEx_PLLSAI2_Config+0x74>
 8004d48:	e020      	b.n	8004d8c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d4a:	4b55      	ldr	r3, [pc, #340]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d11d      	bne.n	8004d92 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d5a:	e01a      	b.n	8004d92 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d5c:	4b50      	ldr	r3, [pc, #320]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d116      	bne.n	8004d96 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d6c:	e013      	b.n	8004d96 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d6e:	4b4c      	ldr	r3, [pc, #304]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10f      	bne.n	8004d9a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d7a:	4b49      	ldr	r3, [pc, #292]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d109      	bne.n	8004d9a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d8a:	e006      	b.n	8004d9a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d90:	e004      	b.n	8004d9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d92:	bf00      	nop
 8004d94:	e002      	b.n	8004d9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d96:	bf00      	nop
 8004d98:	e000      	b.n	8004d9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10d      	bne.n	8004dbe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004da2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6819      	ldr	r1, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	430b      	orrs	r3, r1
 8004db8:	4939      	ldr	r1, [pc, #228]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d167      	bne.n	8004e94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004dc4:	4b36      	ldr	r3, [pc, #216]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a35      	ldr	r2, [pc, #212]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dd0:	f7fc fe1c 	bl	8001a0c <HAL_GetTick>
 8004dd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dd6:	e009      	b.n	8004dec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004dd8:	f7fc fe18 	bl	8001a0c <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d902      	bls.n	8004dec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	73fb      	strb	r3, [r7, #15]
        break;
 8004dea:	e005      	b.n	8004df8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dec:	4b2c      	ldr	r3, [pc, #176]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1ef      	bne.n	8004dd8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d14a      	bne.n	8004e94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d111      	bne.n	8004e28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e04:	4b26      	ldr	r3, [pc, #152]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	6892      	ldr	r2, [r2, #8]
 8004e14:	0211      	lsls	r1, r2, #8
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	68d2      	ldr	r2, [r2, #12]
 8004e1a:	0912      	lsrs	r2, r2, #4
 8004e1c:	0452      	lsls	r2, r2, #17
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	491f      	ldr	r1, [pc, #124]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	614b      	str	r3, [r1, #20]
 8004e26:	e011      	b.n	8004e4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e28:	4b1d      	ldr	r3, [pc, #116]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6892      	ldr	r2, [r2, #8]
 8004e38:	0211      	lsls	r1, r2, #8
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6912      	ldr	r2, [r2, #16]
 8004e3e:	0852      	lsrs	r2, r2, #1
 8004e40:	3a01      	subs	r2, #1
 8004e42:	0652      	lsls	r2, r2, #25
 8004e44:	430a      	orrs	r2, r1
 8004e46:	4916      	ldr	r1, [pc, #88]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a13      	ldr	r2, [pc, #76]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e58:	f7fc fdd8 	bl	8001a0c <HAL_GetTick>
 8004e5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e5e:	e009      	b.n	8004e74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e60:	f7fc fdd4 	bl	8001a0c <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d902      	bls.n	8004e74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	73fb      	strb	r3, [r7, #15]
          break;
 8004e72:	e005      	b.n	8004e80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e74:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0ef      	beq.n	8004e60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d106      	bne.n	8004e94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e86:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e88:	695a      	ldr	r2, [r3, #20]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	4904      	ldr	r1, [pc, #16]	@ (8004ea0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	40021000 	.word	0x40021000

08004ea4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e049      	b.n	8004f4a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d106      	bne.n	8004ed0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f7fc fc72 	bl	80017b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	3304      	adds	r3, #4
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	f000 ff5a 	bl	8005d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
	...

08004f54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d001      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e04f      	b.n	800500c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68da      	ldr	r2, [r3, #12]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0201 	orr.w	r2, r2, #1
 8004f82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a23      	ldr	r2, [pc, #140]	@ (8005018 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d01d      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x76>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f96:	d018      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x76>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800501c <HAL_TIM_Base_Start_IT+0xc8>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x76>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8005020 <HAL_TIM_Base_Start_IT+0xcc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00e      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x76>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8005024 <HAL_TIM_Base_Start_IT+0xd0>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d009      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x76>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1b      	ldr	r2, [pc, #108]	@ (8005028 <HAL_TIM_Base_Start_IT+0xd4>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x76>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a19      	ldr	r2, [pc, #100]	@ (800502c <HAL_TIM_Base_Start_IT+0xd8>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d115      	bne.n	8004ff6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	4b17      	ldr	r3, [pc, #92]	@ (8005030 <HAL_TIM_Base_Start_IT+0xdc>)
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b06      	cmp	r3, #6
 8004fda:	d015      	beq.n	8005008 <HAL_TIM_Base_Start_IT+0xb4>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe2:	d011      	beq.n	8005008 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f042 0201 	orr.w	r2, r2, #1
 8004ff2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff4:	e008      	b.n	8005008 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 0201 	orr.w	r2, r2, #1
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e000      	b.n	800500a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005008:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	40012c00 	.word	0x40012c00
 800501c:	40000400 	.word	0x40000400
 8005020:	40000800 	.word	0x40000800
 8005024:	40000c00 	.word	0x40000c00
 8005028:	40013400 	.word	0x40013400
 800502c:	40014000 	.word	0x40014000
 8005030:	00010007 	.word	0x00010007

08005034 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e049      	b.n	80050da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d106      	bne.n	8005060 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f841 	bl	80050e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3304      	adds	r3, #4
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f000 fe92 	bl	8005d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3708      	adds	r7, #8
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}

080050e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050e2:	b480      	push	{r7}
 80050e4:	b083      	sub	sp, #12
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
	...

080050f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d109      	bne.n	800511c <HAL_TIM_PWM_Start+0x24>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b01      	cmp	r3, #1
 8005112:	bf14      	ite	ne
 8005114:	2301      	movne	r3, #1
 8005116:	2300      	moveq	r3, #0
 8005118:	b2db      	uxtb	r3, r3
 800511a:	e03c      	b.n	8005196 <HAL_TIM_PWM_Start+0x9e>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b04      	cmp	r3, #4
 8005120:	d109      	bne.n	8005136 <HAL_TIM_PWM_Start+0x3e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b01      	cmp	r3, #1
 800512c:	bf14      	ite	ne
 800512e:	2301      	movne	r3, #1
 8005130:	2300      	moveq	r3, #0
 8005132:	b2db      	uxtb	r3, r3
 8005134:	e02f      	b.n	8005196 <HAL_TIM_PWM_Start+0x9e>
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	2b08      	cmp	r3, #8
 800513a:	d109      	bne.n	8005150 <HAL_TIM_PWM_Start+0x58>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b01      	cmp	r3, #1
 8005146:	bf14      	ite	ne
 8005148:	2301      	movne	r3, #1
 800514a:	2300      	moveq	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	e022      	b.n	8005196 <HAL_TIM_PWM_Start+0x9e>
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2b0c      	cmp	r3, #12
 8005154:	d109      	bne.n	800516a <HAL_TIM_PWM_Start+0x72>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b01      	cmp	r3, #1
 8005160:	bf14      	ite	ne
 8005162:	2301      	movne	r3, #1
 8005164:	2300      	moveq	r3, #0
 8005166:	b2db      	uxtb	r3, r3
 8005168:	e015      	b.n	8005196 <HAL_TIM_PWM_Start+0x9e>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b10      	cmp	r3, #16
 800516e:	d109      	bne.n	8005184 <HAL_TIM_PWM_Start+0x8c>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b01      	cmp	r3, #1
 800517a:	bf14      	ite	ne
 800517c:	2301      	movne	r3, #1
 800517e:	2300      	moveq	r3, #0
 8005180:	b2db      	uxtb	r3, r3
 8005182:	e008      	b.n	8005196 <HAL_TIM_PWM_Start+0x9e>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800518a:	b2db      	uxtb	r3, r3
 800518c:	2b01      	cmp	r3, #1
 800518e:	bf14      	ite	ne
 8005190:	2301      	movne	r3, #1
 8005192:	2300      	moveq	r3, #0
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e09c      	b.n	80052d8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d104      	bne.n	80051ae <HAL_TIM_PWM_Start+0xb6>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051ac:	e023      	b.n	80051f6 <HAL_TIM_PWM_Start+0xfe>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d104      	bne.n	80051be <HAL_TIM_PWM_Start+0xc6>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051bc:	e01b      	b.n	80051f6 <HAL_TIM_PWM_Start+0xfe>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b08      	cmp	r3, #8
 80051c2:	d104      	bne.n	80051ce <HAL_TIM_PWM_Start+0xd6>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051cc:	e013      	b.n	80051f6 <HAL_TIM_PWM_Start+0xfe>
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	2b0c      	cmp	r3, #12
 80051d2:	d104      	bne.n	80051de <HAL_TIM_PWM_Start+0xe6>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2202      	movs	r2, #2
 80051d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051dc:	e00b      	b.n	80051f6 <HAL_TIM_PWM_Start+0xfe>
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	2b10      	cmp	r3, #16
 80051e2:	d104      	bne.n	80051ee <HAL_TIM_PWM_Start+0xf6>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051ec:	e003      	b.n	80051f6 <HAL_TIM_PWM_Start+0xfe>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2202      	movs	r2, #2
 80051f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2201      	movs	r2, #1
 80051fc:	6839      	ldr	r1, [r7, #0]
 80051fe:	4618      	mov	r0, r3
 8005200:	f001 fb06 	bl	8006810 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a35      	ldr	r2, [pc, #212]	@ (80052e0 <HAL_TIM_PWM_Start+0x1e8>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d013      	beq.n	8005236 <HAL_TIM_PWM_Start+0x13e>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a34      	ldr	r2, [pc, #208]	@ (80052e4 <HAL_TIM_PWM_Start+0x1ec>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d00e      	beq.n	8005236 <HAL_TIM_PWM_Start+0x13e>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a32      	ldr	r2, [pc, #200]	@ (80052e8 <HAL_TIM_PWM_Start+0x1f0>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d009      	beq.n	8005236 <HAL_TIM_PWM_Start+0x13e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a31      	ldr	r2, [pc, #196]	@ (80052ec <HAL_TIM_PWM_Start+0x1f4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d004      	beq.n	8005236 <HAL_TIM_PWM_Start+0x13e>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a2f      	ldr	r2, [pc, #188]	@ (80052f0 <HAL_TIM_PWM_Start+0x1f8>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d101      	bne.n	800523a <HAL_TIM_PWM_Start+0x142>
 8005236:	2301      	movs	r3, #1
 8005238:	e000      	b.n	800523c <HAL_TIM_PWM_Start+0x144>
 800523a:	2300      	movs	r3, #0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800524e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a22      	ldr	r2, [pc, #136]	@ (80052e0 <HAL_TIM_PWM_Start+0x1e8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d01d      	beq.n	8005296 <HAL_TIM_PWM_Start+0x19e>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005262:	d018      	beq.n	8005296 <HAL_TIM_PWM_Start+0x19e>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a22      	ldr	r2, [pc, #136]	@ (80052f4 <HAL_TIM_PWM_Start+0x1fc>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <HAL_TIM_PWM_Start+0x19e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a21      	ldr	r2, [pc, #132]	@ (80052f8 <HAL_TIM_PWM_Start+0x200>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d00e      	beq.n	8005296 <HAL_TIM_PWM_Start+0x19e>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a1f      	ldr	r2, [pc, #124]	@ (80052fc <HAL_TIM_PWM_Start+0x204>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d009      	beq.n	8005296 <HAL_TIM_PWM_Start+0x19e>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a17      	ldr	r2, [pc, #92]	@ (80052e4 <HAL_TIM_PWM_Start+0x1ec>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d004      	beq.n	8005296 <HAL_TIM_PWM_Start+0x19e>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a15      	ldr	r2, [pc, #84]	@ (80052e8 <HAL_TIM_PWM_Start+0x1f0>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d115      	bne.n	80052c2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	4b18      	ldr	r3, [pc, #96]	@ (8005300 <HAL_TIM_PWM_Start+0x208>)
 800529e:	4013      	ands	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2b06      	cmp	r3, #6
 80052a6:	d015      	beq.n	80052d4 <HAL_TIM_PWM_Start+0x1dc>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052ae:	d011      	beq.n	80052d4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0201 	orr.w	r2, r2, #1
 80052be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c0:	e008      	b.n	80052d4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f042 0201 	orr.w	r2, r2, #1
 80052d0:	601a      	str	r2, [r3, #0]
 80052d2:	e000      	b.n	80052d6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3710      	adds	r7, #16
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	40012c00 	.word	0x40012c00
 80052e4:	40013400 	.word	0x40013400
 80052e8:	40014000 	.word	0x40014000
 80052ec:	40014400 	.word	0x40014400
 80052f0:	40014800 	.word	0x40014800
 80052f4:	40000400 	.word	0x40000400
 80052f8:	40000800 	.word	0x40000800
 80052fc:	40000c00 	.word	0x40000c00
 8005300:	00010007 	.word	0x00010007

08005304 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e049      	b.n	80053aa <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d106      	bne.n	8005330 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f841 	bl	80053b2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	3304      	adds	r3, #4
 8005340:	4619      	mov	r1, r3
 8005342:	4610      	mov	r0, r2
 8005344:	f000 fd2a 	bl	8005d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b083      	sub	sp, #12
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
	...

080053c8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d104      	bne.n	80053e2 <HAL_TIM_IC_Start+0x1a>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	e023      	b.n	800542a <HAL_TIM_IC_Start+0x62>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b04      	cmp	r3, #4
 80053e6:	d104      	bne.n	80053f2 <HAL_TIM_IC_Start+0x2a>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	e01b      	b.n	800542a <HAL_TIM_IC_Start+0x62>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d104      	bne.n	8005402 <HAL_TIM_IC_Start+0x3a>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	e013      	b.n	800542a <HAL_TIM_IC_Start+0x62>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b0c      	cmp	r3, #12
 8005406:	d104      	bne.n	8005412 <HAL_TIM_IC_Start+0x4a>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800540e:	b2db      	uxtb	r3, r3
 8005410:	e00b      	b.n	800542a <HAL_TIM_IC_Start+0x62>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b10      	cmp	r3, #16
 8005416:	d104      	bne.n	8005422 <HAL_TIM_IC_Start+0x5a>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800541e:	b2db      	uxtb	r3, r3
 8005420:	e003      	b.n	800542a <HAL_TIM_IC_Start+0x62>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005428:	b2db      	uxtb	r3, r3
 800542a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d104      	bne.n	800543c <HAL_TIM_IC_Start+0x74>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005438:	b2db      	uxtb	r3, r3
 800543a:	e013      	b.n	8005464 <HAL_TIM_IC_Start+0x9c>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	2b04      	cmp	r3, #4
 8005440:	d104      	bne.n	800544c <HAL_TIM_IC_Start+0x84>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005448:	b2db      	uxtb	r3, r3
 800544a:	e00b      	b.n	8005464 <HAL_TIM_IC_Start+0x9c>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b08      	cmp	r3, #8
 8005450:	d104      	bne.n	800545c <HAL_TIM_IC_Start+0x94>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005458:	b2db      	uxtb	r3, r3
 800545a:	e003      	b.n	8005464 <HAL_TIM_IC_Start+0x9c>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005462:	b2db      	uxtb	r3, r3
 8005464:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005466:	7bfb      	ldrb	r3, [r7, #15]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d102      	bne.n	8005472 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800546c:	7bbb      	ldrb	r3, [r7, #14]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d001      	beq.n	8005476 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e092      	b.n	800559c <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d104      	bne.n	8005486 <HAL_TIM_IC_Start+0xbe>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2202      	movs	r2, #2
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005484:	e023      	b.n	80054ce <HAL_TIM_IC_Start+0x106>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b04      	cmp	r3, #4
 800548a:	d104      	bne.n	8005496 <HAL_TIM_IC_Start+0xce>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2202      	movs	r2, #2
 8005490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005494:	e01b      	b.n	80054ce <HAL_TIM_IC_Start+0x106>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b08      	cmp	r3, #8
 800549a:	d104      	bne.n	80054a6 <HAL_TIM_IC_Start+0xde>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054a4:	e013      	b.n	80054ce <HAL_TIM_IC_Start+0x106>
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b0c      	cmp	r3, #12
 80054aa:	d104      	bne.n	80054b6 <HAL_TIM_IC_Start+0xee>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054b4:	e00b      	b.n	80054ce <HAL_TIM_IC_Start+0x106>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d104      	bne.n	80054c6 <HAL_TIM_IC_Start+0xfe>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054c4:	e003      	b.n	80054ce <HAL_TIM_IC_Start+0x106>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2202      	movs	r2, #2
 80054ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d104      	bne.n	80054de <HAL_TIM_IC_Start+0x116>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054dc:	e013      	b.n	8005506 <HAL_TIM_IC_Start+0x13e>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d104      	bne.n	80054ee <HAL_TIM_IC_Start+0x126>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054ec:	e00b      	b.n	8005506 <HAL_TIM_IC_Start+0x13e>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d104      	bne.n	80054fe <HAL_TIM_IC_Start+0x136>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2202      	movs	r2, #2
 80054f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054fc:	e003      	b.n	8005506 <HAL_TIM_IC_Start+0x13e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2202      	movs	r2, #2
 8005502:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2201      	movs	r2, #1
 800550c:	6839      	ldr	r1, [r7, #0]
 800550e:	4618      	mov	r0, r3
 8005510:	f001 f97e 	bl	8006810 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a22      	ldr	r2, [pc, #136]	@ (80055a4 <HAL_TIM_IC_Start+0x1dc>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d01d      	beq.n	800555a <HAL_TIM_IC_Start+0x192>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005526:	d018      	beq.n	800555a <HAL_TIM_IC_Start+0x192>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a1e      	ldr	r2, [pc, #120]	@ (80055a8 <HAL_TIM_IC_Start+0x1e0>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d013      	beq.n	800555a <HAL_TIM_IC_Start+0x192>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a1d      	ldr	r2, [pc, #116]	@ (80055ac <HAL_TIM_IC_Start+0x1e4>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00e      	beq.n	800555a <HAL_TIM_IC_Start+0x192>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a1b      	ldr	r2, [pc, #108]	@ (80055b0 <HAL_TIM_IC_Start+0x1e8>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d009      	beq.n	800555a <HAL_TIM_IC_Start+0x192>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a1a      	ldr	r2, [pc, #104]	@ (80055b4 <HAL_TIM_IC_Start+0x1ec>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d004      	beq.n	800555a <HAL_TIM_IC_Start+0x192>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a18      	ldr	r2, [pc, #96]	@ (80055b8 <HAL_TIM_IC_Start+0x1f0>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d115      	bne.n	8005586 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	4b16      	ldr	r3, [pc, #88]	@ (80055bc <HAL_TIM_IC_Start+0x1f4>)
 8005562:	4013      	ands	r3, r2
 8005564:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	2b06      	cmp	r3, #6
 800556a:	d015      	beq.n	8005598 <HAL_TIM_IC_Start+0x1d0>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005572:	d011      	beq.n	8005598 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005584:	e008      	b.n	8005598 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0201 	orr.w	r2, r2, #1
 8005594:	601a      	str	r2, [r3, #0]
 8005596:	e000      	b.n	800559a <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005598:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40012c00 	.word	0x40012c00
 80055a8:	40000400 	.word	0x40000400
 80055ac:	40000800 	.word	0x40000800
 80055b0:	40000c00 	.word	0x40000c00
 80055b4:	40013400 	.word	0x40013400
 80055b8:	40014000 	.word	0x40014000
 80055bc:	00010007 	.word	0x00010007

080055c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f003 0302 	and.w	r3, r3, #2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d020      	beq.n	8005624 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d01b      	beq.n	8005624 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f06f 0202 	mvn.w	r2, #2
 80055f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fba8 	bl	8005d60 <HAL_TIM_IC_CaptureCallback>
 8005610:	e005      	b.n	800561e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fb9a 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fbab 	bl	8005d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	f003 0304 	and.w	r3, r3, #4
 800562a:	2b00      	cmp	r3, #0
 800562c:	d020      	beq.n	8005670 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f003 0304 	and.w	r3, r3, #4
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01b      	beq.n	8005670 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f06f 0204 	mvn.w	r2, #4
 8005640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2202      	movs	r2, #2
 8005646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fb82 	bl	8005d60 <HAL_TIM_IC_CaptureCallback>
 800565c:	e005      	b.n	800566a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 fb74 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 fb85 	bl	8005d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 0308 	and.w	r3, r3, #8
 8005676:	2b00      	cmp	r3, #0
 8005678:	d020      	beq.n	80056bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b00      	cmp	r3, #0
 8005682:	d01b      	beq.n	80056bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f06f 0208 	mvn.w	r2, #8
 800568c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2204      	movs	r2, #4
 8005692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	f003 0303 	and.w	r3, r3, #3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 fb5c 	bl	8005d60 <HAL_TIM_IC_CaptureCallback>
 80056a8:	e005      	b.n	80056b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fb4e 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fb5f 	bl	8005d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f003 0310 	and.w	r3, r3, #16
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d020      	beq.n	8005708 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f003 0310 	and.w	r3, r3, #16
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d01b      	beq.n	8005708 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f06f 0210 	mvn.w	r2, #16
 80056d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2208      	movs	r2, #8
 80056de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 fb36 	bl	8005d60 <HAL_TIM_IC_CaptureCallback>
 80056f4:	e005      	b.n	8005702 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 fb28 	bl	8005d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 fb39 	bl	8005d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00c      	beq.n	800572c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	d007      	beq.n	800572c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f06f 0201 	mvn.w	r2, #1
 8005724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f7fb fc0a 	bl	8000f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005732:	2b00      	cmp	r3, #0
 8005734:	d104      	bne.n	8005740 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00c      	beq.n	800575a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005746:	2b00      	cmp	r3, #0
 8005748:	d007      	beq.n	800575a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f001 f913 	bl	8006980 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00c      	beq.n	800577e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576a:	2b00      	cmp	r3, #0
 800576c:	d007      	beq.n	800577e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f001 f90b 	bl	8006994 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00c      	beq.n	80057a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d007      	beq.n	80057a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800579a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 faf3 	bl	8005d88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f003 0320 	and.w	r3, r3, #32
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00c      	beq.n	80057c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d007      	beq.n	80057c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f06f 0220 	mvn.w	r2, #32
 80057be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f001 f8d3 	bl	800696c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057c6:	bf00      	nop
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b086      	sub	sp, #24
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	60f8      	str	r0, [r7, #12]
 80057d6:	60b9      	str	r1, [r7, #8]
 80057d8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d101      	bne.n	80057ec <HAL_TIM_IC_ConfigChannel+0x1e>
 80057e8:	2302      	movs	r3, #2
 80057ea:	e088      	b.n	80058fe <HAL_TIM_IC_ConfigChannel+0x130>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d11b      	bne.n	8005832 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800580a:	f000 fe43 	bl	8006494 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	699a      	ldr	r2, [r3, #24]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 020c 	bic.w	r2, r2, #12
 800581c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6999      	ldr	r1, [r3, #24]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	619a      	str	r2, [r3, #24]
 8005830:	e060      	b.n	80058f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b04      	cmp	r3, #4
 8005836:	d11c      	bne.n	8005872 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005848:	f000 fec1 	bl	80065ce <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699a      	ldr	r2, [r3, #24]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800585a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6999      	ldr	r1, [r3, #24]
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	021a      	lsls	r2, r3, #8
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	619a      	str	r2, [r3, #24]
 8005870:	e040      	b.n	80058f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b08      	cmp	r3, #8
 8005876:	d11b      	bne.n	80058b0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005888:	f000 ff0e 	bl	80066a8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	69da      	ldr	r2, [r3, #28]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 020c 	bic.w	r2, r2, #12
 800589a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	69d9      	ldr	r1, [r3, #28]
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	689a      	ldr	r2, [r3, #8]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	61da      	str	r2, [r3, #28]
 80058ae:	e021      	b.n	80058f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b0c      	cmp	r3, #12
 80058b4:	d11c      	bne.n	80058f0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80058c6:	f000 ff2b 	bl	8006720 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69da      	ldr	r2, [r3, #28]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80058d8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	69d9      	ldr	r1, [r3, #28]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	021a      	lsls	r2, r3, #8
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	61da      	str	r2, [r3, #28]
 80058ee:	e001      	b.n	80058f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3718      	adds	r7, #24
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
	...

08005908 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005914:	2300      	movs	r3, #0
 8005916:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800591e:	2b01      	cmp	r3, #1
 8005920:	d101      	bne.n	8005926 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005922:	2302      	movs	r3, #2
 8005924:	e0ff      	b.n	8005b26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b14      	cmp	r3, #20
 8005932:	f200 80f0 	bhi.w	8005b16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005936:	a201      	add	r2, pc, #4	@ (adr r2, 800593c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593c:	08005991 	.word	0x08005991
 8005940:	08005b17 	.word	0x08005b17
 8005944:	08005b17 	.word	0x08005b17
 8005948:	08005b17 	.word	0x08005b17
 800594c:	080059d1 	.word	0x080059d1
 8005950:	08005b17 	.word	0x08005b17
 8005954:	08005b17 	.word	0x08005b17
 8005958:	08005b17 	.word	0x08005b17
 800595c:	08005a13 	.word	0x08005a13
 8005960:	08005b17 	.word	0x08005b17
 8005964:	08005b17 	.word	0x08005b17
 8005968:	08005b17 	.word	0x08005b17
 800596c:	08005a53 	.word	0x08005a53
 8005970:	08005b17 	.word	0x08005b17
 8005974:	08005b17 	.word	0x08005b17
 8005978:	08005b17 	.word	0x08005b17
 800597c:	08005a95 	.word	0x08005a95
 8005980:	08005b17 	.word	0x08005b17
 8005984:	08005b17 	.word	0x08005b17
 8005988:	08005b17 	.word	0x08005b17
 800598c:	08005ad5 	.word	0x08005ad5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68b9      	ldr	r1, [r7, #8]
 8005996:	4618      	mov	r0, r3
 8005998:	f000 faa6 	bl	8005ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0208 	orr.w	r2, r2, #8
 80059aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699a      	ldr	r2, [r3, #24]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0204 	bic.w	r2, r2, #4
 80059ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6999      	ldr	r1, [r3, #24]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	691a      	ldr	r2, [r3, #16]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	619a      	str	r2, [r3, #24]
      break;
 80059ce:	e0a5      	b.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fb16 	bl	8006008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	699a      	ldr	r2, [r3, #24]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6999      	ldr	r1, [r3, #24]
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	021a      	lsls	r2, r3, #8
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	619a      	str	r2, [r3, #24]
      break;
 8005a10:	e084      	b.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68b9      	ldr	r1, [r7, #8]
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f000 fb7f 	bl	800611c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69da      	ldr	r2, [r3, #28]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f042 0208 	orr.w	r2, r2, #8
 8005a2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69da      	ldr	r2, [r3, #28]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0204 	bic.w	r2, r2, #4
 8005a3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69d9      	ldr	r1, [r3, #28]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	61da      	str	r2, [r3, #28]
      break;
 8005a50:	e064      	b.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68b9      	ldr	r1, [r7, #8]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f000 fbe7 	bl	800622c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	69da      	ldr	r2, [r3, #28]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69da      	ldr	r2, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69d9      	ldr	r1, [r3, #28]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	021a      	lsls	r2, r3, #8
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	61da      	str	r2, [r3, #28]
      break;
 8005a92:	e043      	b.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68b9      	ldr	r1, [r7, #8]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fc30 	bl	8006300 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f042 0208 	orr.w	r2, r2, #8
 8005aae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0204 	bic.w	r2, r2, #4
 8005abe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	691a      	ldr	r2, [r3, #16]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ad2:	e023      	b.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68b9      	ldr	r1, [r7, #8]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 fc74 	bl	80063c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005afe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	021a      	lsls	r2, r3, #8
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005b14:	e002      	b.n	8005b1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	75fb      	strb	r3, [r7, #23]
      break;
 8005b1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b24:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3718      	adds	r7, #24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop

08005b30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d101      	bne.n	8005b4c <HAL_TIM_ConfigClockSource+0x1c>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e0b6      	b.n	8005cba <HAL_TIM_ConfigClockSource+0x18a>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005b6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b88:	d03e      	beq.n	8005c08 <HAL_TIM_ConfigClockSource+0xd8>
 8005b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b8e:	f200 8087 	bhi.w	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005b92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b96:	f000 8086 	beq.w	8005ca6 <HAL_TIM_ConfigClockSource+0x176>
 8005b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b9e:	d87f      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005ba0:	2b70      	cmp	r3, #112	@ 0x70
 8005ba2:	d01a      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0xaa>
 8005ba4:	2b70      	cmp	r3, #112	@ 0x70
 8005ba6:	d87b      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005ba8:	2b60      	cmp	r3, #96	@ 0x60
 8005baa:	d050      	beq.n	8005c4e <HAL_TIM_ConfigClockSource+0x11e>
 8005bac:	2b60      	cmp	r3, #96	@ 0x60
 8005bae:	d877      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005bb0:	2b50      	cmp	r3, #80	@ 0x50
 8005bb2:	d03c      	beq.n	8005c2e <HAL_TIM_ConfigClockSource+0xfe>
 8005bb4:	2b50      	cmp	r3, #80	@ 0x50
 8005bb6:	d873      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005bb8:	2b40      	cmp	r3, #64	@ 0x40
 8005bba:	d058      	beq.n	8005c6e <HAL_TIM_ConfigClockSource+0x13e>
 8005bbc:	2b40      	cmp	r3, #64	@ 0x40
 8005bbe:	d86f      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005bc0:	2b30      	cmp	r3, #48	@ 0x30
 8005bc2:	d064      	beq.n	8005c8e <HAL_TIM_ConfigClockSource+0x15e>
 8005bc4:	2b30      	cmp	r3, #48	@ 0x30
 8005bc6:	d86b      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d060      	beq.n	8005c8e <HAL_TIM_ConfigClockSource+0x15e>
 8005bcc:	2b20      	cmp	r3, #32
 8005bce:	d867      	bhi.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d05c      	beq.n	8005c8e <HAL_TIM_ConfigClockSource+0x15e>
 8005bd4:	2b10      	cmp	r3, #16
 8005bd6:	d05a      	beq.n	8005c8e <HAL_TIM_ConfigClockSource+0x15e>
 8005bd8:	e062      	b.n	8005ca0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bea:	f000 fdf1 	bl	80067d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	609a      	str	r2, [r3, #8]
      break;
 8005c06:	e04f      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c18:	f000 fdda 	bl	80067d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689a      	ldr	r2, [r3, #8]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c2a:	609a      	str	r2, [r3, #8]
      break;
 8005c2c:	e03c      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	f000 fc98 	bl	8006570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2150      	movs	r1, #80	@ 0x50
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 fda7 	bl	800679a <TIM_ITRx_SetConfig>
      break;
 8005c4c:	e02c      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	f000 fcf4 	bl	8006648 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2160      	movs	r1, #96	@ 0x60
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 fd97 	bl	800679a <TIM_ITRx_SetConfig>
      break;
 8005c6c:	e01c      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	f000 fc78 	bl	8006570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2140      	movs	r1, #64	@ 0x40
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fd87 	bl	800679a <TIM_ITRx_SetConfig>
      break;
 8005c8c:	e00c      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4619      	mov	r1, r3
 8005c98:	4610      	mov	r0, r2
 8005c9a:	f000 fd7e 	bl	800679a <TIM_ITRx_SetConfig>
      break;
 8005c9e:	e003      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ca4:	e000      	b.n	8005ca8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005ca6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3710      	adds	r7, #16
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
	...

08005cc4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2b0c      	cmp	r3, #12
 8005cd6:	d831      	bhi.n	8005d3c <HAL_TIM_ReadCapturedValue+0x78>
 8005cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cde:	bf00      	nop
 8005ce0:	08005d15 	.word	0x08005d15
 8005ce4:	08005d3d 	.word	0x08005d3d
 8005ce8:	08005d3d 	.word	0x08005d3d
 8005cec:	08005d3d 	.word	0x08005d3d
 8005cf0:	08005d1f 	.word	0x08005d1f
 8005cf4:	08005d3d 	.word	0x08005d3d
 8005cf8:	08005d3d 	.word	0x08005d3d
 8005cfc:	08005d3d 	.word	0x08005d3d
 8005d00:	08005d29 	.word	0x08005d29
 8005d04:	08005d3d 	.word	0x08005d3d
 8005d08:	08005d3d 	.word	0x08005d3d
 8005d0c:	08005d3d 	.word	0x08005d3d
 8005d10:	08005d33 	.word	0x08005d33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d1a:	60fb      	str	r3, [r7, #12]

      break;
 8005d1c:	e00f      	b.n	8005d3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d24:	60fb      	str	r3, [r7, #12]

      break;
 8005d26:	e00a      	b.n	8005d3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2e:	60fb      	str	r3, [r7, #12]

      break;
 8005d30:	e005      	b.n	8005d3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d38:	60fb      	str	r3, [r7, #12]

      break;
 8005d3a:	e000      	b.n	8005d3e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005d3c:	bf00      	nop
  }

  return tmpreg;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3714      	adds	r7, #20
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a46      	ldr	r2, [pc, #280]	@ (8005ec8 <TIM_Base_SetConfig+0x12c>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d013      	beq.n	8005ddc <TIM_Base_SetConfig+0x40>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dba:	d00f      	beq.n	8005ddc <TIM_Base_SetConfig+0x40>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a43      	ldr	r2, [pc, #268]	@ (8005ecc <TIM_Base_SetConfig+0x130>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00b      	beq.n	8005ddc <TIM_Base_SetConfig+0x40>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a42      	ldr	r2, [pc, #264]	@ (8005ed0 <TIM_Base_SetConfig+0x134>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d007      	beq.n	8005ddc <TIM_Base_SetConfig+0x40>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a41      	ldr	r2, [pc, #260]	@ (8005ed4 <TIM_Base_SetConfig+0x138>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d003      	beq.n	8005ddc <TIM_Base_SetConfig+0x40>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a40      	ldr	r2, [pc, #256]	@ (8005ed8 <TIM_Base_SetConfig+0x13c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d108      	bne.n	8005dee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a35      	ldr	r2, [pc, #212]	@ (8005ec8 <TIM_Base_SetConfig+0x12c>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d01f      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dfc:	d01b      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a32      	ldr	r2, [pc, #200]	@ (8005ecc <TIM_Base_SetConfig+0x130>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d017      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a31      	ldr	r2, [pc, #196]	@ (8005ed0 <TIM_Base_SetConfig+0x134>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a30      	ldr	r2, [pc, #192]	@ (8005ed4 <TIM_Base_SetConfig+0x138>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d00f      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a2f      	ldr	r2, [pc, #188]	@ (8005ed8 <TIM_Base_SetConfig+0x13c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d00b      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a2e      	ldr	r2, [pc, #184]	@ (8005edc <TIM_Base_SetConfig+0x140>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d007      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a2d      	ldr	r2, [pc, #180]	@ (8005ee0 <TIM_Base_SetConfig+0x144>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d003      	beq.n	8005e36 <TIM_Base_SetConfig+0x9a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a2c      	ldr	r2, [pc, #176]	@ (8005ee4 <TIM_Base_SetConfig+0x148>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d108      	bne.n	8005e48 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a16      	ldr	r2, [pc, #88]	@ (8005ec8 <TIM_Base_SetConfig+0x12c>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d00f      	beq.n	8005e94 <TIM_Base_SetConfig+0xf8>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a18      	ldr	r2, [pc, #96]	@ (8005ed8 <TIM_Base_SetConfig+0x13c>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d00b      	beq.n	8005e94 <TIM_Base_SetConfig+0xf8>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a17      	ldr	r2, [pc, #92]	@ (8005edc <TIM_Base_SetConfig+0x140>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d007      	beq.n	8005e94 <TIM_Base_SetConfig+0xf8>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a16      	ldr	r2, [pc, #88]	@ (8005ee0 <TIM_Base_SetConfig+0x144>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d003      	beq.n	8005e94 <TIM_Base_SetConfig+0xf8>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a15      	ldr	r2, [pc, #84]	@ (8005ee4 <TIM_Base_SetConfig+0x148>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d103      	bne.n	8005e9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d105      	bne.n	8005eba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	f023 0201 	bic.w	r2, r3, #1
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	611a      	str	r2, [r3, #16]
  }
}
 8005eba:	bf00      	nop
 8005ebc:	3714      	adds	r7, #20
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	40012c00 	.word	0x40012c00
 8005ecc:	40000400 	.word	0x40000400
 8005ed0:	40000800 	.word	0x40000800
 8005ed4:	40000c00 	.word	0x40000c00
 8005ed8:	40013400 	.word	0x40013400
 8005edc:	40014000 	.word	0x40014000
 8005ee0:	40014400 	.word	0x40014400
 8005ee4:	40014800 	.word	0x40014800

08005ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	f023 0201 	bic.w	r2, r3, #1
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f023 0303 	bic.w	r3, r3, #3
 8005f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f023 0302 	bic.w	r3, r3, #2
 8005f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a2c      	ldr	r2, [pc, #176]	@ (8005ff4 <TIM_OC1_SetConfig+0x10c>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d00f      	beq.n	8005f68 <TIM_OC1_SetConfig+0x80>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005ff8 <TIM_OC1_SetConfig+0x110>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d00b      	beq.n	8005f68 <TIM_OC1_SetConfig+0x80>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a2a      	ldr	r2, [pc, #168]	@ (8005ffc <TIM_OC1_SetConfig+0x114>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d007      	beq.n	8005f68 <TIM_OC1_SetConfig+0x80>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a29      	ldr	r2, [pc, #164]	@ (8006000 <TIM_OC1_SetConfig+0x118>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d003      	beq.n	8005f68 <TIM_OC1_SetConfig+0x80>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a28      	ldr	r2, [pc, #160]	@ (8006004 <TIM_OC1_SetConfig+0x11c>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d10c      	bne.n	8005f82 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f023 0308 	bic.w	r3, r3, #8
 8005f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	f023 0304 	bic.w	r3, r3, #4
 8005f80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff4 <TIM_OC1_SetConfig+0x10c>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00f      	beq.n	8005faa <TIM_OC1_SetConfig+0xc2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ff8 <TIM_OC1_SetConfig+0x110>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d00b      	beq.n	8005faa <TIM_OC1_SetConfig+0xc2>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a19      	ldr	r2, [pc, #100]	@ (8005ffc <TIM_OC1_SetConfig+0x114>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d007      	beq.n	8005faa <TIM_OC1_SetConfig+0xc2>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a18      	ldr	r2, [pc, #96]	@ (8006000 <TIM_OC1_SetConfig+0x118>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d003      	beq.n	8005faa <TIM_OC1_SetConfig+0xc2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a17      	ldr	r2, [pc, #92]	@ (8006004 <TIM_OC1_SetConfig+0x11c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d111      	bne.n	8005fce <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	621a      	str	r2, [r3, #32]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	40012c00 	.word	0x40012c00
 8005ff8:	40013400 	.word	0x40013400
 8005ffc:	40014000 	.word	0x40014000
 8006000:	40014400 	.word	0x40014400
 8006004:	40014800 	.word	0x40014800

08006008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006008:	b480      	push	{r7}
 800600a:	b087      	sub	sp, #28
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	f023 0210 	bic.w	r2, r3, #16
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800603a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	021b      	lsls	r3, r3, #8
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	4313      	orrs	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f023 0320 	bic.w	r3, r3, #32
 8006056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	011b      	lsls	r3, r3, #4
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a28      	ldr	r2, [pc, #160]	@ (8006108 <TIM_OC2_SetConfig+0x100>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d003      	beq.n	8006074 <TIM_OC2_SetConfig+0x6c>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a27      	ldr	r2, [pc, #156]	@ (800610c <TIM_OC2_SetConfig+0x104>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d10d      	bne.n	8006090 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800607a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	4313      	orrs	r3, r2
 8006086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800608e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a1d      	ldr	r2, [pc, #116]	@ (8006108 <TIM_OC2_SetConfig+0x100>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d00f      	beq.n	80060b8 <TIM_OC2_SetConfig+0xb0>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a1c      	ldr	r2, [pc, #112]	@ (800610c <TIM_OC2_SetConfig+0x104>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d00b      	beq.n	80060b8 <TIM_OC2_SetConfig+0xb0>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006110 <TIM_OC2_SetConfig+0x108>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d007      	beq.n	80060b8 <TIM_OC2_SetConfig+0xb0>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006114 <TIM_OC2_SetConfig+0x10c>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d003      	beq.n	80060b8 <TIM_OC2_SetConfig+0xb0>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a19      	ldr	r2, [pc, #100]	@ (8006118 <TIM_OC2_SetConfig+0x110>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d113      	bne.n	80060e0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	4313      	orrs	r3, r2
 80060de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685a      	ldr	r2, [r3, #4]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	697a      	ldr	r2, [r7, #20]
 80060f8:	621a      	str	r2, [r3, #32]
}
 80060fa:	bf00      	nop
 80060fc:	371c      	adds	r7, #28
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	40012c00 	.word	0x40012c00
 800610c:	40013400 	.word	0x40013400
 8006110:	40014000 	.word	0x40014000
 8006114:	40014400 	.word	0x40014400
 8006118:	40014800 	.word	0x40014800

0800611c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800611c:	b480      	push	{r7}
 800611e:	b087      	sub	sp, #28
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800614a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800614e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f023 0303 	bic.w	r3, r3, #3
 8006156:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	4313      	orrs	r3, r2
 8006160:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006168:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	021b      	lsls	r3, r3, #8
 8006170:	697a      	ldr	r2, [r7, #20]
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a27      	ldr	r2, [pc, #156]	@ (8006218 <TIM_OC3_SetConfig+0xfc>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d003      	beq.n	8006186 <TIM_OC3_SetConfig+0x6a>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a26      	ldr	r2, [pc, #152]	@ (800621c <TIM_OC3_SetConfig+0x100>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d10d      	bne.n	80061a2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800618c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	021b      	lsls	r3, r3, #8
 8006194:	697a      	ldr	r2, [r7, #20]
 8006196:	4313      	orrs	r3, r2
 8006198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006218 <TIM_OC3_SetConfig+0xfc>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00f      	beq.n	80061ca <TIM_OC3_SetConfig+0xae>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a1b      	ldr	r2, [pc, #108]	@ (800621c <TIM_OC3_SetConfig+0x100>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00b      	beq.n	80061ca <TIM_OC3_SetConfig+0xae>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a1a      	ldr	r2, [pc, #104]	@ (8006220 <TIM_OC3_SetConfig+0x104>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d007      	beq.n	80061ca <TIM_OC3_SetConfig+0xae>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a19      	ldr	r2, [pc, #100]	@ (8006224 <TIM_OC3_SetConfig+0x108>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_OC3_SetConfig+0xae>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a18      	ldr	r2, [pc, #96]	@ (8006228 <TIM_OC3_SetConfig+0x10c>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d113      	bne.n	80061f2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	693a      	ldr	r2, [r7, #16]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	621a      	str	r2, [r3, #32]
}
 800620c:	bf00      	nop
 800620e:	371c      	adds	r7, #28
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr
 8006218:	40012c00 	.word	0x40012c00
 800621c:	40013400 	.word	0x40013400
 8006220:	40014000 	.word	0x40014000
 8006224:	40014400 	.word	0x40014400
 8006228:	40014800 	.word	0x40014800

0800622c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800622c:	b480      	push	{r7}
 800622e:	b087      	sub	sp, #28
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a1b      	ldr	r3, [r3, #32]
 8006240:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800625a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800625e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	021b      	lsls	r3, r3, #8
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	4313      	orrs	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800627a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	031b      	lsls	r3, r3, #12
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	4313      	orrs	r3, r2
 8006286:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	4a18      	ldr	r2, [pc, #96]	@ (80062ec <TIM_OC4_SetConfig+0xc0>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d00f      	beq.n	80062b0 <TIM_OC4_SetConfig+0x84>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a17      	ldr	r2, [pc, #92]	@ (80062f0 <TIM_OC4_SetConfig+0xc4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d00b      	beq.n	80062b0 <TIM_OC4_SetConfig+0x84>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a16      	ldr	r2, [pc, #88]	@ (80062f4 <TIM_OC4_SetConfig+0xc8>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d007      	beq.n	80062b0 <TIM_OC4_SetConfig+0x84>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a15      	ldr	r2, [pc, #84]	@ (80062f8 <TIM_OC4_SetConfig+0xcc>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d003      	beq.n	80062b0 <TIM_OC4_SetConfig+0x84>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a14      	ldr	r2, [pc, #80]	@ (80062fc <TIM_OC4_SetConfig+0xd0>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d109      	bne.n	80062c4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	019b      	lsls	r3, r3, #6
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	685a      	ldr	r2, [r3, #4]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	621a      	str	r2, [r3, #32]
}
 80062de:	bf00      	nop
 80062e0:	371c      	adds	r7, #28
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40012c00 	.word	0x40012c00
 80062f0:	40013400 	.word	0x40013400
 80062f4:	40014000 	.word	0x40014000
 80062f8:	40014400 	.word	0x40014400
 80062fc:	40014800 	.word	0x40014800

08006300 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800632e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006344:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	041b      	lsls	r3, r3, #16
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a17      	ldr	r2, [pc, #92]	@ (80063b4 <TIM_OC5_SetConfig+0xb4>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d00f      	beq.n	800637a <TIM_OC5_SetConfig+0x7a>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a16      	ldr	r2, [pc, #88]	@ (80063b8 <TIM_OC5_SetConfig+0xb8>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d00b      	beq.n	800637a <TIM_OC5_SetConfig+0x7a>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a15      	ldr	r2, [pc, #84]	@ (80063bc <TIM_OC5_SetConfig+0xbc>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d007      	beq.n	800637a <TIM_OC5_SetConfig+0x7a>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a14      	ldr	r2, [pc, #80]	@ (80063c0 <TIM_OC5_SetConfig+0xc0>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d003      	beq.n	800637a <TIM_OC5_SetConfig+0x7a>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a13      	ldr	r2, [pc, #76]	@ (80063c4 <TIM_OC5_SetConfig+0xc4>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d109      	bne.n	800638e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006380:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	021b      	lsls	r3, r3, #8
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	4313      	orrs	r3, r2
 800638c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	621a      	str	r2, [r3, #32]
}
 80063a8:	bf00      	nop
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	40012c00 	.word	0x40012c00
 80063b8:	40013400 	.word	0x40013400
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400
 80063c4:	40014800 	.word	0x40014800

080063c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b087      	sub	sp, #28
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a1b      	ldr	r3, [r3, #32]
 80063dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	021b      	lsls	r3, r3, #8
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	4313      	orrs	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800640e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	051b      	lsls	r3, r3, #20
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	4313      	orrs	r3, r2
 800641a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a18      	ldr	r2, [pc, #96]	@ (8006480 <TIM_OC6_SetConfig+0xb8>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00f      	beq.n	8006444 <TIM_OC6_SetConfig+0x7c>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a17      	ldr	r2, [pc, #92]	@ (8006484 <TIM_OC6_SetConfig+0xbc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00b      	beq.n	8006444 <TIM_OC6_SetConfig+0x7c>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a16      	ldr	r2, [pc, #88]	@ (8006488 <TIM_OC6_SetConfig+0xc0>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d007      	beq.n	8006444 <TIM_OC6_SetConfig+0x7c>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a15      	ldr	r2, [pc, #84]	@ (800648c <TIM_OC6_SetConfig+0xc4>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d003      	beq.n	8006444 <TIM_OC6_SetConfig+0x7c>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a14      	ldr	r2, [pc, #80]	@ (8006490 <TIM_OC6_SetConfig+0xc8>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d109      	bne.n	8006458 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800644a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	695b      	ldr	r3, [r3, #20]
 8006450:	029b      	lsls	r3, r3, #10
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4313      	orrs	r3, r2
 8006456:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	621a      	str	r2, [r3, #32]
}
 8006472:	bf00      	nop
 8006474:	371c      	adds	r7, #28
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40012c00 	.word	0x40012c00
 8006484:	40013400 	.word	0x40013400
 8006488:	40014000 	.word	0x40014000
 800648c:	40014400 	.word	0x40014400
 8006490:	40014800 	.word	0x40014800

08006494 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006494:	b480      	push	{r7}
 8006496:	b087      	sub	sp, #28
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
 80064a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6a1b      	ldr	r3, [r3, #32]
 80064ac:	f023 0201 	bic.w	r2, r3, #1
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	4a26      	ldr	r2, [pc, #152]	@ (8006558 <TIM_TI1_SetConfig+0xc4>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d017      	beq.n	80064f2 <TIM_TI1_SetConfig+0x5e>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c8:	d013      	beq.n	80064f2 <TIM_TI1_SetConfig+0x5e>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	4a23      	ldr	r2, [pc, #140]	@ (800655c <TIM_TI1_SetConfig+0xc8>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00f      	beq.n	80064f2 <TIM_TI1_SetConfig+0x5e>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	4a22      	ldr	r2, [pc, #136]	@ (8006560 <TIM_TI1_SetConfig+0xcc>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d00b      	beq.n	80064f2 <TIM_TI1_SetConfig+0x5e>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	4a21      	ldr	r2, [pc, #132]	@ (8006564 <TIM_TI1_SetConfig+0xd0>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d007      	beq.n	80064f2 <TIM_TI1_SetConfig+0x5e>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	4a20      	ldr	r2, [pc, #128]	@ (8006568 <TIM_TI1_SetConfig+0xd4>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d003      	beq.n	80064f2 <TIM_TI1_SetConfig+0x5e>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	4a1f      	ldr	r2, [pc, #124]	@ (800656c <TIM_TI1_SetConfig+0xd8>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d101      	bne.n	80064f6 <TIM_TI1_SetConfig+0x62>
 80064f2:	2301      	movs	r3, #1
 80064f4:	e000      	b.n	80064f8 <TIM_TI1_SetConfig+0x64>
 80064f6:	2300      	movs	r3, #0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d008      	beq.n	800650e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f023 0303 	bic.w	r3, r3, #3
 8006502:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006504:	697a      	ldr	r2, [r7, #20]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]
 800650c:	e003      	b.n	8006516 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	f043 0301 	orr.w	r3, r3, #1
 8006514:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800651c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	011b      	lsls	r3, r3, #4
 8006522:	b2db      	uxtb	r3, r3
 8006524:	697a      	ldr	r2, [r7, #20]
 8006526:	4313      	orrs	r3, r2
 8006528:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	f023 030a 	bic.w	r3, r3, #10
 8006530:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f003 030a 	and.w	r3, r3, #10
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	4313      	orrs	r3, r2
 800653c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	621a      	str	r2, [r3, #32]
}
 800654a:	bf00      	nop
 800654c:	371c      	adds	r7, #28
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	40012c00 	.word	0x40012c00
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800
 8006564:	40000c00 	.word	0x40000c00
 8006568:	40013400 	.word	0x40013400
 800656c:	40014000 	.word	0x40014000

08006570 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006570:	b480      	push	{r7}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6a1b      	ldr	r3, [r3, #32]
 8006580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	f023 0201 	bic.w	r2, r3, #1
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800659a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	f023 030a 	bic.w	r3, r3, #10
 80065ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	621a      	str	r2, [r3, #32]
}
 80065c2:	bf00      	nop
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b087      	sub	sp, #28
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	60f8      	str	r0, [r7, #12]
 80065d6:	60b9      	str	r1, [r7, #8]
 80065d8:	607a      	str	r2, [r7, #4]
 80065da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	f023 0210 	bic.w	r2, r3, #16
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	4313      	orrs	r3, r2
 8006604:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800660c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	031b      	lsls	r3, r3, #12
 8006612:	b29b      	uxth	r3, r3
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	4313      	orrs	r3, r2
 8006618:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006620:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	011b      	lsls	r3, r3, #4
 8006626:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	4313      	orrs	r3, r2
 800662e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	697a      	ldr	r2, [r7, #20]
 800663a:	621a      	str	r2, [r3, #32]
}
 800663c:	bf00      	nop
 800663e:	371c      	adds	r7, #28
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006648:	b480      	push	{r7}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6a1b      	ldr	r3, [r3, #32]
 8006658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	f023 0210 	bic.w	r2, r3, #16
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	031b      	lsls	r3, r3, #12
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	4313      	orrs	r3, r2
 800667c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006684:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	011b      	lsls	r3, r3, #4
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	621a      	str	r2, [r3, #32]
}
 800669c:	bf00      	nop
 800669e:	371c      	adds	r7, #28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b087      	sub	sp, #28
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
 80066b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6a1b      	ldr	r3, [r3, #32]
 80066c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f023 0303 	bic.w	r3, r3, #3
 80066d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4313      	orrs	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	011b      	lsls	r3, r3, #4
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80066f8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	021b      	lsls	r3, r3, #8
 80066fe:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	621a      	str	r2, [r3, #32]
}
 8006714:	bf00      	nop
 8006716:	371c      	adds	r7, #28
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
 800672c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6a1b      	ldr	r3, [r3, #32]
 8006738:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	69db      	ldr	r3, [r3, #28]
 8006744:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800674c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	021b      	lsls	r3, r3, #8
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	4313      	orrs	r3, r2
 8006756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800675e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	031b      	lsls	r3, r3, #12
 8006764:	b29b      	uxth	r3, r3
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006772:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	031b      	lsls	r3, r3, #12
 8006778:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	4313      	orrs	r3, r2
 8006780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	621a      	str	r2, [r3, #32]
}
 800678e:	bf00      	nop
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800679a:	b480      	push	{r7}
 800679c:	b085      	sub	sp, #20
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
 80067a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	f043 0307 	orr.w	r3, r3, #7
 80067bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	609a      	str	r2, [r3, #8]
}
 80067c4:	bf00      	nop
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b087      	sub	sp, #28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	021a      	lsls	r2, r3, #8
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	431a      	orrs	r2, r3
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	609a      	str	r2, [r3, #8]
}
 8006804:	bf00      	nop
 8006806:	371c      	adds	r7, #28
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006810:	b480      	push	{r7}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f003 031f 	and.w	r3, r3, #31
 8006822:	2201      	movs	r2, #1
 8006824:	fa02 f303 	lsl.w	r3, r2, r3
 8006828:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6a1a      	ldr	r2, [r3, #32]
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	43db      	mvns	r3, r3
 8006832:	401a      	ands	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6a1a      	ldr	r2, [r3, #32]
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f003 031f 	and.w	r3, r3, #31
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	fa01 f303 	lsl.w	r3, r1, r3
 8006848:	431a      	orrs	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	621a      	str	r2, [r3, #32]
}
 800684e:	bf00      	nop
 8006850:	371c      	adds	r7, #28
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
	...

0800685c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800686c:	2b01      	cmp	r3, #1
 800686e:	d101      	bne.n	8006874 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006870:	2302      	movs	r3, #2
 8006872:	e068      	b.n	8006946 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a2e      	ldr	r2, [pc, #184]	@ (8006954 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d004      	beq.n	80068a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a2d      	ldr	r2, [pc, #180]	@ (8006958 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d108      	bne.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80068ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	68fa      	ldr	r2, [r7, #12]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006954 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d01d      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068e6:	d018      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a1b      	ldr	r2, [pc, #108]	@ (800695c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d013      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006960 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d00e      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a18      	ldr	r2, [pc, #96]	@ (8006964 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d009      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a13      	ldr	r2, [pc, #76]	@ (8006958 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d004      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a14      	ldr	r2, [pc, #80]	@ (8006968 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d10c      	bne.n	8006934 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006920:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	4313      	orrs	r3, r2
 800692a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	40012c00 	.word	0x40012c00
 8006958:	40013400 	.word	0x40013400
 800695c:	40000400 	.word	0x40000400
 8006960:	40000800 	.word	0x40000800
 8006964:	40000c00 	.word	0x40000c00
 8006968:	40014000 	.word	0x40014000

0800696c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <__cvt>:
 80069a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069ac:	ec57 6b10 	vmov	r6, r7, d0
 80069b0:	2f00      	cmp	r7, #0
 80069b2:	460c      	mov	r4, r1
 80069b4:	4619      	mov	r1, r3
 80069b6:	463b      	mov	r3, r7
 80069b8:	bfbb      	ittet	lt
 80069ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80069be:	461f      	movlt	r7, r3
 80069c0:	2300      	movge	r3, #0
 80069c2:	232d      	movlt	r3, #45	@ 0x2d
 80069c4:	700b      	strb	r3, [r1, #0]
 80069c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80069cc:	4691      	mov	r9, r2
 80069ce:	f023 0820 	bic.w	r8, r3, #32
 80069d2:	bfbc      	itt	lt
 80069d4:	4632      	movlt	r2, r6
 80069d6:	4616      	movlt	r6, r2
 80069d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80069dc:	d005      	beq.n	80069ea <__cvt+0x42>
 80069de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80069e2:	d100      	bne.n	80069e6 <__cvt+0x3e>
 80069e4:	3401      	adds	r4, #1
 80069e6:	2102      	movs	r1, #2
 80069e8:	e000      	b.n	80069ec <__cvt+0x44>
 80069ea:	2103      	movs	r1, #3
 80069ec:	ab03      	add	r3, sp, #12
 80069ee:	9301      	str	r3, [sp, #4]
 80069f0:	ab02      	add	r3, sp, #8
 80069f2:	9300      	str	r3, [sp, #0]
 80069f4:	ec47 6b10 	vmov	d0, r6, r7
 80069f8:	4653      	mov	r3, sl
 80069fa:	4622      	mov	r2, r4
 80069fc:	f000 fe3c 	bl	8007678 <_dtoa_r>
 8006a00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a04:	4605      	mov	r5, r0
 8006a06:	d119      	bne.n	8006a3c <__cvt+0x94>
 8006a08:	f019 0f01 	tst.w	r9, #1
 8006a0c:	d00e      	beq.n	8006a2c <__cvt+0x84>
 8006a0e:	eb00 0904 	add.w	r9, r0, r4
 8006a12:	2200      	movs	r2, #0
 8006a14:	2300      	movs	r3, #0
 8006a16:	4630      	mov	r0, r6
 8006a18:	4639      	mov	r1, r7
 8006a1a:	f7fa f855 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a1e:	b108      	cbz	r0, 8006a24 <__cvt+0x7c>
 8006a20:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a24:	2230      	movs	r2, #48	@ 0x30
 8006a26:	9b03      	ldr	r3, [sp, #12]
 8006a28:	454b      	cmp	r3, r9
 8006a2a:	d31e      	bcc.n	8006a6a <__cvt+0xc2>
 8006a2c:	9b03      	ldr	r3, [sp, #12]
 8006a2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a30:	1b5b      	subs	r3, r3, r5
 8006a32:	4628      	mov	r0, r5
 8006a34:	6013      	str	r3, [r2, #0]
 8006a36:	b004      	add	sp, #16
 8006a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a40:	eb00 0904 	add.w	r9, r0, r4
 8006a44:	d1e5      	bne.n	8006a12 <__cvt+0x6a>
 8006a46:	7803      	ldrb	r3, [r0, #0]
 8006a48:	2b30      	cmp	r3, #48	@ 0x30
 8006a4a:	d10a      	bne.n	8006a62 <__cvt+0xba>
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	2300      	movs	r3, #0
 8006a50:	4630      	mov	r0, r6
 8006a52:	4639      	mov	r1, r7
 8006a54:	f7fa f838 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a58:	b918      	cbnz	r0, 8006a62 <__cvt+0xba>
 8006a5a:	f1c4 0401 	rsb	r4, r4, #1
 8006a5e:	f8ca 4000 	str.w	r4, [sl]
 8006a62:	f8da 3000 	ldr.w	r3, [sl]
 8006a66:	4499      	add	r9, r3
 8006a68:	e7d3      	b.n	8006a12 <__cvt+0x6a>
 8006a6a:	1c59      	adds	r1, r3, #1
 8006a6c:	9103      	str	r1, [sp, #12]
 8006a6e:	701a      	strb	r2, [r3, #0]
 8006a70:	e7d9      	b.n	8006a26 <__cvt+0x7e>

08006a72 <__exponent>:
 8006a72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a74:	2900      	cmp	r1, #0
 8006a76:	bfba      	itte	lt
 8006a78:	4249      	neglt	r1, r1
 8006a7a:	232d      	movlt	r3, #45	@ 0x2d
 8006a7c:	232b      	movge	r3, #43	@ 0x2b
 8006a7e:	2909      	cmp	r1, #9
 8006a80:	7002      	strb	r2, [r0, #0]
 8006a82:	7043      	strb	r3, [r0, #1]
 8006a84:	dd29      	ble.n	8006ada <__exponent+0x68>
 8006a86:	f10d 0307 	add.w	r3, sp, #7
 8006a8a:	461d      	mov	r5, r3
 8006a8c:	270a      	movs	r7, #10
 8006a8e:	461a      	mov	r2, r3
 8006a90:	fbb1 f6f7 	udiv	r6, r1, r7
 8006a94:	fb07 1416 	mls	r4, r7, r6, r1
 8006a98:	3430      	adds	r4, #48	@ 0x30
 8006a9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	2c63      	cmp	r4, #99	@ 0x63
 8006aa2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	dcf1      	bgt.n	8006a8e <__exponent+0x1c>
 8006aaa:	3130      	adds	r1, #48	@ 0x30
 8006aac:	1e94      	subs	r4, r2, #2
 8006aae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ab2:	1c41      	adds	r1, r0, #1
 8006ab4:	4623      	mov	r3, r4
 8006ab6:	42ab      	cmp	r3, r5
 8006ab8:	d30a      	bcc.n	8006ad0 <__exponent+0x5e>
 8006aba:	f10d 0309 	add.w	r3, sp, #9
 8006abe:	1a9b      	subs	r3, r3, r2
 8006ac0:	42ac      	cmp	r4, r5
 8006ac2:	bf88      	it	hi
 8006ac4:	2300      	movhi	r3, #0
 8006ac6:	3302      	adds	r3, #2
 8006ac8:	4403      	add	r3, r0
 8006aca:	1a18      	subs	r0, r3, r0
 8006acc:	b003      	add	sp, #12
 8006ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ad0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006ad4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006ad8:	e7ed      	b.n	8006ab6 <__exponent+0x44>
 8006ada:	2330      	movs	r3, #48	@ 0x30
 8006adc:	3130      	adds	r1, #48	@ 0x30
 8006ade:	7083      	strb	r3, [r0, #2]
 8006ae0:	70c1      	strb	r1, [r0, #3]
 8006ae2:	1d03      	adds	r3, r0, #4
 8006ae4:	e7f1      	b.n	8006aca <__exponent+0x58>
	...

08006ae8 <_printf_float>:
 8006ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aec:	b08d      	sub	sp, #52	@ 0x34
 8006aee:	460c      	mov	r4, r1
 8006af0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006af4:	4616      	mov	r6, r2
 8006af6:	461f      	mov	r7, r3
 8006af8:	4605      	mov	r5, r0
 8006afa:	f000 fcbb 	bl	8007474 <_localeconv_r>
 8006afe:	6803      	ldr	r3, [r0, #0]
 8006b00:	9304      	str	r3, [sp, #16]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7f9 fbb4 	bl	8000270 <strlen>
 8006b08:	2300      	movs	r3, #0
 8006b0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b10:	9005      	str	r0, [sp, #20]
 8006b12:	3307      	adds	r3, #7
 8006b14:	f023 0307 	bic.w	r3, r3, #7
 8006b18:	f103 0208 	add.w	r2, r3, #8
 8006b1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b20:	f8d4 b000 	ldr.w	fp, [r4]
 8006b24:	f8c8 2000 	str.w	r2, [r8]
 8006b28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006b30:	9307      	str	r3, [sp, #28]
 8006b32:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006b3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b3e:	4b9c      	ldr	r3, [pc, #624]	@ (8006db0 <_printf_float+0x2c8>)
 8006b40:	f04f 32ff 	mov.w	r2, #4294967295
 8006b44:	f7f9 fff2 	bl	8000b2c <__aeabi_dcmpun>
 8006b48:	bb70      	cbnz	r0, 8006ba8 <_printf_float+0xc0>
 8006b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b4e:	4b98      	ldr	r3, [pc, #608]	@ (8006db0 <_printf_float+0x2c8>)
 8006b50:	f04f 32ff 	mov.w	r2, #4294967295
 8006b54:	f7f9 ffcc 	bl	8000af0 <__aeabi_dcmple>
 8006b58:	bb30      	cbnz	r0, 8006ba8 <_printf_float+0xc0>
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	4640      	mov	r0, r8
 8006b60:	4649      	mov	r1, r9
 8006b62:	f7f9 ffbb 	bl	8000adc <__aeabi_dcmplt>
 8006b66:	b110      	cbz	r0, 8006b6e <_printf_float+0x86>
 8006b68:	232d      	movs	r3, #45	@ 0x2d
 8006b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b6e:	4a91      	ldr	r2, [pc, #580]	@ (8006db4 <_printf_float+0x2cc>)
 8006b70:	4b91      	ldr	r3, [pc, #580]	@ (8006db8 <_printf_float+0x2d0>)
 8006b72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006b76:	bf94      	ite	ls
 8006b78:	4690      	movls	r8, r2
 8006b7a:	4698      	movhi	r8, r3
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	6123      	str	r3, [r4, #16]
 8006b80:	f02b 0304 	bic.w	r3, fp, #4
 8006b84:	6023      	str	r3, [r4, #0]
 8006b86:	f04f 0900 	mov.w	r9, #0
 8006b8a:	9700      	str	r7, [sp, #0]
 8006b8c:	4633      	mov	r3, r6
 8006b8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006b90:	4621      	mov	r1, r4
 8006b92:	4628      	mov	r0, r5
 8006b94:	f000 f9d2 	bl	8006f3c <_printf_common>
 8006b98:	3001      	adds	r0, #1
 8006b9a:	f040 808d 	bne.w	8006cb8 <_printf_float+0x1d0>
 8006b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba2:	b00d      	add	sp, #52	@ 0x34
 8006ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba8:	4642      	mov	r2, r8
 8006baa:	464b      	mov	r3, r9
 8006bac:	4640      	mov	r0, r8
 8006bae:	4649      	mov	r1, r9
 8006bb0:	f7f9 ffbc 	bl	8000b2c <__aeabi_dcmpun>
 8006bb4:	b140      	cbz	r0, 8006bc8 <_printf_float+0xe0>
 8006bb6:	464b      	mov	r3, r9
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	bfbc      	itt	lt
 8006bbc:	232d      	movlt	r3, #45	@ 0x2d
 8006bbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006bc2:	4a7e      	ldr	r2, [pc, #504]	@ (8006dbc <_printf_float+0x2d4>)
 8006bc4:	4b7e      	ldr	r3, [pc, #504]	@ (8006dc0 <_printf_float+0x2d8>)
 8006bc6:	e7d4      	b.n	8006b72 <_printf_float+0x8a>
 8006bc8:	6863      	ldr	r3, [r4, #4]
 8006bca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006bce:	9206      	str	r2, [sp, #24]
 8006bd0:	1c5a      	adds	r2, r3, #1
 8006bd2:	d13b      	bne.n	8006c4c <_printf_float+0x164>
 8006bd4:	2306      	movs	r3, #6
 8006bd6:	6063      	str	r3, [r4, #4]
 8006bd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006bdc:	2300      	movs	r3, #0
 8006bde:	6022      	str	r2, [r4, #0]
 8006be0:	9303      	str	r3, [sp, #12]
 8006be2:	ab0a      	add	r3, sp, #40	@ 0x28
 8006be4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006be8:	ab09      	add	r3, sp, #36	@ 0x24
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	6861      	ldr	r1, [r4, #4]
 8006bee:	ec49 8b10 	vmov	d0, r8, r9
 8006bf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f7ff fed6 	bl	80069a8 <__cvt>
 8006bfc:	9b06      	ldr	r3, [sp, #24]
 8006bfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c00:	2b47      	cmp	r3, #71	@ 0x47
 8006c02:	4680      	mov	r8, r0
 8006c04:	d129      	bne.n	8006c5a <_printf_float+0x172>
 8006c06:	1cc8      	adds	r0, r1, #3
 8006c08:	db02      	blt.n	8006c10 <_printf_float+0x128>
 8006c0a:	6863      	ldr	r3, [r4, #4]
 8006c0c:	4299      	cmp	r1, r3
 8006c0e:	dd41      	ble.n	8006c94 <_printf_float+0x1ac>
 8006c10:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c14:	fa5f fa8a 	uxtb.w	sl, sl
 8006c18:	3901      	subs	r1, #1
 8006c1a:	4652      	mov	r2, sl
 8006c1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006c20:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c22:	f7ff ff26 	bl	8006a72 <__exponent>
 8006c26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c28:	1813      	adds	r3, r2, r0
 8006c2a:	2a01      	cmp	r2, #1
 8006c2c:	4681      	mov	r9, r0
 8006c2e:	6123      	str	r3, [r4, #16]
 8006c30:	dc02      	bgt.n	8006c38 <_printf_float+0x150>
 8006c32:	6822      	ldr	r2, [r4, #0]
 8006c34:	07d2      	lsls	r2, r2, #31
 8006c36:	d501      	bpl.n	8006c3c <_printf_float+0x154>
 8006c38:	3301      	adds	r3, #1
 8006c3a:	6123      	str	r3, [r4, #16]
 8006c3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0a2      	beq.n	8006b8a <_printf_float+0xa2>
 8006c44:	232d      	movs	r3, #45	@ 0x2d
 8006c46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c4a:	e79e      	b.n	8006b8a <_printf_float+0xa2>
 8006c4c:	9a06      	ldr	r2, [sp, #24]
 8006c4e:	2a47      	cmp	r2, #71	@ 0x47
 8006c50:	d1c2      	bne.n	8006bd8 <_printf_float+0xf0>
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1c0      	bne.n	8006bd8 <_printf_float+0xf0>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e7bd      	b.n	8006bd6 <_printf_float+0xee>
 8006c5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c5e:	d9db      	bls.n	8006c18 <_printf_float+0x130>
 8006c60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006c64:	d118      	bne.n	8006c98 <_printf_float+0x1b0>
 8006c66:	2900      	cmp	r1, #0
 8006c68:	6863      	ldr	r3, [r4, #4]
 8006c6a:	dd0b      	ble.n	8006c84 <_printf_float+0x19c>
 8006c6c:	6121      	str	r1, [r4, #16]
 8006c6e:	b913      	cbnz	r3, 8006c76 <_printf_float+0x18e>
 8006c70:	6822      	ldr	r2, [r4, #0]
 8006c72:	07d0      	lsls	r0, r2, #31
 8006c74:	d502      	bpl.n	8006c7c <_printf_float+0x194>
 8006c76:	3301      	adds	r3, #1
 8006c78:	440b      	add	r3, r1
 8006c7a:	6123      	str	r3, [r4, #16]
 8006c7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006c7e:	f04f 0900 	mov.w	r9, #0
 8006c82:	e7db      	b.n	8006c3c <_printf_float+0x154>
 8006c84:	b913      	cbnz	r3, 8006c8c <_printf_float+0x1a4>
 8006c86:	6822      	ldr	r2, [r4, #0]
 8006c88:	07d2      	lsls	r2, r2, #31
 8006c8a:	d501      	bpl.n	8006c90 <_printf_float+0x1a8>
 8006c8c:	3302      	adds	r3, #2
 8006c8e:	e7f4      	b.n	8006c7a <_printf_float+0x192>
 8006c90:	2301      	movs	r3, #1
 8006c92:	e7f2      	b.n	8006c7a <_printf_float+0x192>
 8006c94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006c98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c9a:	4299      	cmp	r1, r3
 8006c9c:	db05      	blt.n	8006caa <_printf_float+0x1c2>
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	6121      	str	r1, [r4, #16]
 8006ca2:	07d8      	lsls	r0, r3, #31
 8006ca4:	d5ea      	bpl.n	8006c7c <_printf_float+0x194>
 8006ca6:	1c4b      	adds	r3, r1, #1
 8006ca8:	e7e7      	b.n	8006c7a <_printf_float+0x192>
 8006caa:	2900      	cmp	r1, #0
 8006cac:	bfd4      	ite	le
 8006cae:	f1c1 0202 	rsble	r2, r1, #2
 8006cb2:	2201      	movgt	r2, #1
 8006cb4:	4413      	add	r3, r2
 8006cb6:	e7e0      	b.n	8006c7a <_printf_float+0x192>
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	055a      	lsls	r2, r3, #21
 8006cbc:	d407      	bmi.n	8006cce <_printf_float+0x1e6>
 8006cbe:	6923      	ldr	r3, [r4, #16]
 8006cc0:	4642      	mov	r2, r8
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d12b      	bne.n	8006d24 <_printf_float+0x23c>
 8006ccc:	e767      	b.n	8006b9e <_printf_float+0xb6>
 8006cce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cd2:	f240 80dd 	bls.w	8006e90 <_printf_float+0x3a8>
 8006cd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006cda:	2200      	movs	r2, #0
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f7f9 fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ce2:	2800      	cmp	r0, #0
 8006ce4:	d033      	beq.n	8006d4e <_printf_float+0x266>
 8006ce6:	4a37      	ldr	r2, [pc, #220]	@ (8006dc4 <_printf_float+0x2dc>)
 8006ce8:	2301      	movs	r3, #1
 8006cea:	4631      	mov	r1, r6
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b8      	blx	r7
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	f43f af54 	beq.w	8006b9e <_printf_float+0xb6>
 8006cf6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006cfa:	4543      	cmp	r3, r8
 8006cfc:	db02      	blt.n	8006d04 <_printf_float+0x21c>
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	07d8      	lsls	r0, r3, #31
 8006d02:	d50f      	bpl.n	8006d24 <_printf_float+0x23c>
 8006d04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d08:	4631      	mov	r1, r6
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	47b8      	blx	r7
 8006d0e:	3001      	adds	r0, #1
 8006d10:	f43f af45 	beq.w	8006b9e <_printf_float+0xb6>
 8006d14:	f04f 0900 	mov.w	r9, #0
 8006d18:	f108 38ff 	add.w	r8, r8, #4294967295
 8006d1c:	f104 0a1a 	add.w	sl, r4, #26
 8006d20:	45c8      	cmp	r8, r9
 8006d22:	dc09      	bgt.n	8006d38 <_printf_float+0x250>
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	079b      	lsls	r3, r3, #30
 8006d28:	f100 8103 	bmi.w	8006f32 <_printf_float+0x44a>
 8006d2c:	68e0      	ldr	r0, [r4, #12]
 8006d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d30:	4298      	cmp	r0, r3
 8006d32:	bfb8      	it	lt
 8006d34:	4618      	movlt	r0, r3
 8006d36:	e734      	b.n	8006ba2 <_printf_float+0xba>
 8006d38:	2301      	movs	r3, #1
 8006d3a:	4652      	mov	r2, sl
 8006d3c:	4631      	mov	r1, r6
 8006d3e:	4628      	mov	r0, r5
 8006d40:	47b8      	blx	r7
 8006d42:	3001      	adds	r0, #1
 8006d44:	f43f af2b 	beq.w	8006b9e <_printf_float+0xb6>
 8006d48:	f109 0901 	add.w	r9, r9, #1
 8006d4c:	e7e8      	b.n	8006d20 <_printf_float+0x238>
 8006d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	dc39      	bgt.n	8006dc8 <_printf_float+0x2e0>
 8006d54:	4a1b      	ldr	r2, [pc, #108]	@ (8006dc4 <_printf_float+0x2dc>)
 8006d56:	2301      	movs	r3, #1
 8006d58:	4631      	mov	r1, r6
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b8      	blx	r7
 8006d5e:	3001      	adds	r0, #1
 8006d60:	f43f af1d 	beq.w	8006b9e <_printf_float+0xb6>
 8006d64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006d68:	ea59 0303 	orrs.w	r3, r9, r3
 8006d6c:	d102      	bne.n	8006d74 <_printf_float+0x28c>
 8006d6e:	6823      	ldr	r3, [r4, #0]
 8006d70:	07d9      	lsls	r1, r3, #31
 8006d72:	d5d7      	bpl.n	8006d24 <_printf_float+0x23c>
 8006d74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d78:	4631      	mov	r1, r6
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	47b8      	blx	r7
 8006d7e:	3001      	adds	r0, #1
 8006d80:	f43f af0d 	beq.w	8006b9e <_printf_float+0xb6>
 8006d84:	f04f 0a00 	mov.w	sl, #0
 8006d88:	f104 0b1a 	add.w	fp, r4, #26
 8006d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d8e:	425b      	negs	r3, r3
 8006d90:	4553      	cmp	r3, sl
 8006d92:	dc01      	bgt.n	8006d98 <_printf_float+0x2b0>
 8006d94:	464b      	mov	r3, r9
 8006d96:	e793      	b.n	8006cc0 <_printf_float+0x1d8>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	465a      	mov	r2, fp
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	4628      	mov	r0, r5
 8006da0:	47b8      	blx	r7
 8006da2:	3001      	adds	r0, #1
 8006da4:	f43f aefb 	beq.w	8006b9e <_printf_float+0xb6>
 8006da8:	f10a 0a01 	add.w	sl, sl, #1
 8006dac:	e7ee      	b.n	8006d8c <_printf_float+0x2a4>
 8006dae:	bf00      	nop
 8006db0:	7fefffff 	.word	0x7fefffff
 8006db4:	0800930c 	.word	0x0800930c
 8006db8:	08009310 	.word	0x08009310
 8006dbc:	08009314 	.word	0x08009314
 8006dc0:	08009318 	.word	0x08009318
 8006dc4:	0800931c 	.word	0x0800931c
 8006dc8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006dca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006dce:	4553      	cmp	r3, sl
 8006dd0:	bfa8      	it	ge
 8006dd2:	4653      	movge	r3, sl
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	4699      	mov	r9, r3
 8006dd8:	dc36      	bgt.n	8006e48 <_printf_float+0x360>
 8006dda:	f04f 0b00 	mov.w	fp, #0
 8006dde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006de2:	f104 021a 	add.w	r2, r4, #26
 8006de6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006de8:	9306      	str	r3, [sp, #24]
 8006dea:	eba3 0309 	sub.w	r3, r3, r9
 8006dee:	455b      	cmp	r3, fp
 8006df0:	dc31      	bgt.n	8006e56 <_printf_float+0x36e>
 8006df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006df4:	459a      	cmp	sl, r3
 8006df6:	dc3a      	bgt.n	8006e6e <_printf_float+0x386>
 8006df8:	6823      	ldr	r3, [r4, #0]
 8006dfa:	07da      	lsls	r2, r3, #31
 8006dfc:	d437      	bmi.n	8006e6e <_printf_float+0x386>
 8006dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e00:	ebaa 0903 	sub.w	r9, sl, r3
 8006e04:	9b06      	ldr	r3, [sp, #24]
 8006e06:	ebaa 0303 	sub.w	r3, sl, r3
 8006e0a:	4599      	cmp	r9, r3
 8006e0c:	bfa8      	it	ge
 8006e0e:	4699      	movge	r9, r3
 8006e10:	f1b9 0f00 	cmp.w	r9, #0
 8006e14:	dc33      	bgt.n	8006e7e <_printf_float+0x396>
 8006e16:	f04f 0800 	mov.w	r8, #0
 8006e1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e1e:	f104 0b1a 	add.w	fp, r4, #26
 8006e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e24:	ebaa 0303 	sub.w	r3, sl, r3
 8006e28:	eba3 0309 	sub.w	r3, r3, r9
 8006e2c:	4543      	cmp	r3, r8
 8006e2e:	f77f af79 	ble.w	8006d24 <_printf_float+0x23c>
 8006e32:	2301      	movs	r3, #1
 8006e34:	465a      	mov	r2, fp
 8006e36:	4631      	mov	r1, r6
 8006e38:	4628      	mov	r0, r5
 8006e3a:	47b8      	blx	r7
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	f43f aeae 	beq.w	8006b9e <_printf_float+0xb6>
 8006e42:	f108 0801 	add.w	r8, r8, #1
 8006e46:	e7ec      	b.n	8006e22 <_printf_float+0x33a>
 8006e48:	4642      	mov	r2, r8
 8006e4a:	4631      	mov	r1, r6
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	47b8      	blx	r7
 8006e50:	3001      	adds	r0, #1
 8006e52:	d1c2      	bne.n	8006dda <_printf_float+0x2f2>
 8006e54:	e6a3      	b.n	8006b9e <_printf_float+0xb6>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	9206      	str	r2, [sp, #24]
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	f43f ae9c 	beq.w	8006b9e <_printf_float+0xb6>
 8006e66:	9a06      	ldr	r2, [sp, #24]
 8006e68:	f10b 0b01 	add.w	fp, fp, #1
 8006e6c:	e7bb      	b.n	8006de6 <_printf_float+0x2fe>
 8006e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e72:	4631      	mov	r1, r6
 8006e74:	4628      	mov	r0, r5
 8006e76:	47b8      	blx	r7
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d1c0      	bne.n	8006dfe <_printf_float+0x316>
 8006e7c:	e68f      	b.n	8006b9e <_printf_float+0xb6>
 8006e7e:	9a06      	ldr	r2, [sp, #24]
 8006e80:	464b      	mov	r3, r9
 8006e82:	4442      	add	r2, r8
 8006e84:	4631      	mov	r1, r6
 8006e86:	4628      	mov	r0, r5
 8006e88:	47b8      	blx	r7
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	d1c3      	bne.n	8006e16 <_printf_float+0x32e>
 8006e8e:	e686      	b.n	8006b9e <_printf_float+0xb6>
 8006e90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e94:	f1ba 0f01 	cmp.w	sl, #1
 8006e98:	dc01      	bgt.n	8006e9e <_printf_float+0x3b6>
 8006e9a:	07db      	lsls	r3, r3, #31
 8006e9c:	d536      	bpl.n	8006f0c <_printf_float+0x424>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	4642      	mov	r2, r8
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	f43f ae78 	beq.w	8006b9e <_printf_float+0xb6>
 8006eae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eb2:	4631      	mov	r1, r6
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	47b8      	blx	r7
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f43f ae70 	beq.w	8006b9e <_printf_float+0xb6>
 8006ebe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006eca:	f7f9 fdfd 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ece:	b9c0      	cbnz	r0, 8006f02 <_printf_float+0x41a>
 8006ed0:	4653      	mov	r3, sl
 8006ed2:	f108 0201 	add.w	r2, r8, #1
 8006ed6:	4631      	mov	r1, r6
 8006ed8:	4628      	mov	r0, r5
 8006eda:	47b8      	blx	r7
 8006edc:	3001      	adds	r0, #1
 8006ede:	d10c      	bne.n	8006efa <_printf_float+0x412>
 8006ee0:	e65d      	b.n	8006b9e <_printf_float+0xb6>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	465a      	mov	r2, fp
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	4628      	mov	r0, r5
 8006eea:	47b8      	blx	r7
 8006eec:	3001      	adds	r0, #1
 8006eee:	f43f ae56 	beq.w	8006b9e <_printf_float+0xb6>
 8006ef2:	f108 0801 	add.w	r8, r8, #1
 8006ef6:	45d0      	cmp	r8, sl
 8006ef8:	dbf3      	blt.n	8006ee2 <_printf_float+0x3fa>
 8006efa:	464b      	mov	r3, r9
 8006efc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f00:	e6df      	b.n	8006cc2 <_printf_float+0x1da>
 8006f02:	f04f 0800 	mov.w	r8, #0
 8006f06:	f104 0b1a 	add.w	fp, r4, #26
 8006f0a:	e7f4      	b.n	8006ef6 <_printf_float+0x40e>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	4642      	mov	r2, r8
 8006f10:	e7e1      	b.n	8006ed6 <_printf_float+0x3ee>
 8006f12:	2301      	movs	r3, #1
 8006f14:	464a      	mov	r2, r9
 8006f16:	4631      	mov	r1, r6
 8006f18:	4628      	mov	r0, r5
 8006f1a:	47b8      	blx	r7
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	f43f ae3e 	beq.w	8006b9e <_printf_float+0xb6>
 8006f22:	f108 0801 	add.w	r8, r8, #1
 8006f26:	68e3      	ldr	r3, [r4, #12]
 8006f28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f2a:	1a5b      	subs	r3, r3, r1
 8006f2c:	4543      	cmp	r3, r8
 8006f2e:	dcf0      	bgt.n	8006f12 <_printf_float+0x42a>
 8006f30:	e6fc      	b.n	8006d2c <_printf_float+0x244>
 8006f32:	f04f 0800 	mov.w	r8, #0
 8006f36:	f104 0919 	add.w	r9, r4, #25
 8006f3a:	e7f4      	b.n	8006f26 <_printf_float+0x43e>

08006f3c <_printf_common>:
 8006f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f40:	4616      	mov	r6, r2
 8006f42:	4698      	mov	r8, r3
 8006f44:	688a      	ldr	r2, [r1, #8]
 8006f46:	690b      	ldr	r3, [r1, #16]
 8006f48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	bfb8      	it	lt
 8006f50:	4613      	movlt	r3, r2
 8006f52:	6033      	str	r3, [r6, #0]
 8006f54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f58:	4607      	mov	r7, r0
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	b10a      	cbz	r2, 8006f62 <_printf_common+0x26>
 8006f5e:	3301      	adds	r3, #1
 8006f60:	6033      	str	r3, [r6, #0]
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	0699      	lsls	r1, r3, #26
 8006f66:	bf42      	ittt	mi
 8006f68:	6833      	ldrmi	r3, [r6, #0]
 8006f6a:	3302      	addmi	r3, #2
 8006f6c:	6033      	strmi	r3, [r6, #0]
 8006f6e:	6825      	ldr	r5, [r4, #0]
 8006f70:	f015 0506 	ands.w	r5, r5, #6
 8006f74:	d106      	bne.n	8006f84 <_printf_common+0x48>
 8006f76:	f104 0a19 	add.w	sl, r4, #25
 8006f7a:	68e3      	ldr	r3, [r4, #12]
 8006f7c:	6832      	ldr	r2, [r6, #0]
 8006f7e:	1a9b      	subs	r3, r3, r2
 8006f80:	42ab      	cmp	r3, r5
 8006f82:	dc26      	bgt.n	8006fd2 <_printf_common+0x96>
 8006f84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f88:	6822      	ldr	r2, [r4, #0]
 8006f8a:	3b00      	subs	r3, #0
 8006f8c:	bf18      	it	ne
 8006f8e:	2301      	movne	r3, #1
 8006f90:	0692      	lsls	r2, r2, #26
 8006f92:	d42b      	bmi.n	8006fec <_printf_common+0xb0>
 8006f94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f98:	4641      	mov	r1, r8
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	47c8      	blx	r9
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d01e      	beq.n	8006fe0 <_printf_common+0xa4>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	6922      	ldr	r2, [r4, #16]
 8006fa6:	f003 0306 	and.w	r3, r3, #6
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	bf02      	ittt	eq
 8006fae:	68e5      	ldreq	r5, [r4, #12]
 8006fb0:	6833      	ldreq	r3, [r6, #0]
 8006fb2:	1aed      	subeq	r5, r5, r3
 8006fb4:	68a3      	ldr	r3, [r4, #8]
 8006fb6:	bf0c      	ite	eq
 8006fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fbc:	2500      	movne	r5, #0
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	bfc4      	itt	gt
 8006fc2:	1a9b      	subgt	r3, r3, r2
 8006fc4:	18ed      	addgt	r5, r5, r3
 8006fc6:	2600      	movs	r6, #0
 8006fc8:	341a      	adds	r4, #26
 8006fca:	42b5      	cmp	r5, r6
 8006fcc:	d11a      	bne.n	8007004 <_printf_common+0xc8>
 8006fce:	2000      	movs	r0, #0
 8006fd0:	e008      	b.n	8006fe4 <_printf_common+0xa8>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	4652      	mov	r2, sl
 8006fd6:	4641      	mov	r1, r8
 8006fd8:	4638      	mov	r0, r7
 8006fda:	47c8      	blx	r9
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d103      	bne.n	8006fe8 <_printf_common+0xac>
 8006fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe8:	3501      	adds	r5, #1
 8006fea:	e7c6      	b.n	8006f7a <_printf_common+0x3e>
 8006fec:	18e1      	adds	r1, r4, r3
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	2030      	movs	r0, #48	@ 0x30
 8006ff2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006ff6:	4422      	add	r2, r4
 8006ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ffc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007000:	3302      	adds	r3, #2
 8007002:	e7c7      	b.n	8006f94 <_printf_common+0x58>
 8007004:	2301      	movs	r3, #1
 8007006:	4622      	mov	r2, r4
 8007008:	4641      	mov	r1, r8
 800700a:	4638      	mov	r0, r7
 800700c:	47c8      	blx	r9
 800700e:	3001      	adds	r0, #1
 8007010:	d0e6      	beq.n	8006fe0 <_printf_common+0xa4>
 8007012:	3601      	adds	r6, #1
 8007014:	e7d9      	b.n	8006fca <_printf_common+0x8e>
	...

08007018 <_printf_i>:
 8007018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800701c:	7e0f      	ldrb	r7, [r1, #24]
 800701e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007020:	2f78      	cmp	r7, #120	@ 0x78
 8007022:	4691      	mov	r9, r2
 8007024:	4680      	mov	r8, r0
 8007026:	460c      	mov	r4, r1
 8007028:	469a      	mov	sl, r3
 800702a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800702e:	d807      	bhi.n	8007040 <_printf_i+0x28>
 8007030:	2f62      	cmp	r7, #98	@ 0x62
 8007032:	d80a      	bhi.n	800704a <_printf_i+0x32>
 8007034:	2f00      	cmp	r7, #0
 8007036:	f000 80d2 	beq.w	80071de <_printf_i+0x1c6>
 800703a:	2f58      	cmp	r7, #88	@ 0x58
 800703c:	f000 80b9 	beq.w	80071b2 <_printf_i+0x19a>
 8007040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007044:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007048:	e03a      	b.n	80070c0 <_printf_i+0xa8>
 800704a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800704e:	2b15      	cmp	r3, #21
 8007050:	d8f6      	bhi.n	8007040 <_printf_i+0x28>
 8007052:	a101      	add	r1, pc, #4	@ (adr r1, 8007058 <_printf_i+0x40>)
 8007054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007058:	080070b1 	.word	0x080070b1
 800705c:	080070c5 	.word	0x080070c5
 8007060:	08007041 	.word	0x08007041
 8007064:	08007041 	.word	0x08007041
 8007068:	08007041 	.word	0x08007041
 800706c:	08007041 	.word	0x08007041
 8007070:	080070c5 	.word	0x080070c5
 8007074:	08007041 	.word	0x08007041
 8007078:	08007041 	.word	0x08007041
 800707c:	08007041 	.word	0x08007041
 8007080:	08007041 	.word	0x08007041
 8007084:	080071c5 	.word	0x080071c5
 8007088:	080070ef 	.word	0x080070ef
 800708c:	0800717f 	.word	0x0800717f
 8007090:	08007041 	.word	0x08007041
 8007094:	08007041 	.word	0x08007041
 8007098:	080071e7 	.word	0x080071e7
 800709c:	08007041 	.word	0x08007041
 80070a0:	080070ef 	.word	0x080070ef
 80070a4:	08007041 	.word	0x08007041
 80070a8:	08007041 	.word	0x08007041
 80070ac:	08007187 	.word	0x08007187
 80070b0:	6833      	ldr	r3, [r6, #0]
 80070b2:	1d1a      	adds	r2, r3, #4
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6032      	str	r2, [r6, #0]
 80070b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070c0:	2301      	movs	r3, #1
 80070c2:	e09d      	b.n	8007200 <_printf_i+0x1e8>
 80070c4:	6833      	ldr	r3, [r6, #0]
 80070c6:	6820      	ldr	r0, [r4, #0]
 80070c8:	1d19      	adds	r1, r3, #4
 80070ca:	6031      	str	r1, [r6, #0]
 80070cc:	0606      	lsls	r6, r0, #24
 80070ce:	d501      	bpl.n	80070d4 <_printf_i+0xbc>
 80070d0:	681d      	ldr	r5, [r3, #0]
 80070d2:	e003      	b.n	80070dc <_printf_i+0xc4>
 80070d4:	0645      	lsls	r5, r0, #25
 80070d6:	d5fb      	bpl.n	80070d0 <_printf_i+0xb8>
 80070d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80070dc:	2d00      	cmp	r5, #0
 80070de:	da03      	bge.n	80070e8 <_printf_i+0xd0>
 80070e0:	232d      	movs	r3, #45	@ 0x2d
 80070e2:	426d      	negs	r5, r5
 80070e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070e8:	4859      	ldr	r0, [pc, #356]	@ (8007250 <_printf_i+0x238>)
 80070ea:	230a      	movs	r3, #10
 80070ec:	e011      	b.n	8007112 <_printf_i+0xfa>
 80070ee:	6821      	ldr	r1, [r4, #0]
 80070f0:	6833      	ldr	r3, [r6, #0]
 80070f2:	0608      	lsls	r0, r1, #24
 80070f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80070f8:	d402      	bmi.n	8007100 <_printf_i+0xe8>
 80070fa:	0649      	lsls	r1, r1, #25
 80070fc:	bf48      	it	mi
 80070fe:	b2ad      	uxthmi	r5, r5
 8007100:	2f6f      	cmp	r7, #111	@ 0x6f
 8007102:	4853      	ldr	r0, [pc, #332]	@ (8007250 <_printf_i+0x238>)
 8007104:	6033      	str	r3, [r6, #0]
 8007106:	bf14      	ite	ne
 8007108:	230a      	movne	r3, #10
 800710a:	2308      	moveq	r3, #8
 800710c:	2100      	movs	r1, #0
 800710e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007112:	6866      	ldr	r6, [r4, #4]
 8007114:	60a6      	str	r6, [r4, #8]
 8007116:	2e00      	cmp	r6, #0
 8007118:	bfa2      	ittt	ge
 800711a:	6821      	ldrge	r1, [r4, #0]
 800711c:	f021 0104 	bicge.w	r1, r1, #4
 8007120:	6021      	strge	r1, [r4, #0]
 8007122:	b90d      	cbnz	r5, 8007128 <_printf_i+0x110>
 8007124:	2e00      	cmp	r6, #0
 8007126:	d04b      	beq.n	80071c0 <_printf_i+0x1a8>
 8007128:	4616      	mov	r6, r2
 800712a:	fbb5 f1f3 	udiv	r1, r5, r3
 800712e:	fb03 5711 	mls	r7, r3, r1, r5
 8007132:	5dc7      	ldrb	r7, [r0, r7]
 8007134:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007138:	462f      	mov	r7, r5
 800713a:	42bb      	cmp	r3, r7
 800713c:	460d      	mov	r5, r1
 800713e:	d9f4      	bls.n	800712a <_printf_i+0x112>
 8007140:	2b08      	cmp	r3, #8
 8007142:	d10b      	bne.n	800715c <_printf_i+0x144>
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	07df      	lsls	r7, r3, #31
 8007148:	d508      	bpl.n	800715c <_printf_i+0x144>
 800714a:	6923      	ldr	r3, [r4, #16]
 800714c:	6861      	ldr	r1, [r4, #4]
 800714e:	4299      	cmp	r1, r3
 8007150:	bfde      	ittt	le
 8007152:	2330      	movle	r3, #48	@ 0x30
 8007154:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007158:	f106 36ff 	addle.w	r6, r6, #4294967295
 800715c:	1b92      	subs	r2, r2, r6
 800715e:	6122      	str	r2, [r4, #16]
 8007160:	f8cd a000 	str.w	sl, [sp]
 8007164:	464b      	mov	r3, r9
 8007166:	aa03      	add	r2, sp, #12
 8007168:	4621      	mov	r1, r4
 800716a:	4640      	mov	r0, r8
 800716c:	f7ff fee6 	bl	8006f3c <_printf_common>
 8007170:	3001      	adds	r0, #1
 8007172:	d14a      	bne.n	800720a <_printf_i+0x1f2>
 8007174:	f04f 30ff 	mov.w	r0, #4294967295
 8007178:	b004      	add	sp, #16
 800717a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	f043 0320 	orr.w	r3, r3, #32
 8007184:	6023      	str	r3, [r4, #0]
 8007186:	4833      	ldr	r0, [pc, #204]	@ (8007254 <_printf_i+0x23c>)
 8007188:	2778      	movs	r7, #120	@ 0x78
 800718a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800718e:	6823      	ldr	r3, [r4, #0]
 8007190:	6831      	ldr	r1, [r6, #0]
 8007192:	061f      	lsls	r7, r3, #24
 8007194:	f851 5b04 	ldr.w	r5, [r1], #4
 8007198:	d402      	bmi.n	80071a0 <_printf_i+0x188>
 800719a:	065f      	lsls	r7, r3, #25
 800719c:	bf48      	it	mi
 800719e:	b2ad      	uxthmi	r5, r5
 80071a0:	6031      	str	r1, [r6, #0]
 80071a2:	07d9      	lsls	r1, r3, #31
 80071a4:	bf44      	itt	mi
 80071a6:	f043 0320 	orrmi.w	r3, r3, #32
 80071aa:	6023      	strmi	r3, [r4, #0]
 80071ac:	b11d      	cbz	r5, 80071b6 <_printf_i+0x19e>
 80071ae:	2310      	movs	r3, #16
 80071b0:	e7ac      	b.n	800710c <_printf_i+0xf4>
 80071b2:	4827      	ldr	r0, [pc, #156]	@ (8007250 <_printf_i+0x238>)
 80071b4:	e7e9      	b.n	800718a <_printf_i+0x172>
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	f023 0320 	bic.w	r3, r3, #32
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	e7f6      	b.n	80071ae <_printf_i+0x196>
 80071c0:	4616      	mov	r6, r2
 80071c2:	e7bd      	b.n	8007140 <_printf_i+0x128>
 80071c4:	6833      	ldr	r3, [r6, #0]
 80071c6:	6825      	ldr	r5, [r4, #0]
 80071c8:	6961      	ldr	r1, [r4, #20]
 80071ca:	1d18      	adds	r0, r3, #4
 80071cc:	6030      	str	r0, [r6, #0]
 80071ce:	062e      	lsls	r6, r5, #24
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	d501      	bpl.n	80071d8 <_printf_i+0x1c0>
 80071d4:	6019      	str	r1, [r3, #0]
 80071d6:	e002      	b.n	80071de <_printf_i+0x1c6>
 80071d8:	0668      	lsls	r0, r5, #25
 80071da:	d5fb      	bpl.n	80071d4 <_printf_i+0x1bc>
 80071dc:	8019      	strh	r1, [r3, #0]
 80071de:	2300      	movs	r3, #0
 80071e0:	6123      	str	r3, [r4, #16]
 80071e2:	4616      	mov	r6, r2
 80071e4:	e7bc      	b.n	8007160 <_printf_i+0x148>
 80071e6:	6833      	ldr	r3, [r6, #0]
 80071e8:	1d1a      	adds	r2, r3, #4
 80071ea:	6032      	str	r2, [r6, #0]
 80071ec:	681e      	ldr	r6, [r3, #0]
 80071ee:	6862      	ldr	r2, [r4, #4]
 80071f0:	2100      	movs	r1, #0
 80071f2:	4630      	mov	r0, r6
 80071f4:	f7f8 ffec 	bl	80001d0 <memchr>
 80071f8:	b108      	cbz	r0, 80071fe <_printf_i+0x1e6>
 80071fa:	1b80      	subs	r0, r0, r6
 80071fc:	6060      	str	r0, [r4, #4]
 80071fe:	6863      	ldr	r3, [r4, #4]
 8007200:	6123      	str	r3, [r4, #16]
 8007202:	2300      	movs	r3, #0
 8007204:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007208:	e7aa      	b.n	8007160 <_printf_i+0x148>
 800720a:	6923      	ldr	r3, [r4, #16]
 800720c:	4632      	mov	r2, r6
 800720e:	4649      	mov	r1, r9
 8007210:	4640      	mov	r0, r8
 8007212:	47d0      	blx	sl
 8007214:	3001      	adds	r0, #1
 8007216:	d0ad      	beq.n	8007174 <_printf_i+0x15c>
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	079b      	lsls	r3, r3, #30
 800721c:	d413      	bmi.n	8007246 <_printf_i+0x22e>
 800721e:	68e0      	ldr	r0, [r4, #12]
 8007220:	9b03      	ldr	r3, [sp, #12]
 8007222:	4298      	cmp	r0, r3
 8007224:	bfb8      	it	lt
 8007226:	4618      	movlt	r0, r3
 8007228:	e7a6      	b.n	8007178 <_printf_i+0x160>
 800722a:	2301      	movs	r3, #1
 800722c:	4632      	mov	r2, r6
 800722e:	4649      	mov	r1, r9
 8007230:	4640      	mov	r0, r8
 8007232:	47d0      	blx	sl
 8007234:	3001      	adds	r0, #1
 8007236:	d09d      	beq.n	8007174 <_printf_i+0x15c>
 8007238:	3501      	adds	r5, #1
 800723a:	68e3      	ldr	r3, [r4, #12]
 800723c:	9903      	ldr	r1, [sp, #12]
 800723e:	1a5b      	subs	r3, r3, r1
 8007240:	42ab      	cmp	r3, r5
 8007242:	dcf2      	bgt.n	800722a <_printf_i+0x212>
 8007244:	e7eb      	b.n	800721e <_printf_i+0x206>
 8007246:	2500      	movs	r5, #0
 8007248:	f104 0619 	add.w	r6, r4, #25
 800724c:	e7f5      	b.n	800723a <_printf_i+0x222>
 800724e:	bf00      	nop
 8007250:	0800931e 	.word	0x0800931e
 8007254:	0800932f 	.word	0x0800932f

08007258 <std>:
 8007258:	2300      	movs	r3, #0
 800725a:	b510      	push	{r4, lr}
 800725c:	4604      	mov	r4, r0
 800725e:	e9c0 3300 	strd	r3, r3, [r0]
 8007262:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007266:	6083      	str	r3, [r0, #8]
 8007268:	8181      	strh	r1, [r0, #12]
 800726a:	6643      	str	r3, [r0, #100]	@ 0x64
 800726c:	81c2      	strh	r2, [r0, #14]
 800726e:	6183      	str	r3, [r0, #24]
 8007270:	4619      	mov	r1, r3
 8007272:	2208      	movs	r2, #8
 8007274:	305c      	adds	r0, #92	@ 0x5c
 8007276:	f000 f8f4 	bl	8007462 <memset>
 800727a:	4b0d      	ldr	r3, [pc, #52]	@ (80072b0 <std+0x58>)
 800727c:	6263      	str	r3, [r4, #36]	@ 0x24
 800727e:	4b0d      	ldr	r3, [pc, #52]	@ (80072b4 <std+0x5c>)
 8007280:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007282:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <std+0x60>)
 8007284:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007286:	4b0d      	ldr	r3, [pc, #52]	@ (80072bc <std+0x64>)
 8007288:	6323      	str	r3, [r4, #48]	@ 0x30
 800728a:	4b0d      	ldr	r3, [pc, #52]	@ (80072c0 <std+0x68>)
 800728c:	6224      	str	r4, [r4, #32]
 800728e:	429c      	cmp	r4, r3
 8007290:	d006      	beq.n	80072a0 <std+0x48>
 8007292:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007296:	4294      	cmp	r4, r2
 8007298:	d002      	beq.n	80072a0 <std+0x48>
 800729a:	33d0      	adds	r3, #208	@ 0xd0
 800729c:	429c      	cmp	r4, r3
 800729e:	d105      	bne.n	80072ac <std+0x54>
 80072a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80072a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072a8:	f000 b958 	b.w	800755c <__retarget_lock_init_recursive>
 80072ac:	bd10      	pop	{r4, pc}
 80072ae:	bf00      	nop
 80072b0:	080073dd 	.word	0x080073dd
 80072b4:	080073ff 	.word	0x080073ff
 80072b8:	08007437 	.word	0x08007437
 80072bc:	0800745b 	.word	0x0800745b
 80072c0:	20000330 	.word	0x20000330

080072c4 <stdio_exit_handler>:
 80072c4:	4a02      	ldr	r2, [pc, #8]	@ (80072d0 <stdio_exit_handler+0xc>)
 80072c6:	4903      	ldr	r1, [pc, #12]	@ (80072d4 <stdio_exit_handler+0x10>)
 80072c8:	4803      	ldr	r0, [pc, #12]	@ (80072d8 <stdio_exit_handler+0x14>)
 80072ca:	f000 b869 	b.w	80073a0 <_fwalk_sglue>
 80072ce:	bf00      	nop
 80072d0:	2000000c 	.word	0x2000000c
 80072d4:	08008c0d 	.word	0x08008c0d
 80072d8:	2000001c 	.word	0x2000001c

080072dc <cleanup_stdio>:
 80072dc:	6841      	ldr	r1, [r0, #4]
 80072de:	4b0c      	ldr	r3, [pc, #48]	@ (8007310 <cleanup_stdio+0x34>)
 80072e0:	4299      	cmp	r1, r3
 80072e2:	b510      	push	{r4, lr}
 80072e4:	4604      	mov	r4, r0
 80072e6:	d001      	beq.n	80072ec <cleanup_stdio+0x10>
 80072e8:	f001 fc90 	bl	8008c0c <_fflush_r>
 80072ec:	68a1      	ldr	r1, [r4, #8]
 80072ee:	4b09      	ldr	r3, [pc, #36]	@ (8007314 <cleanup_stdio+0x38>)
 80072f0:	4299      	cmp	r1, r3
 80072f2:	d002      	beq.n	80072fa <cleanup_stdio+0x1e>
 80072f4:	4620      	mov	r0, r4
 80072f6:	f001 fc89 	bl	8008c0c <_fflush_r>
 80072fa:	68e1      	ldr	r1, [r4, #12]
 80072fc:	4b06      	ldr	r3, [pc, #24]	@ (8007318 <cleanup_stdio+0x3c>)
 80072fe:	4299      	cmp	r1, r3
 8007300:	d004      	beq.n	800730c <cleanup_stdio+0x30>
 8007302:	4620      	mov	r0, r4
 8007304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007308:	f001 bc80 	b.w	8008c0c <_fflush_r>
 800730c:	bd10      	pop	{r4, pc}
 800730e:	bf00      	nop
 8007310:	20000330 	.word	0x20000330
 8007314:	20000398 	.word	0x20000398
 8007318:	20000400 	.word	0x20000400

0800731c <global_stdio_init.part.0>:
 800731c:	b510      	push	{r4, lr}
 800731e:	4b0b      	ldr	r3, [pc, #44]	@ (800734c <global_stdio_init.part.0+0x30>)
 8007320:	4c0b      	ldr	r4, [pc, #44]	@ (8007350 <global_stdio_init.part.0+0x34>)
 8007322:	4a0c      	ldr	r2, [pc, #48]	@ (8007354 <global_stdio_init.part.0+0x38>)
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	4620      	mov	r0, r4
 8007328:	2200      	movs	r2, #0
 800732a:	2104      	movs	r1, #4
 800732c:	f7ff ff94 	bl	8007258 <std>
 8007330:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007334:	2201      	movs	r2, #1
 8007336:	2109      	movs	r1, #9
 8007338:	f7ff ff8e 	bl	8007258 <std>
 800733c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007340:	2202      	movs	r2, #2
 8007342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007346:	2112      	movs	r1, #18
 8007348:	f7ff bf86 	b.w	8007258 <std>
 800734c:	20000468 	.word	0x20000468
 8007350:	20000330 	.word	0x20000330
 8007354:	080072c5 	.word	0x080072c5

08007358 <__sfp_lock_acquire>:
 8007358:	4801      	ldr	r0, [pc, #4]	@ (8007360 <__sfp_lock_acquire+0x8>)
 800735a:	f000 b900 	b.w	800755e <__retarget_lock_acquire_recursive>
 800735e:	bf00      	nop
 8007360:	20000471 	.word	0x20000471

08007364 <__sfp_lock_release>:
 8007364:	4801      	ldr	r0, [pc, #4]	@ (800736c <__sfp_lock_release+0x8>)
 8007366:	f000 b8fb 	b.w	8007560 <__retarget_lock_release_recursive>
 800736a:	bf00      	nop
 800736c:	20000471 	.word	0x20000471

08007370 <__sinit>:
 8007370:	b510      	push	{r4, lr}
 8007372:	4604      	mov	r4, r0
 8007374:	f7ff fff0 	bl	8007358 <__sfp_lock_acquire>
 8007378:	6a23      	ldr	r3, [r4, #32]
 800737a:	b11b      	cbz	r3, 8007384 <__sinit+0x14>
 800737c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007380:	f7ff bff0 	b.w	8007364 <__sfp_lock_release>
 8007384:	4b04      	ldr	r3, [pc, #16]	@ (8007398 <__sinit+0x28>)
 8007386:	6223      	str	r3, [r4, #32]
 8007388:	4b04      	ldr	r3, [pc, #16]	@ (800739c <__sinit+0x2c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d1f5      	bne.n	800737c <__sinit+0xc>
 8007390:	f7ff ffc4 	bl	800731c <global_stdio_init.part.0>
 8007394:	e7f2      	b.n	800737c <__sinit+0xc>
 8007396:	bf00      	nop
 8007398:	080072dd 	.word	0x080072dd
 800739c:	20000468 	.word	0x20000468

080073a0 <_fwalk_sglue>:
 80073a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073a4:	4607      	mov	r7, r0
 80073a6:	4688      	mov	r8, r1
 80073a8:	4614      	mov	r4, r2
 80073aa:	2600      	movs	r6, #0
 80073ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073b0:	f1b9 0901 	subs.w	r9, r9, #1
 80073b4:	d505      	bpl.n	80073c2 <_fwalk_sglue+0x22>
 80073b6:	6824      	ldr	r4, [r4, #0]
 80073b8:	2c00      	cmp	r4, #0
 80073ba:	d1f7      	bne.n	80073ac <_fwalk_sglue+0xc>
 80073bc:	4630      	mov	r0, r6
 80073be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073c2:	89ab      	ldrh	r3, [r5, #12]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d907      	bls.n	80073d8 <_fwalk_sglue+0x38>
 80073c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073cc:	3301      	adds	r3, #1
 80073ce:	d003      	beq.n	80073d8 <_fwalk_sglue+0x38>
 80073d0:	4629      	mov	r1, r5
 80073d2:	4638      	mov	r0, r7
 80073d4:	47c0      	blx	r8
 80073d6:	4306      	orrs	r6, r0
 80073d8:	3568      	adds	r5, #104	@ 0x68
 80073da:	e7e9      	b.n	80073b0 <_fwalk_sglue+0x10>

080073dc <__sread>:
 80073dc:	b510      	push	{r4, lr}
 80073de:	460c      	mov	r4, r1
 80073e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073e4:	f000 f86c 	bl	80074c0 <_read_r>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	bfab      	itete	ge
 80073ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80073ee:	89a3      	ldrhlt	r3, [r4, #12]
 80073f0:	181b      	addge	r3, r3, r0
 80073f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80073f6:	bfac      	ite	ge
 80073f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80073fa:	81a3      	strhlt	r3, [r4, #12]
 80073fc:	bd10      	pop	{r4, pc}

080073fe <__swrite>:
 80073fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007402:	461f      	mov	r7, r3
 8007404:	898b      	ldrh	r3, [r1, #12]
 8007406:	05db      	lsls	r3, r3, #23
 8007408:	4605      	mov	r5, r0
 800740a:	460c      	mov	r4, r1
 800740c:	4616      	mov	r6, r2
 800740e:	d505      	bpl.n	800741c <__swrite+0x1e>
 8007410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007414:	2302      	movs	r3, #2
 8007416:	2200      	movs	r2, #0
 8007418:	f000 f840 	bl	800749c <_lseek_r>
 800741c:	89a3      	ldrh	r3, [r4, #12]
 800741e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007422:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007426:	81a3      	strh	r3, [r4, #12]
 8007428:	4632      	mov	r2, r6
 800742a:	463b      	mov	r3, r7
 800742c:	4628      	mov	r0, r5
 800742e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007432:	f000 b857 	b.w	80074e4 <_write_r>

08007436 <__sseek>:
 8007436:	b510      	push	{r4, lr}
 8007438:	460c      	mov	r4, r1
 800743a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800743e:	f000 f82d 	bl	800749c <_lseek_r>
 8007442:	1c43      	adds	r3, r0, #1
 8007444:	89a3      	ldrh	r3, [r4, #12]
 8007446:	bf15      	itete	ne
 8007448:	6560      	strne	r0, [r4, #84]	@ 0x54
 800744a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800744e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007452:	81a3      	strheq	r3, [r4, #12]
 8007454:	bf18      	it	ne
 8007456:	81a3      	strhne	r3, [r4, #12]
 8007458:	bd10      	pop	{r4, pc}

0800745a <__sclose>:
 800745a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745e:	f000 b80d 	b.w	800747c <_close_r>

08007462 <memset>:
 8007462:	4402      	add	r2, r0
 8007464:	4603      	mov	r3, r0
 8007466:	4293      	cmp	r3, r2
 8007468:	d100      	bne.n	800746c <memset+0xa>
 800746a:	4770      	bx	lr
 800746c:	f803 1b01 	strb.w	r1, [r3], #1
 8007470:	e7f9      	b.n	8007466 <memset+0x4>
	...

08007474 <_localeconv_r>:
 8007474:	4800      	ldr	r0, [pc, #0]	@ (8007478 <_localeconv_r+0x4>)
 8007476:	4770      	bx	lr
 8007478:	20000158 	.word	0x20000158

0800747c <_close_r>:
 800747c:	b538      	push	{r3, r4, r5, lr}
 800747e:	4d06      	ldr	r5, [pc, #24]	@ (8007498 <_close_r+0x1c>)
 8007480:	2300      	movs	r3, #0
 8007482:	4604      	mov	r4, r0
 8007484:	4608      	mov	r0, r1
 8007486:	602b      	str	r3, [r5, #0]
 8007488:	f7fa f838 	bl	80014fc <_close>
 800748c:	1c43      	adds	r3, r0, #1
 800748e:	d102      	bne.n	8007496 <_close_r+0x1a>
 8007490:	682b      	ldr	r3, [r5, #0]
 8007492:	b103      	cbz	r3, 8007496 <_close_r+0x1a>
 8007494:	6023      	str	r3, [r4, #0]
 8007496:	bd38      	pop	{r3, r4, r5, pc}
 8007498:	2000046c 	.word	0x2000046c

0800749c <_lseek_r>:
 800749c:	b538      	push	{r3, r4, r5, lr}
 800749e:	4d07      	ldr	r5, [pc, #28]	@ (80074bc <_lseek_r+0x20>)
 80074a0:	4604      	mov	r4, r0
 80074a2:	4608      	mov	r0, r1
 80074a4:	4611      	mov	r1, r2
 80074a6:	2200      	movs	r2, #0
 80074a8:	602a      	str	r2, [r5, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	f7fa f84d 	bl	800154a <_lseek>
 80074b0:	1c43      	adds	r3, r0, #1
 80074b2:	d102      	bne.n	80074ba <_lseek_r+0x1e>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	b103      	cbz	r3, 80074ba <_lseek_r+0x1e>
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	2000046c 	.word	0x2000046c

080074c0 <_read_r>:
 80074c0:	b538      	push	{r3, r4, r5, lr}
 80074c2:	4d07      	ldr	r5, [pc, #28]	@ (80074e0 <_read_r+0x20>)
 80074c4:	4604      	mov	r4, r0
 80074c6:	4608      	mov	r0, r1
 80074c8:	4611      	mov	r1, r2
 80074ca:	2200      	movs	r2, #0
 80074cc:	602a      	str	r2, [r5, #0]
 80074ce:	461a      	mov	r2, r3
 80074d0:	f7f9 ffdb 	bl	800148a <_read>
 80074d4:	1c43      	adds	r3, r0, #1
 80074d6:	d102      	bne.n	80074de <_read_r+0x1e>
 80074d8:	682b      	ldr	r3, [r5, #0]
 80074da:	b103      	cbz	r3, 80074de <_read_r+0x1e>
 80074dc:	6023      	str	r3, [r4, #0]
 80074de:	bd38      	pop	{r3, r4, r5, pc}
 80074e0:	2000046c 	.word	0x2000046c

080074e4 <_write_r>:
 80074e4:	b538      	push	{r3, r4, r5, lr}
 80074e6:	4d07      	ldr	r5, [pc, #28]	@ (8007504 <_write_r+0x20>)
 80074e8:	4604      	mov	r4, r0
 80074ea:	4608      	mov	r0, r1
 80074ec:	4611      	mov	r1, r2
 80074ee:	2200      	movs	r2, #0
 80074f0:	602a      	str	r2, [r5, #0]
 80074f2:	461a      	mov	r2, r3
 80074f4:	f7f9 ffe6 	bl	80014c4 <_write>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_write_r+0x1e>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_write_r+0x1e>
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	2000046c 	.word	0x2000046c

08007508 <__errno>:
 8007508:	4b01      	ldr	r3, [pc, #4]	@ (8007510 <__errno+0x8>)
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	20000018 	.word	0x20000018

08007514 <__libc_init_array>:
 8007514:	b570      	push	{r4, r5, r6, lr}
 8007516:	4d0d      	ldr	r5, [pc, #52]	@ (800754c <__libc_init_array+0x38>)
 8007518:	4c0d      	ldr	r4, [pc, #52]	@ (8007550 <__libc_init_array+0x3c>)
 800751a:	1b64      	subs	r4, r4, r5
 800751c:	10a4      	asrs	r4, r4, #2
 800751e:	2600      	movs	r6, #0
 8007520:	42a6      	cmp	r6, r4
 8007522:	d109      	bne.n	8007538 <__libc_init_array+0x24>
 8007524:	4d0b      	ldr	r5, [pc, #44]	@ (8007554 <__libc_init_array+0x40>)
 8007526:	4c0c      	ldr	r4, [pc, #48]	@ (8007558 <__libc_init_array+0x44>)
 8007528:	f001 febe 	bl	80092a8 <_init>
 800752c:	1b64      	subs	r4, r4, r5
 800752e:	10a4      	asrs	r4, r4, #2
 8007530:	2600      	movs	r6, #0
 8007532:	42a6      	cmp	r6, r4
 8007534:	d105      	bne.n	8007542 <__libc_init_array+0x2e>
 8007536:	bd70      	pop	{r4, r5, r6, pc}
 8007538:	f855 3b04 	ldr.w	r3, [r5], #4
 800753c:	4798      	blx	r3
 800753e:	3601      	adds	r6, #1
 8007540:	e7ee      	b.n	8007520 <__libc_init_array+0xc>
 8007542:	f855 3b04 	ldr.w	r3, [r5], #4
 8007546:	4798      	blx	r3
 8007548:	3601      	adds	r6, #1
 800754a:	e7f2      	b.n	8007532 <__libc_init_array+0x1e>
 800754c:	08009688 	.word	0x08009688
 8007550:	08009688 	.word	0x08009688
 8007554:	08009688 	.word	0x08009688
 8007558:	0800968c 	.word	0x0800968c

0800755c <__retarget_lock_init_recursive>:
 800755c:	4770      	bx	lr

0800755e <__retarget_lock_acquire_recursive>:
 800755e:	4770      	bx	lr

08007560 <__retarget_lock_release_recursive>:
 8007560:	4770      	bx	lr

08007562 <quorem>:
 8007562:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007566:	6903      	ldr	r3, [r0, #16]
 8007568:	690c      	ldr	r4, [r1, #16]
 800756a:	42a3      	cmp	r3, r4
 800756c:	4607      	mov	r7, r0
 800756e:	db7e      	blt.n	800766e <quorem+0x10c>
 8007570:	3c01      	subs	r4, #1
 8007572:	f101 0814 	add.w	r8, r1, #20
 8007576:	00a3      	lsls	r3, r4, #2
 8007578:	f100 0514 	add.w	r5, r0, #20
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007582:	9301      	str	r3, [sp, #4]
 8007584:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007588:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800758c:	3301      	adds	r3, #1
 800758e:	429a      	cmp	r2, r3
 8007590:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007594:	fbb2 f6f3 	udiv	r6, r2, r3
 8007598:	d32e      	bcc.n	80075f8 <quorem+0x96>
 800759a:	f04f 0a00 	mov.w	sl, #0
 800759e:	46c4      	mov	ip, r8
 80075a0:	46ae      	mov	lr, r5
 80075a2:	46d3      	mov	fp, sl
 80075a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80075a8:	b298      	uxth	r0, r3
 80075aa:	fb06 a000 	mla	r0, r6, r0, sl
 80075ae:	0c02      	lsrs	r2, r0, #16
 80075b0:	0c1b      	lsrs	r3, r3, #16
 80075b2:	fb06 2303 	mla	r3, r6, r3, r2
 80075b6:	f8de 2000 	ldr.w	r2, [lr]
 80075ba:	b280      	uxth	r0, r0
 80075bc:	b292      	uxth	r2, r2
 80075be:	1a12      	subs	r2, r2, r0
 80075c0:	445a      	add	r2, fp
 80075c2:	f8de 0000 	ldr.w	r0, [lr]
 80075c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80075d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80075d4:	b292      	uxth	r2, r2
 80075d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80075da:	45e1      	cmp	r9, ip
 80075dc:	f84e 2b04 	str.w	r2, [lr], #4
 80075e0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80075e4:	d2de      	bcs.n	80075a4 <quorem+0x42>
 80075e6:	9b00      	ldr	r3, [sp, #0]
 80075e8:	58eb      	ldr	r3, [r5, r3]
 80075ea:	b92b      	cbnz	r3, 80075f8 <quorem+0x96>
 80075ec:	9b01      	ldr	r3, [sp, #4]
 80075ee:	3b04      	subs	r3, #4
 80075f0:	429d      	cmp	r5, r3
 80075f2:	461a      	mov	r2, r3
 80075f4:	d32f      	bcc.n	8007656 <quorem+0xf4>
 80075f6:	613c      	str	r4, [r7, #16]
 80075f8:	4638      	mov	r0, r7
 80075fa:	f001 f97b 	bl	80088f4 <__mcmp>
 80075fe:	2800      	cmp	r0, #0
 8007600:	db25      	blt.n	800764e <quorem+0xec>
 8007602:	4629      	mov	r1, r5
 8007604:	2000      	movs	r0, #0
 8007606:	f858 2b04 	ldr.w	r2, [r8], #4
 800760a:	f8d1 c000 	ldr.w	ip, [r1]
 800760e:	fa1f fe82 	uxth.w	lr, r2
 8007612:	fa1f f38c 	uxth.w	r3, ip
 8007616:	eba3 030e 	sub.w	r3, r3, lr
 800761a:	4403      	add	r3, r0
 800761c:	0c12      	lsrs	r2, r2, #16
 800761e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007622:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007626:	b29b      	uxth	r3, r3
 8007628:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800762c:	45c1      	cmp	r9, r8
 800762e:	f841 3b04 	str.w	r3, [r1], #4
 8007632:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007636:	d2e6      	bcs.n	8007606 <quorem+0xa4>
 8007638:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800763c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007640:	b922      	cbnz	r2, 800764c <quorem+0xea>
 8007642:	3b04      	subs	r3, #4
 8007644:	429d      	cmp	r5, r3
 8007646:	461a      	mov	r2, r3
 8007648:	d30b      	bcc.n	8007662 <quorem+0x100>
 800764a:	613c      	str	r4, [r7, #16]
 800764c:	3601      	adds	r6, #1
 800764e:	4630      	mov	r0, r6
 8007650:	b003      	add	sp, #12
 8007652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007656:	6812      	ldr	r2, [r2, #0]
 8007658:	3b04      	subs	r3, #4
 800765a:	2a00      	cmp	r2, #0
 800765c:	d1cb      	bne.n	80075f6 <quorem+0x94>
 800765e:	3c01      	subs	r4, #1
 8007660:	e7c6      	b.n	80075f0 <quorem+0x8e>
 8007662:	6812      	ldr	r2, [r2, #0]
 8007664:	3b04      	subs	r3, #4
 8007666:	2a00      	cmp	r2, #0
 8007668:	d1ef      	bne.n	800764a <quorem+0xe8>
 800766a:	3c01      	subs	r4, #1
 800766c:	e7ea      	b.n	8007644 <quorem+0xe2>
 800766e:	2000      	movs	r0, #0
 8007670:	e7ee      	b.n	8007650 <quorem+0xee>
 8007672:	0000      	movs	r0, r0
 8007674:	0000      	movs	r0, r0
	...

08007678 <_dtoa_r>:
 8007678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	69c7      	ldr	r7, [r0, #28]
 800767e:	b099      	sub	sp, #100	@ 0x64
 8007680:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007684:	ec55 4b10 	vmov	r4, r5, d0
 8007688:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800768a:	9109      	str	r1, [sp, #36]	@ 0x24
 800768c:	4683      	mov	fp, r0
 800768e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007690:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007692:	b97f      	cbnz	r7, 80076b4 <_dtoa_r+0x3c>
 8007694:	2010      	movs	r0, #16
 8007696:	f000 fdfd 	bl	8008294 <malloc>
 800769a:	4602      	mov	r2, r0
 800769c:	f8cb 001c 	str.w	r0, [fp, #28]
 80076a0:	b920      	cbnz	r0, 80076ac <_dtoa_r+0x34>
 80076a2:	4ba7      	ldr	r3, [pc, #668]	@ (8007940 <_dtoa_r+0x2c8>)
 80076a4:	21ef      	movs	r1, #239	@ 0xef
 80076a6:	48a7      	ldr	r0, [pc, #668]	@ (8007944 <_dtoa_r+0x2cc>)
 80076a8:	f001 faf6 	bl	8008c98 <__assert_func>
 80076ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80076b0:	6007      	str	r7, [r0, #0]
 80076b2:	60c7      	str	r7, [r0, #12]
 80076b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80076b8:	6819      	ldr	r1, [r3, #0]
 80076ba:	b159      	cbz	r1, 80076d4 <_dtoa_r+0x5c>
 80076bc:	685a      	ldr	r2, [r3, #4]
 80076be:	604a      	str	r2, [r1, #4]
 80076c0:	2301      	movs	r3, #1
 80076c2:	4093      	lsls	r3, r2
 80076c4:	608b      	str	r3, [r1, #8]
 80076c6:	4658      	mov	r0, fp
 80076c8:	f000 feda 	bl	8008480 <_Bfree>
 80076cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80076d0:	2200      	movs	r2, #0
 80076d2:	601a      	str	r2, [r3, #0]
 80076d4:	1e2b      	subs	r3, r5, #0
 80076d6:	bfb9      	ittee	lt
 80076d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80076dc:	9303      	strlt	r3, [sp, #12]
 80076de:	2300      	movge	r3, #0
 80076e0:	6033      	strge	r3, [r6, #0]
 80076e2:	9f03      	ldr	r7, [sp, #12]
 80076e4:	4b98      	ldr	r3, [pc, #608]	@ (8007948 <_dtoa_r+0x2d0>)
 80076e6:	bfbc      	itt	lt
 80076e8:	2201      	movlt	r2, #1
 80076ea:	6032      	strlt	r2, [r6, #0]
 80076ec:	43bb      	bics	r3, r7
 80076ee:	d112      	bne.n	8007716 <_dtoa_r+0x9e>
 80076f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80076f6:	6013      	str	r3, [r2, #0]
 80076f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076fc:	4323      	orrs	r3, r4
 80076fe:	f000 854d 	beq.w	800819c <_dtoa_r+0xb24>
 8007702:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007704:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800795c <_dtoa_r+0x2e4>
 8007708:	2b00      	cmp	r3, #0
 800770a:	f000 854f 	beq.w	80081ac <_dtoa_r+0xb34>
 800770e:	f10a 0303 	add.w	r3, sl, #3
 8007712:	f000 bd49 	b.w	80081a8 <_dtoa_r+0xb30>
 8007716:	ed9d 7b02 	vldr	d7, [sp, #8]
 800771a:	2200      	movs	r2, #0
 800771c:	ec51 0b17 	vmov	r0, r1, d7
 8007720:	2300      	movs	r3, #0
 8007722:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007726:	f7f9 f9cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800772a:	4680      	mov	r8, r0
 800772c:	b158      	cbz	r0, 8007746 <_dtoa_r+0xce>
 800772e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007730:	2301      	movs	r3, #1
 8007732:	6013      	str	r3, [r2, #0]
 8007734:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007736:	b113      	cbz	r3, 800773e <_dtoa_r+0xc6>
 8007738:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800773a:	4b84      	ldr	r3, [pc, #528]	@ (800794c <_dtoa_r+0x2d4>)
 800773c:	6013      	str	r3, [r2, #0]
 800773e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007960 <_dtoa_r+0x2e8>
 8007742:	f000 bd33 	b.w	80081ac <_dtoa_r+0xb34>
 8007746:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800774a:	aa16      	add	r2, sp, #88	@ 0x58
 800774c:	a917      	add	r1, sp, #92	@ 0x5c
 800774e:	4658      	mov	r0, fp
 8007750:	f001 f980 	bl	8008a54 <__d2b>
 8007754:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007758:	4681      	mov	r9, r0
 800775a:	2e00      	cmp	r6, #0
 800775c:	d077      	beq.n	800784e <_dtoa_r+0x1d6>
 800775e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007760:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800776c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007770:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007774:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007778:	4619      	mov	r1, r3
 800777a:	2200      	movs	r2, #0
 800777c:	4b74      	ldr	r3, [pc, #464]	@ (8007950 <_dtoa_r+0x2d8>)
 800777e:	f7f8 fd83 	bl	8000288 <__aeabi_dsub>
 8007782:	a369      	add	r3, pc, #420	@ (adr r3, 8007928 <_dtoa_r+0x2b0>)
 8007784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007788:	f7f8 ff36 	bl	80005f8 <__aeabi_dmul>
 800778c:	a368      	add	r3, pc, #416	@ (adr r3, 8007930 <_dtoa_r+0x2b8>)
 800778e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007792:	f7f8 fd7b 	bl	800028c <__adddf3>
 8007796:	4604      	mov	r4, r0
 8007798:	4630      	mov	r0, r6
 800779a:	460d      	mov	r5, r1
 800779c:	f7f8 fec2 	bl	8000524 <__aeabi_i2d>
 80077a0:	a365      	add	r3, pc, #404	@ (adr r3, 8007938 <_dtoa_r+0x2c0>)
 80077a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a6:	f7f8 ff27 	bl	80005f8 <__aeabi_dmul>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4620      	mov	r0, r4
 80077b0:	4629      	mov	r1, r5
 80077b2:	f7f8 fd6b 	bl	800028c <__adddf3>
 80077b6:	4604      	mov	r4, r0
 80077b8:	460d      	mov	r5, r1
 80077ba:	f7f9 f9cd 	bl	8000b58 <__aeabi_d2iz>
 80077be:	2200      	movs	r2, #0
 80077c0:	4607      	mov	r7, r0
 80077c2:	2300      	movs	r3, #0
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f7f9 f988 	bl	8000adc <__aeabi_dcmplt>
 80077cc:	b140      	cbz	r0, 80077e0 <_dtoa_r+0x168>
 80077ce:	4638      	mov	r0, r7
 80077d0:	f7f8 fea8 	bl	8000524 <__aeabi_i2d>
 80077d4:	4622      	mov	r2, r4
 80077d6:	462b      	mov	r3, r5
 80077d8:	f7f9 f976 	bl	8000ac8 <__aeabi_dcmpeq>
 80077dc:	b900      	cbnz	r0, 80077e0 <_dtoa_r+0x168>
 80077de:	3f01      	subs	r7, #1
 80077e0:	2f16      	cmp	r7, #22
 80077e2:	d851      	bhi.n	8007888 <_dtoa_r+0x210>
 80077e4:	4b5b      	ldr	r3, [pc, #364]	@ (8007954 <_dtoa_r+0x2dc>)
 80077e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80077ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077f2:	f7f9 f973 	bl	8000adc <__aeabi_dcmplt>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	d048      	beq.n	800788c <_dtoa_r+0x214>
 80077fa:	3f01      	subs	r7, #1
 80077fc:	2300      	movs	r3, #0
 80077fe:	9312      	str	r3, [sp, #72]	@ 0x48
 8007800:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007802:	1b9b      	subs	r3, r3, r6
 8007804:	1e5a      	subs	r2, r3, #1
 8007806:	bf44      	itt	mi
 8007808:	f1c3 0801 	rsbmi	r8, r3, #1
 800780c:	2300      	movmi	r3, #0
 800780e:	9208      	str	r2, [sp, #32]
 8007810:	bf54      	ite	pl
 8007812:	f04f 0800 	movpl.w	r8, #0
 8007816:	9308      	strmi	r3, [sp, #32]
 8007818:	2f00      	cmp	r7, #0
 800781a:	db39      	blt.n	8007890 <_dtoa_r+0x218>
 800781c:	9b08      	ldr	r3, [sp, #32]
 800781e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007820:	443b      	add	r3, r7
 8007822:	9308      	str	r3, [sp, #32]
 8007824:	2300      	movs	r3, #0
 8007826:	930a      	str	r3, [sp, #40]	@ 0x28
 8007828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800782a:	2b09      	cmp	r3, #9
 800782c:	d864      	bhi.n	80078f8 <_dtoa_r+0x280>
 800782e:	2b05      	cmp	r3, #5
 8007830:	bfc4      	itt	gt
 8007832:	3b04      	subgt	r3, #4
 8007834:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007838:	f1a3 0302 	sub.w	r3, r3, #2
 800783c:	bfcc      	ite	gt
 800783e:	2400      	movgt	r4, #0
 8007840:	2401      	movle	r4, #1
 8007842:	2b03      	cmp	r3, #3
 8007844:	d863      	bhi.n	800790e <_dtoa_r+0x296>
 8007846:	e8df f003 	tbb	[pc, r3]
 800784a:	372a      	.short	0x372a
 800784c:	5535      	.short	0x5535
 800784e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007852:	441e      	add	r6, r3
 8007854:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007858:	2b20      	cmp	r3, #32
 800785a:	bfc1      	itttt	gt
 800785c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007860:	409f      	lslgt	r7, r3
 8007862:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007866:	fa24 f303 	lsrgt.w	r3, r4, r3
 800786a:	bfd6      	itet	le
 800786c:	f1c3 0320 	rsble	r3, r3, #32
 8007870:	ea47 0003 	orrgt.w	r0, r7, r3
 8007874:	fa04 f003 	lslle.w	r0, r4, r3
 8007878:	f7f8 fe44 	bl	8000504 <__aeabi_ui2d>
 800787c:	2201      	movs	r2, #1
 800787e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007882:	3e01      	subs	r6, #1
 8007884:	9214      	str	r2, [sp, #80]	@ 0x50
 8007886:	e777      	b.n	8007778 <_dtoa_r+0x100>
 8007888:	2301      	movs	r3, #1
 800788a:	e7b8      	b.n	80077fe <_dtoa_r+0x186>
 800788c:	9012      	str	r0, [sp, #72]	@ 0x48
 800788e:	e7b7      	b.n	8007800 <_dtoa_r+0x188>
 8007890:	427b      	negs	r3, r7
 8007892:	930a      	str	r3, [sp, #40]	@ 0x28
 8007894:	2300      	movs	r3, #0
 8007896:	eba8 0807 	sub.w	r8, r8, r7
 800789a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800789c:	e7c4      	b.n	8007828 <_dtoa_r+0x1b0>
 800789e:	2300      	movs	r3, #0
 80078a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	dc35      	bgt.n	8007914 <_dtoa_r+0x29c>
 80078a8:	2301      	movs	r3, #1
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	9307      	str	r3, [sp, #28]
 80078ae:	461a      	mov	r2, r3
 80078b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80078b2:	e00b      	b.n	80078cc <_dtoa_r+0x254>
 80078b4:	2301      	movs	r3, #1
 80078b6:	e7f3      	b.n	80078a0 <_dtoa_r+0x228>
 80078b8:	2300      	movs	r3, #0
 80078ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078be:	18fb      	adds	r3, r7, r3
 80078c0:	9300      	str	r3, [sp, #0]
 80078c2:	3301      	adds	r3, #1
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	9307      	str	r3, [sp, #28]
 80078c8:	bfb8      	it	lt
 80078ca:	2301      	movlt	r3, #1
 80078cc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80078d0:	2100      	movs	r1, #0
 80078d2:	2204      	movs	r2, #4
 80078d4:	f102 0514 	add.w	r5, r2, #20
 80078d8:	429d      	cmp	r5, r3
 80078da:	d91f      	bls.n	800791c <_dtoa_r+0x2a4>
 80078dc:	6041      	str	r1, [r0, #4]
 80078de:	4658      	mov	r0, fp
 80078e0:	f000 fd8e 	bl	8008400 <_Balloc>
 80078e4:	4682      	mov	sl, r0
 80078e6:	2800      	cmp	r0, #0
 80078e8:	d13c      	bne.n	8007964 <_dtoa_r+0x2ec>
 80078ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007958 <_dtoa_r+0x2e0>)
 80078ec:	4602      	mov	r2, r0
 80078ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80078f2:	e6d8      	b.n	80076a6 <_dtoa_r+0x2e>
 80078f4:	2301      	movs	r3, #1
 80078f6:	e7e0      	b.n	80078ba <_dtoa_r+0x242>
 80078f8:	2401      	movs	r4, #1
 80078fa:	2300      	movs	r3, #0
 80078fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80078fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007900:	f04f 33ff 	mov.w	r3, #4294967295
 8007904:	9300      	str	r3, [sp, #0]
 8007906:	9307      	str	r3, [sp, #28]
 8007908:	2200      	movs	r2, #0
 800790a:	2312      	movs	r3, #18
 800790c:	e7d0      	b.n	80078b0 <_dtoa_r+0x238>
 800790e:	2301      	movs	r3, #1
 8007910:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007912:	e7f5      	b.n	8007900 <_dtoa_r+0x288>
 8007914:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007916:	9300      	str	r3, [sp, #0]
 8007918:	9307      	str	r3, [sp, #28]
 800791a:	e7d7      	b.n	80078cc <_dtoa_r+0x254>
 800791c:	3101      	adds	r1, #1
 800791e:	0052      	lsls	r2, r2, #1
 8007920:	e7d8      	b.n	80078d4 <_dtoa_r+0x25c>
 8007922:	bf00      	nop
 8007924:	f3af 8000 	nop.w
 8007928:	636f4361 	.word	0x636f4361
 800792c:	3fd287a7 	.word	0x3fd287a7
 8007930:	8b60c8b3 	.word	0x8b60c8b3
 8007934:	3fc68a28 	.word	0x3fc68a28
 8007938:	509f79fb 	.word	0x509f79fb
 800793c:	3fd34413 	.word	0x3fd34413
 8007940:	0800934d 	.word	0x0800934d
 8007944:	08009364 	.word	0x08009364
 8007948:	7ff00000 	.word	0x7ff00000
 800794c:	0800931d 	.word	0x0800931d
 8007950:	3ff80000 	.word	0x3ff80000
 8007954:	08009460 	.word	0x08009460
 8007958:	080093bc 	.word	0x080093bc
 800795c:	08009349 	.word	0x08009349
 8007960:	0800931c 	.word	0x0800931c
 8007964:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007968:	6018      	str	r0, [r3, #0]
 800796a:	9b07      	ldr	r3, [sp, #28]
 800796c:	2b0e      	cmp	r3, #14
 800796e:	f200 80a4 	bhi.w	8007aba <_dtoa_r+0x442>
 8007972:	2c00      	cmp	r4, #0
 8007974:	f000 80a1 	beq.w	8007aba <_dtoa_r+0x442>
 8007978:	2f00      	cmp	r7, #0
 800797a:	dd33      	ble.n	80079e4 <_dtoa_r+0x36c>
 800797c:	4bad      	ldr	r3, [pc, #692]	@ (8007c34 <_dtoa_r+0x5bc>)
 800797e:	f007 020f 	and.w	r2, r7, #15
 8007982:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007986:	ed93 7b00 	vldr	d7, [r3]
 800798a:	05f8      	lsls	r0, r7, #23
 800798c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007990:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007994:	d516      	bpl.n	80079c4 <_dtoa_r+0x34c>
 8007996:	4ba8      	ldr	r3, [pc, #672]	@ (8007c38 <_dtoa_r+0x5c0>)
 8007998:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800799c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079a0:	f7f8 ff54 	bl	800084c <__aeabi_ddiv>
 80079a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079a8:	f004 040f 	and.w	r4, r4, #15
 80079ac:	2603      	movs	r6, #3
 80079ae:	4da2      	ldr	r5, [pc, #648]	@ (8007c38 <_dtoa_r+0x5c0>)
 80079b0:	b954      	cbnz	r4, 80079c8 <_dtoa_r+0x350>
 80079b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079ba:	f7f8 ff47 	bl	800084c <__aeabi_ddiv>
 80079be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079c2:	e028      	b.n	8007a16 <_dtoa_r+0x39e>
 80079c4:	2602      	movs	r6, #2
 80079c6:	e7f2      	b.n	80079ae <_dtoa_r+0x336>
 80079c8:	07e1      	lsls	r1, r4, #31
 80079ca:	d508      	bpl.n	80079de <_dtoa_r+0x366>
 80079cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079d4:	f7f8 fe10 	bl	80005f8 <__aeabi_dmul>
 80079d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079dc:	3601      	adds	r6, #1
 80079de:	1064      	asrs	r4, r4, #1
 80079e0:	3508      	adds	r5, #8
 80079e2:	e7e5      	b.n	80079b0 <_dtoa_r+0x338>
 80079e4:	f000 80d2 	beq.w	8007b8c <_dtoa_r+0x514>
 80079e8:	427c      	negs	r4, r7
 80079ea:	4b92      	ldr	r3, [pc, #584]	@ (8007c34 <_dtoa_r+0x5bc>)
 80079ec:	4d92      	ldr	r5, [pc, #584]	@ (8007c38 <_dtoa_r+0x5c0>)
 80079ee:	f004 020f 	and.w	r2, r4, #15
 80079f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079fe:	f7f8 fdfb 	bl	80005f8 <__aeabi_dmul>
 8007a02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a06:	1124      	asrs	r4, r4, #4
 8007a08:	2300      	movs	r3, #0
 8007a0a:	2602      	movs	r6, #2
 8007a0c:	2c00      	cmp	r4, #0
 8007a0e:	f040 80b2 	bne.w	8007b76 <_dtoa_r+0x4fe>
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d1d3      	bne.n	80079be <_dtoa_r+0x346>
 8007a16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007a18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f000 80b7 	beq.w	8007b90 <_dtoa_r+0x518>
 8007a22:	4b86      	ldr	r3, [pc, #536]	@ (8007c3c <_dtoa_r+0x5c4>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	4620      	mov	r0, r4
 8007a28:	4629      	mov	r1, r5
 8007a2a:	f7f9 f857 	bl	8000adc <__aeabi_dcmplt>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	f000 80ae 	beq.w	8007b90 <_dtoa_r+0x518>
 8007a34:	9b07      	ldr	r3, [sp, #28]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	f000 80aa 	beq.w	8007b90 <_dtoa_r+0x518>
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	dd37      	ble.n	8007ab2 <_dtoa_r+0x43a>
 8007a42:	1e7b      	subs	r3, r7, #1
 8007a44:	9304      	str	r3, [sp, #16]
 8007a46:	4620      	mov	r0, r4
 8007a48:	4b7d      	ldr	r3, [pc, #500]	@ (8007c40 <_dtoa_r+0x5c8>)
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	4629      	mov	r1, r5
 8007a4e:	f7f8 fdd3 	bl	80005f8 <__aeabi_dmul>
 8007a52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a56:	9c00      	ldr	r4, [sp, #0]
 8007a58:	3601      	adds	r6, #1
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	f7f8 fd62 	bl	8000524 <__aeabi_i2d>
 8007a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a64:	f7f8 fdc8 	bl	80005f8 <__aeabi_dmul>
 8007a68:	4b76      	ldr	r3, [pc, #472]	@ (8007c44 <_dtoa_r+0x5cc>)
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f7f8 fc0e 	bl	800028c <__adddf3>
 8007a70:	4605      	mov	r5, r0
 8007a72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007a76:	2c00      	cmp	r4, #0
 8007a78:	f040 808d 	bne.w	8007b96 <_dtoa_r+0x51e>
 8007a7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a80:	4b71      	ldr	r3, [pc, #452]	@ (8007c48 <_dtoa_r+0x5d0>)
 8007a82:	2200      	movs	r2, #0
 8007a84:	f7f8 fc00 	bl	8000288 <__aeabi_dsub>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a90:	462a      	mov	r2, r5
 8007a92:	4633      	mov	r3, r6
 8007a94:	f7f9 f840 	bl	8000b18 <__aeabi_dcmpgt>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	f040 828b 	bne.w	8007fb4 <_dtoa_r+0x93c>
 8007a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa2:	462a      	mov	r2, r5
 8007aa4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007aa8:	f7f9 f818 	bl	8000adc <__aeabi_dcmplt>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	f040 8128 	bne.w	8007d02 <_dtoa_r+0x68a>
 8007ab2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007ab6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007aba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f2c0 815a 	blt.w	8007d76 <_dtoa_r+0x6fe>
 8007ac2:	2f0e      	cmp	r7, #14
 8007ac4:	f300 8157 	bgt.w	8007d76 <_dtoa_r+0x6fe>
 8007ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8007c34 <_dtoa_r+0x5bc>)
 8007aca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ace:	ed93 7b00 	vldr	d7, [r3]
 8007ad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	ed8d 7b00 	vstr	d7, [sp]
 8007ada:	da03      	bge.n	8007ae4 <_dtoa_r+0x46c>
 8007adc:	9b07      	ldr	r3, [sp, #28]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f340 8101 	ble.w	8007ce6 <_dtoa_r+0x66e>
 8007ae4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007ae8:	4656      	mov	r6, sl
 8007aea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aee:	4620      	mov	r0, r4
 8007af0:	4629      	mov	r1, r5
 8007af2:	f7f8 feab 	bl	800084c <__aeabi_ddiv>
 8007af6:	f7f9 f82f 	bl	8000b58 <__aeabi_d2iz>
 8007afa:	4680      	mov	r8, r0
 8007afc:	f7f8 fd12 	bl	8000524 <__aeabi_i2d>
 8007b00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b04:	f7f8 fd78 	bl	80005f8 <__aeabi_dmul>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	4629      	mov	r1, r5
 8007b10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b14:	f7f8 fbb8 	bl	8000288 <__aeabi_dsub>
 8007b18:	f806 4b01 	strb.w	r4, [r6], #1
 8007b1c:	9d07      	ldr	r5, [sp, #28]
 8007b1e:	eba6 040a 	sub.w	r4, r6, sl
 8007b22:	42a5      	cmp	r5, r4
 8007b24:	4602      	mov	r2, r0
 8007b26:	460b      	mov	r3, r1
 8007b28:	f040 8117 	bne.w	8007d5a <_dtoa_r+0x6e2>
 8007b2c:	f7f8 fbae 	bl	800028c <__adddf3>
 8007b30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b34:	4604      	mov	r4, r0
 8007b36:	460d      	mov	r5, r1
 8007b38:	f7f8 ffee 	bl	8000b18 <__aeabi_dcmpgt>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	f040 80f9 	bne.w	8007d34 <_dtoa_r+0x6bc>
 8007b42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b46:	4620      	mov	r0, r4
 8007b48:	4629      	mov	r1, r5
 8007b4a:	f7f8 ffbd 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b4e:	b118      	cbz	r0, 8007b58 <_dtoa_r+0x4e0>
 8007b50:	f018 0f01 	tst.w	r8, #1
 8007b54:	f040 80ee 	bne.w	8007d34 <_dtoa_r+0x6bc>
 8007b58:	4649      	mov	r1, r9
 8007b5a:	4658      	mov	r0, fp
 8007b5c:	f000 fc90 	bl	8008480 <_Bfree>
 8007b60:	2300      	movs	r3, #0
 8007b62:	7033      	strb	r3, [r6, #0]
 8007b64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b66:	3701      	adds	r7, #1
 8007b68:	601f      	str	r7, [r3, #0]
 8007b6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 831d 	beq.w	80081ac <_dtoa_r+0xb34>
 8007b72:	601e      	str	r6, [r3, #0]
 8007b74:	e31a      	b.n	80081ac <_dtoa_r+0xb34>
 8007b76:	07e2      	lsls	r2, r4, #31
 8007b78:	d505      	bpl.n	8007b86 <_dtoa_r+0x50e>
 8007b7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b7e:	f7f8 fd3b 	bl	80005f8 <__aeabi_dmul>
 8007b82:	3601      	adds	r6, #1
 8007b84:	2301      	movs	r3, #1
 8007b86:	1064      	asrs	r4, r4, #1
 8007b88:	3508      	adds	r5, #8
 8007b8a:	e73f      	b.n	8007a0c <_dtoa_r+0x394>
 8007b8c:	2602      	movs	r6, #2
 8007b8e:	e742      	b.n	8007a16 <_dtoa_r+0x39e>
 8007b90:	9c07      	ldr	r4, [sp, #28]
 8007b92:	9704      	str	r7, [sp, #16]
 8007b94:	e761      	b.n	8007a5a <_dtoa_r+0x3e2>
 8007b96:	4b27      	ldr	r3, [pc, #156]	@ (8007c34 <_dtoa_r+0x5bc>)
 8007b98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ba2:	4454      	add	r4, sl
 8007ba4:	2900      	cmp	r1, #0
 8007ba6:	d053      	beq.n	8007c50 <_dtoa_r+0x5d8>
 8007ba8:	4928      	ldr	r1, [pc, #160]	@ (8007c4c <_dtoa_r+0x5d4>)
 8007baa:	2000      	movs	r0, #0
 8007bac:	f7f8 fe4e 	bl	800084c <__aeabi_ddiv>
 8007bb0:	4633      	mov	r3, r6
 8007bb2:	462a      	mov	r2, r5
 8007bb4:	f7f8 fb68 	bl	8000288 <__aeabi_dsub>
 8007bb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bbc:	4656      	mov	r6, sl
 8007bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bc2:	f7f8 ffc9 	bl	8000b58 <__aeabi_d2iz>
 8007bc6:	4605      	mov	r5, r0
 8007bc8:	f7f8 fcac 	bl	8000524 <__aeabi_i2d>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bd4:	f7f8 fb58 	bl	8000288 <__aeabi_dsub>
 8007bd8:	3530      	adds	r5, #48	@ 0x30
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007be2:	f806 5b01 	strb.w	r5, [r6], #1
 8007be6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007bea:	f7f8 ff77 	bl	8000adc <__aeabi_dcmplt>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d171      	bne.n	8007cd6 <_dtoa_r+0x65e>
 8007bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bf6:	4911      	ldr	r1, [pc, #68]	@ (8007c3c <_dtoa_r+0x5c4>)
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	f7f8 fb45 	bl	8000288 <__aeabi_dsub>
 8007bfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c02:	f7f8 ff6b 	bl	8000adc <__aeabi_dcmplt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	f040 8095 	bne.w	8007d36 <_dtoa_r+0x6be>
 8007c0c:	42a6      	cmp	r6, r4
 8007c0e:	f43f af50 	beq.w	8007ab2 <_dtoa_r+0x43a>
 8007c12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c16:	4b0a      	ldr	r3, [pc, #40]	@ (8007c40 <_dtoa_r+0x5c8>)
 8007c18:	2200      	movs	r2, #0
 8007c1a:	f7f8 fced 	bl	80005f8 <__aeabi_dmul>
 8007c1e:	4b08      	ldr	r3, [pc, #32]	@ (8007c40 <_dtoa_r+0x5c8>)
 8007c20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c24:	2200      	movs	r2, #0
 8007c26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c2a:	f7f8 fce5 	bl	80005f8 <__aeabi_dmul>
 8007c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c32:	e7c4      	b.n	8007bbe <_dtoa_r+0x546>
 8007c34:	08009460 	.word	0x08009460
 8007c38:	08009438 	.word	0x08009438
 8007c3c:	3ff00000 	.word	0x3ff00000
 8007c40:	40240000 	.word	0x40240000
 8007c44:	401c0000 	.word	0x401c0000
 8007c48:	40140000 	.word	0x40140000
 8007c4c:	3fe00000 	.word	0x3fe00000
 8007c50:	4631      	mov	r1, r6
 8007c52:	4628      	mov	r0, r5
 8007c54:	f7f8 fcd0 	bl	80005f8 <__aeabi_dmul>
 8007c58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c5c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007c5e:	4656      	mov	r6, sl
 8007c60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c64:	f7f8 ff78 	bl	8000b58 <__aeabi_d2iz>
 8007c68:	4605      	mov	r5, r0
 8007c6a:	f7f8 fc5b 	bl	8000524 <__aeabi_i2d>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	460b      	mov	r3, r1
 8007c72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c76:	f7f8 fb07 	bl	8000288 <__aeabi_dsub>
 8007c7a:	3530      	adds	r5, #48	@ 0x30
 8007c7c:	f806 5b01 	strb.w	r5, [r6], #1
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	42a6      	cmp	r6, r4
 8007c86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c8a:	f04f 0200 	mov.w	r2, #0
 8007c8e:	d124      	bne.n	8007cda <_dtoa_r+0x662>
 8007c90:	4bac      	ldr	r3, [pc, #688]	@ (8007f44 <_dtoa_r+0x8cc>)
 8007c92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c96:	f7f8 faf9 	bl	800028c <__adddf3>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ca2:	f7f8 ff39 	bl	8000b18 <__aeabi_dcmpgt>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d145      	bne.n	8007d36 <_dtoa_r+0x6be>
 8007caa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007cae:	49a5      	ldr	r1, [pc, #660]	@ (8007f44 <_dtoa_r+0x8cc>)
 8007cb0:	2000      	movs	r0, #0
 8007cb2:	f7f8 fae9 	bl	8000288 <__aeabi_dsub>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cbe:	f7f8 ff0d 	bl	8000adc <__aeabi_dcmplt>
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	f43f aef5 	beq.w	8007ab2 <_dtoa_r+0x43a>
 8007cc8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007cca:	1e73      	subs	r3, r6, #1
 8007ccc:	9315      	str	r3, [sp, #84]	@ 0x54
 8007cce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007cd2:	2b30      	cmp	r3, #48	@ 0x30
 8007cd4:	d0f8      	beq.n	8007cc8 <_dtoa_r+0x650>
 8007cd6:	9f04      	ldr	r7, [sp, #16]
 8007cd8:	e73e      	b.n	8007b58 <_dtoa_r+0x4e0>
 8007cda:	4b9b      	ldr	r3, [pc, #620]	@ (8007f48 <_dtoa_r+0x8d0>)
 8007cdc:	f7f8 fc8c 	bl	80005f8 <__aeabi_dmul>
 8007ce0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ce4:	e7bc      	b.n	8007c60 <_dtoa_r+0x5e8>
 8007ce6:	d10c      	bne.n	8007d02 <_dtoa_r+0x68a>
 8007ce8:	4b98      	ldr	r3, [pc, #608]	@ (8007f4c <_dtoa_r+0x8d4>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cf0:	f7f8 fc82 	bl	80005f8 <__aeabi_dmul>
 8007cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cf8:	f7f8 ff04 	bl	8000b04 <__aeabi_dcmpge>
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	f000 8157 	beq.w	8007fb0 <_dtoa_r+0x938>
 8007d02:	2400      	movs	r4, #0
 8007d04:	4625      	mov	r5, r4
 8007d06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d08:	43db      	mvns	r3, r3
 8007d0a:	9304      	str	r3, [sp, #16]
 8007d0c:	4656      	mov	r6, sl
 8007d0e:	2700      	movs	r7, #0
 8007d10:	4621      	mov	r1, r4
 8007d12:	4658      	mov	r0, fp
 8007d14:	f000 fbb4 	bl	8008480 <_Bfree>
 8007d18:	2d00      	cmp	r5, #0
 8007d1a:	d0dc      	beq.n	8007cd6 <_dtoa_r+0x65e>
 8007d1c:	b12f      	cbz	r7, 8007d2a <_dtoa_r+0x6b2>
 8007d1e:	42af      	cmp	r7, r5
 8007d20:	d003      	beq.n	8007d2a <_dtoa_r+0x6b2>
 8007d22:	4639      	mov	r1, r7
 8007d24:	4658      	mov	r0, fp
 8007d26:	f000 fbab 	bl	8008480 <_Bfree>
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	4658      	mov	r0, fp
 8007d2e:	f000 fba7 	bl	8008480 <_Bfree>
 8007d32:	e7d0      	b.n	8007cd6 <_dtoa_r+0x65e>
 8007d34:	9704      	str	r7, [sp, #16]
 8007d36:	4633      	mov	r3, r6
 8007d38:	461e      	mov	r6, r3
 8007d3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d3e:	2a39      	cmp	r2, #57	@ 0x39
 8007d40:	d107      	bne.n	8007d52 <_dtoa_r+0x6da>
 8007d42:	459a      	cmp	sl, r3
 8007d44:	d1f8      	bne.n	8007d38 <_dtoa_r+0x6c0>
 8007d46:	9a04      	ldr	r2, [sp, #16]
 8007d48:	3201      	adds	r2, #1
 8007d4a:	9204      	str	r2, [sp, #16]
 8007d4c:	2230      	movs	r2, #48	@ 0x30
 8007d4e:	f88a 2000 	strb.w	r2, [sl]
 8007d52:	781a      	ldrb	r2, [r3, #0]
 8007d54:	3201      	adds	r2, #1
 8007d56:	701a      	strb	r2, [r3, #0]
 8007d58:	e7bd      	b.n	8007cd6 <_dtoa_r+0x65e>
 8007d5a:	4b7b      	ldr	r3, [pc, #492]	@ (8007f48 <_dtoa_r+0x8d0>)
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f7f8 fc4b 	bl	80005f8 <__aeabi_dmul>
 8007d62:	2200      	movs	r2, #0
 8007d64:	2300      	movs	r3, #0
 8007d66:	4604      	mov	r4, r0
 8007d68:	460d      	mov	r5, r1
 8007d6a:	f7f8 fead 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	f43f aebb 	beq.w	8007aea <_dtoa_r+0x472>
 8007d74:	e6f0      	b.n	8007b58 <_dtoa_r+0x4e0>
 8007d76:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007d78:	2a00      	cmp	r2, #0
 8007d7a:	f000 80db 	beq.w	8007f34 <_dtoa_r+0x8bc>
 8007d7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d80:	2a01      	cmp	r2, #1
 8007d82:	f300 80bf 	bgt.w	8007f04 <_dtoa_r+0x88c>
 8007d86:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	f000 80b7 	beq.w	8007efc <_dtoa_r+0x884>
 8007d8e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007d92:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d94:	4646      	mov	r6, r8
 8007d96:	9a08      	ldr	r2, [sp, #32]
 8007d98:	2101      	movs	r1, #1
 8007d9a:	441a      	add	r2, r3
 8007d9c:	4658      	mov	r0, fp
 8007d9e:	4498      	add	r8, r3
 8007da0:	9208      	str	r2, [sp, #32]
 8007da2:	f000 fc21 	bl	80085e8 <__i2b>
 8007da6:	4605      	mov	r5, r0
 8007da8:	b15e      	cbz	r6, 8007dc2 <_dtoa_r+0x74a>
 8007daa:	9b08      	ldr	r3, [sp, #32]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	dd08      	ble.n	8007dc2 <_dtoa_r+0x74a>
 8007db0:	42b3      	cmp	r3, r6
 8007db2:	9a08      	ldr	r2, [sp, #32]
 8007db4:	bfa8      	it	ge
 8007db6:	4633      	movge	r3, r6
 8007db8:	eba8 0803 	sub.w	r8, r8, r3
 8007dbc:	1af6      	subs	r6, r6, r3
 8007dbe:	1ad3      	subs	r3, r2, r3
 8007dc0:	9308      	str	r3, [sp, #32]
 8007dc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dc4:	b1f3      	cbz	r3, 8007e04 <_dtoa_r+0x78c>
 8007dc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 80b7 	beq.w	8007f3c <_dtoa_r+0x8c4>
 8007dce:	b18c      	cbz	r4, 8007df4 <_dtoa_r+0x77c>
 8007dd0:	4629      	mov	r1, r5
 8007dd2:	4622      	mov	r2, r4
 8007dd4:	4658      	mov	r0, fp
 8007dd6:	f000 fcc7 	bl	8008768 <__pow5mult>
 8007dda:	464a      	mov	r2, r9
 8007ddc:	4601      	mov	r1, r0
 8007dde:	4605      	mov	r5, r0
 8007de0:	4658      	mov	r0, fp
 8007de2:	f000 fc17 	bl	8008614 <__multiply>
 8007de6:	4649      	mov	r1, r9
 8007de8:	9004      	str	r0, [sp, #16]
 8007dea:	4658      	mov	r0, fp
 8007dec:	f000 fb48 	bl	8008480 <_Bfree>
 8007df0:	9b04      	ldr	r3, [sp, #16]
 8007df2:	4699      	mov	r9, r3
 8007df4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007df6:	1b1a      	subs	r2, r3, r4
 8007df8:	d004      	beq.n	8007e04 <_dtoa_r+0x78c>
 8007dfa:	4649      	mov	r1, r9
 8007dfc:	4658      	mov	r0, fp
 8007dfe:	f000 fcb3 	bl	8008768 <__pow5mult>
 8007e02:	4681      	mov	r9, r0
 8007e04:	2101      	movs	r1, #1
 8007e06:	4658      	mov	r0, fp
 8007e08:	f000 fbee 	bl	80085e8 <__i2b>
 8007e0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e0e:	4604      	mov	r4, r0
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 81cf 	beq.w	80081b4 <_dtoa_r+0xb3c>
 8007e16:	461a      	mov	r2, r3
 8007e18:	4601      	mov	r1, r0
 8007e1a:	4658      	mov	r0, fp
 8007e1c:	f000 fca4 	bl	8008768 <__pow5mult>
 8007e20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	4604      	mov	r4, r0
 8007e26:	f300 8095 	bgt.w	8007f54 <_dtoa_r+0x8dc>
 8007e2a:	9b02      	ldr	r3, [sp, #8]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	f040 8087 	bne.w	8007f40 <_dtoa_r+0x8c8>
 8007e32:	9b03      	ldr	r3, [sp, #12]
 8007e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f040 8089 	bne.w	8007f50 <_dtoa_r+0x8d8>
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e44:	0d1b      	lsrs	r3, r3, #20
 8007e46:	051b      	lsls	r3, r3, #20
 8007e48:	b12b      	cbz	r3, 8007e56 <_dtoa_r+0x7de>
 8007e4a:	9b08      	ldr	r3, [sp, #32]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	9308      	str	r3, [sp, #32]
 8007e50:	f108 0801 	add.w	r8, r8, #1
 8007e54:	2301      	movs	r3, #1
 8007e56:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	f000 81b0 	beq.w	80081c0 <_dtoa_r+0xb48>
 8007e60:	6923      	ldr	r3, [r4, #16]
 8007e62:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e66:	6918      	ldr	r0, [r3, #16]
 8007e68:	f000 fb72 	bl	8008550 <__hi0bits>
 8007e6c:	f1c0 0020 	rsb	r0, r0, #32
 8007e70:	9b08      	ldr	r3, [sp, #32]
 8007e72:	4418      	add	r0, r3
 8007e74:	f010 001f 	ands.w	r0, r0, #31
 8007e78:	d077      	beq.n	8007f6a <_dtoa_r+0x8f2>
 8007e7a:	f1c0 0320 	rsb	r3, r0, #32
 8007e7e:	2b04      	cmp	r3, #4
 8007e80:	dd6b      	ble.n	8007f5a <_dtoa_r+0x8e2>
 8007e82:	9b08      	ldr	r3, [sp, #32]
 8007e84:	f1c0 001c 	rsb	r0, r0, #28
 8007e88:	4403      	add	r3, r0
 8007e8a:	4480      	add	r8, r0
 8007e8c:	4406      	add	r6, r0
 8007e8e:	9308      	str	r3, [sp, #32]
 8007e90:	f1b8 0f00 	cmp.w	r8, #0
 8007e94:	dd05      	ble.n	8007ea2 <_dtoa_r+0x82a>
 8007e96:	4649      	mov	r1, r9
 8007e98:	4642      	mov	r2, r8
 8007e9a:	4658      	mov	r0, fp
 8007e9c:	f000 fcbe 	bl	800881c <__lshift>
 8007ea0:	4681      	mov	r9, r0
 8007ea2:	9b08      	ldr	r3, [sp, #32]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	dd05      	ble.n	8007eb4 <_dtoa_r+0x83c>
 8007ea8:	4621      	mov	r1, r4
 8007eaa:	461a      	mov	r2, r3
 8007eac:	4658      	mov	r0, fp
 8007eae:	f000 fcb5 	bl	800881c <__lshift>
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d059      	beq.n	8007f6e <_dtoa_r+0x8f6>
 8007eba:	4621      	mov	r1, r4
 8007ebc:	4648      	mov	r0, r9
 8007ebe:	f000 fd19 	bl	80088f4 <__mcmp>
 8007ec2:	2800      	cmp	r0, #0
 8007ec4:	da53      	bge.n	8007f6e <_dtoa_r+0x8f6>
 8007ec6:	1e7b      	subs	r3, r7, #1
 8007ec8:	9304      	str	r3, [sp, #16]
 8007eca:	4649      	mov	r1, r9
 8007ecc:	2300      	movs	r3, #0
 8007ece:	220a      	movs	r2, #10
 8007ed0:	4658      	mov	r0, fp
 8007ed2:	f000 faf7 	bl	80084c4 <__multadd>
 8007ed6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ed8:	4681      	mov	r9, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	f000 8172 	beq.w	80081c4 <_dtoa_r+0xb4c>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	220a      	movs	r2, #10
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	f000 faec 	bl	80084c4 <__multadd>
 8007eec:	9b00      	ldr	r3, [sp, #0]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	dc67      	bgt.n	8007fc4 <_dtoa_r+0x94c>
 8007ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	dc41      	bgt.n	8007f7e <_dtoa_r+0x906>
 8007efa:	e063      	b.n	8007fc4 <_dtoa_r+0x94c>
 8007efc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007efe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007f02:	e746      	b.n	8007d92 <_dtoa_r+0x71a>
 8007f04:	9b07      	ldr	r3, [sp, #28]
 8007f06:	1e5c      	subs	r4, r3, #1
 8007f08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f0a:	42a3      	cmp	r3, r4
 8007f0c:	bfbf      	itttt	lt
 8007f0e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007f10:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007f12:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007f14:	1ae3      	sublt	r3, r4, r3
 8007f16:	bfb4      	ite	lt
 8007f18:	18d2      	addlt	r2, r2, r3
 8007f1a:	1b1c      	subge	r4, r3, r4
 8007f1c:	9b07      	ldr	r3, [sp, #28]
 8007f1e:	bfbc      	itt	lt
 8007f20:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007f22:	2400      	movlt	r4, #0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	bfb5      	itete	lt
 8007f28:	eba8 0603 	sublt.w	r6, r8, r3
 8007f2c:	9b07      	ldrge	r3, [sp, #28]
 8007f2e:	2300      	movlt	r3, #0
 8007f30:	4646      	movge	r6, r8
 8007f32:	e730      	b.n	8007d96 <_dtoa_r+0x71e>
 8007f34:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f36:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007f38:	4646      	mov	r6, r8
 8007f3a:	e735      	b.n	8007da8 <_dtoa_r+0x730>
 8007f3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f3e:	e75c      	b.n	8007dfa <_dtoa_r+0x782>
 8007f40:	2300      	movs	r3, #0
 8007f42:	e788      	b.n	8007e56 <_dtoa_r+0x7de>
 8007f44:	3fe00000 	.word	0x3fe00000
 8007f48:	40240000 	.word	0x40240000
 8007f4c:	40140000 	.word	0x40140000
 8007f50:	9b02      	ldr	r3, [sp, #8]
 8007f52:	e780      	b.n	8007e56 <_dtoa_r+0x7de>
 8007f54:	2300      	movs	r3, #0
 8007f56:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f58:	e782      	b.n	8007e60 <_dtoa_r+0x7e8>
 8007f5a:	d099      	beq.n	8007e90 <_dtoa_r+0x818>
 8007f5c:	9a08      	ldr	r2, [sp, #32]
 8007f5e:	331c      	adds	r3, #28
 8007f60:	441a      	add	r2, r3
 8007f62:	4498      	add	r8, r3
 8007f64:	441e      	add	r6, r3
 8007f66:	9208      	str	r2, [sp, #32]
 8007f68:	e792      	b.n	8007e90 <_dtoa_r+0x818>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	e7f6      	b.n	8007f5c <_dtoa_r+0x8e4>
 8007f6e:	9b07      	ldr	r3, [sp, #28]
 8007f70:	9704      	str	r7, [sp, #16]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	dc20      	bgt.n	8007fb8 <_dtoa_r+0x940>
 8007f76:	9300      	str	r3, [sp, #0]
 8007f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	dd1e      	ble.n	8007fbc <_dtoa_r+0x944>
 8007f7e:	9b00      	ldr	r3, [sp, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f47f aec0 	bne.w	8007d06 <_dtoa_r+0x68e>
 8007f86:	4621      	mov	r1, r4
 8007f88:	2205      	movs	r2, #5
 8007f8a:	4658      	mov	r0, fp
 8007f8c:	f000 fa9a 	bl	80084c4 <__multadd>
 8007f90:	4601      	mov	r1, r0
 8007f92:	4604      	mov	r4, r0
 8007f94:	4648      	mov	r0, r9
 8007f96:	f000 fcad 	bl	80088f4 <__mcmp>
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	f77f aeb3 	ble.w	8007d06 <_dtoa_r+0x68e>
 8007fa0:	4656      	mov	r6, sl
 8007fa2:	2331      	movs	r3, #49	@ 0x31
 8007fa4:	f806 3b01 	strb.w	r3, [r6], #1
 8007fa8:	9b04      	ldr	r3, [sp, #16]
 8007faa:	3301      	adds	r3, #1
 8007fac:	9304      	str	r3, [sp, #16]
 8007fae:	e6ae      	b.n	8007d0e <_dtoa_r+0x696>
 8007fb0:	9c07      	ldr	r4, [sp, #28]
 8007fb2:	9704      	str	r7, [sp, #16]
 8007fb4:	4625      	mov	r5, r4
 8007fb6:	e7f3      	b.n	8007fa0 <_dtoa_r+0x928>
 8007fb8:	9b07      	ldr	r3, [sp, #28]
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	f000 8104 	beq.w	80081cc <_dtoa_r+0xb54>
 8007fc4:	2e00      	cmp	r6, #0
 8007fc6:	dd05      	ble.n	8007fd4 <_dtoa_r+0x95c>
 8007fc8:	4629      	mov	r1, r5
 8007fca:	4632      	mov	r2, r6
 8007fcc:	4658      	mov	r0, fp
 8007fce:	f000 fc25 	bl	800881c <__lshift>
 8007fd2:	4605      	mov	r5, r0
 8007fd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d05a      	beq.n	8008090 <_dtoa_r+0xa18>
 8007fda:	6869      	ldr	r1, [r5, #4]
 8007fdc:	4658      	mov	r0, fp
 8007fde:	f000 fa0f 	bl	8008400 <_Balloc>
 8007fe2:	4606      	mov	r6, r0
 8007fe4:	b928      	cbnz	r0, 8007ff2 <_dtoa_r+0x97a>
 8007fe6:	4b84      	ldr	r3, [pc, #528]	@ (80081f8 <_dtoa_r+0xb80>)
 8007fe8:	4602      	mov	r2, r0
 8007fea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007fee:	f7ff bb5a 	b.w	80076a6 <_dtoa_r+0x2e>
 8007ff2:	692a      	ldr	r2, [r5, #16]
 8007ff4:	3202      	adds	r2, #2
 8007ff6:	0092      	lsls	r2, r2, #2
 8007ff8:	f105 010c 	add.w	r1, r5, #12
 8007ffc:	300c      	adds	r0, #12
 8007ffe:	f000 fe3d 	bl	8008c7c <memcpy>
 8008002:	2201      	movs	r2, #1
 8008004:	4631      	mov	r1, r6
 8008006:	4658      	mov	r0, fp
 8008008:	f000 fc08 	bl	800881c <__lshift>
 800800c:	f10a 0301 	add.w	r3, sl, #1
 8008010:	9307      	str	r3, [sp, #28]
 8008012:	9b00      	ldr	r3, [sp, #0]
 8008014:	4453      	add	r3, sl
 8008016:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008018:	9b02      	ldr	r3, [sp, #8]
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	462f      	mov	r7, r5
 8008020:	930a      	str	r3, [sp, #40]	@ 0x28
 8008022:	4605      	mov	r5, r0
 8008024:	9b07      	ldr	r3, [sp, #28]
 8008026:	4621      	mov	r1, r4
 8008028:	3b01      	subs	r3, #1
 800802a:	4648      	mov	r0, r9
 800802c:	9300      	str	r3, [sp, #0]
 800802e:	f7ff fa98 	bl	8007562 <quorem>
 8008032:	4639      	mov	r1, r7
 8008034:	9002      	str	r0, [sp, #8]
 8008036:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800803a:	4648      	mov	r0, r9
 800803c:	f000 fc5a 	bl	80088f4 <__mcmp>
 8008040:	462a      	mov	r2, r5
 8008042:	9008      	str	r0, [sp, #32]
 8008044:	4621      	mov	r1, r4
 8008046:	4658      	mov	r0, fp
 8008048:	f000 fc70 	bl	800892c <__mdiff>
 800804c:	68c2      	ldr	r2, [r0, #12]
 800804e:	4606      	mov	r6, r0
 8008050:	bb02      	cbnz	r2, 8008094 <_dtoa_r+0xa1c>
 8008052:	4601      	mov	r1, r0
 8008054:	4648      	mov	r0, r9
 8008056:	f000 fc4d 	bl	80088f4 <__mcmp>
 800805a:	4602      	mov	r2, r0
 800805c:	4631      	mov	r1, r6
 800805e:	4658      	mov	r0, fp
 8008060:	920e      	str	r2, [sp, #56]	@ 0x38
 8008062:	f000 fa0d 	bl	8008480 <_Bfree>
 8008066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008068:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800806a:	9e07      	ldr	r6, [sp, #28]
 800806c:	ea43 0102 	orr.w	r1, r3, r2
 8008070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008072:	4319      	orrs	r1, r3
 8008074:	d110      	bne.n	8008098 <_dtoa_r+0xa20>
 8008076:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800807a:	d029      	beq.n	80080d0 <_dtoa_r+0xa58>
 800807c:	9b08      	ldr	r3, [sp, #32]
 800807e:	2b00      	cmp	r3, #0
 8008080:	dd02      	ble.n	8008088 <_dtoa_r+0xa10>
 8008082:	9b02      	ldr	r3, [sp, #8]
 8008084:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008088:	9b00      	ldr	r3, [sp, #0]
 800808a:	f883 8000 	strb.w	r8, [r3]
 800808e:	e63f      	b.n	8007d10 <_dtoa_r+0x698>
 8008090:	4628      	mov	r0, r5
 8008092:	e7bb      	b.n	800800c <_dtoa_r+0x994>
 8008094:	2201      	movs	r2, #1
 8008096:	e7e1      	b.n	800805c <_dtoa_r+0x9e4>
 8008098:	9b08      	ldr	r3, [sp, #32]
 800809a:	2b00      	cmp	r3, #0
 800809c:	db04      	blt.n	80080a8 <_dtoa_r+0xa30>
 800809e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080a0:	430b      	orrs	r3, r1
 80080a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80080a4:	430b      	orrs	r3, r1
 80080a6:	d120      	bne.n	80080ea <_dtoa_r+0xa72>
 80080a8:	2a00      	cmp	r2, #0
 80080aa:	dded      	ble.n	8008088 <_dtoa_r+0xa10>
 80080ac:	4649      	mov	r1, r9
 80080ae:	2201      	movs	r2, #1
 80080b0:	4658      	mov	r0, fp
 80080b2:	f000 fbb3 	bl	800881c <__lshift>
 80080b6:	4621      	mov	r1, r4
 80080b8:	4681      	mov	r9, r0
 80080ba:	f000 fc1b 	bl	80088f4 <__mcmp>
 80080be:	2800      	cmp	r0, #0
 80080c0:	dc03      	bgt.n	80080ca <_dtoa_r+0xa52>
 80080c2:	d1e1      	bne.n	8008088 <_dtoa_r+0xa10>
 80080c4:	f018 0f01 	tst.w	r8, #1
 80080c8:	d0de      	beq.n	8008088 <_dtoa_r+0xa10>
 80080ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80080ce:	d1d8      	bne.n	8008082 <_dtoa_r+0xa0a>
 80080d0:	9a00      	ldr	r2, [sp, #0]
 80080d2:	2339      	movs	r3, #57	@ 0x39
 80080d4:	7013      	strb	r3, [r2, #0]
 80080d6:	4633      	mov	r3, r6
 80080d8:	461e      	mov	r6, r3
 80080da:	3b01      	subs	r3, #1
 80080dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80080e0:	2a39      	cmp	r2, #57	@ 0x39
 80080e2:	d052      	beq.n	800818a <_dtoa_r+0xb12>
 80080e4:	3201      	adds	r2, #1
 80080e6:	701a      	strb	r2, [r3, #0]
 80080e8:	e612      	b.n	8007d10 <_dtoa_r+0x698>
 80080ea:	2a00      	cmp	r2, #0
 80080ec:	dd07      	ble.n	80080fe <_dtoa_r+0xa86>
 80080ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80080f2:	d0ed      	beq.n	80080d0 <_dtoa_r+0xa58>
 80080f4:	9a00      	ldr	r2, [sp, #0]
 80080f6:	f108 0301 	add.w	r3, r8, #1
 80080fa:	7013      	strb	r3, [r2, #0]
 80080fc:	e608      	b.n	8007d10 <_dtoa_r+0x698>
 80080fe:	9b07      	ldr	r3, [sp, #28]
 8008100:	9a07      	ldr	r2, [sp, #28]
 8008102:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008106:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008108:	4293      	cmp	r3, r2
 800810a:	d028      	beq.n	800815e <_dtoa_r+0xae6>
 800810c:	4649      	mov	r1, r9
 800810e:	2300      	movs	r3, #0
 8008110:	220a      	movs	r2, #10
 8008112:	4658      	mov	r0, fp
 8008114:	f000 f9d6 	bl	80084c4 <__multadd>
 8008118:	42af      	cmp	r7, r5
 800811a:	4681      	mov	r9, r0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	f04f 020a 	mov.w	r2, #10
 8008124:	4639      	mov	r1, r7
 8008126:	4658      	mov	r0, fp
 8008128:	d107      	bne.n	800813a <_dtoa_r+0xac2>
 800812a:	f000 f9cb 	bl	80084c4 <__multadd>
 800812e:	4607      	mov	r7, r0
 8008130:	4605      	mov	r5, r0
 8008132:	9b07      	ldr	r3, [sp, #28]
 8008134:	3301      	adds	r3, #1
 8008136:	9307      	str	r3, [sp, #28]
 8008138:	e774      	b.n	8008024 <_dtoa_r+0x9ac>
 800813a:	f000 f9c3 	bl	80084c4 <__multadd>
 800813e:	4629      	mov	r1, r5
 8008140:	4607      	mov	r7, r0
 8008142:	2300      	movs	r3, #0
 8008144:	220a      	movs	r2, #10
 8008146:	4658      	mov	r0, fp
 8008148:	f000 f9bc 	bl	80084c4 <__multadd>
 800814c:	4605      	mov	r5, r0
 800814e:	e7f0      	b.n	8008132 <_dtoa_r+0xaba>
 8008150:	9b00      	ldr	r3, [sp, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	bfcc      	ite	gt
 8008156:	461e      	movgt	r6, r3
 8008158:	2601      	movle	r6, #1
 800815a:	4456      	add	r6, sl
 800815c:	2700      	movs	r7, #0
 800815e:	4649      	mov	r1, r9
 8008160:	2201      	movs	r2, #1
 8008162:	4658      	mov	r0, fp
 8008164:	f000 fb5a 	bl	800881c <__lshift>
 8008168:	4621      	mov	r1, r4
 800816a:	4681      	mov	r9, r0
 800816c:	f000 fbc2 	bl	80088f4 <__mcmp>
 8008170:	2800      	cmp	r0, #0
 8008172:	dcb0      	bgt.n	80080d6 <_dtoa_r+0xa5e>
 8008174:	d102      	bne.n	800817c <_dtoa_r+0xb04>
 8008176:	f018 0f01 	tst.w	r8, #1
 800817a:	d1ac      	bne.n	80080d6 <_dtoa_r+0xa5e>
 800817c:	4633      	mov	r3, r6
 800817e:	461e      	mov	r6, r3
 8008180:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008184:	2a30      	cmp	r2, #48	@ 0x30
 8008186:	d0fa      	beq.n	800817e <_dtoa_r+0xb06>
 8008188:	e5c2      	b.n	8007d10 <_dtoa_r+0x698>
 800818a:	459a      	cmp	sl, r3
 800818c:	d1a4      	bne.n	80080d8 <_dtoa_r+0xa60>
 800818e:	9b04      	ldr	r3, [sp, #16]
 8008190:	3301      	adds	r3, #1
 8008192:	9304      	str	r3, [sp, #16]
 8008194:	2331      	movs	r3, #49	@ 0x31
 8008196:	f88a 3000 	strb.w	r3, [sl]
 800819a:	e5b9      	b.n	8007d10 <_dtoa_r+0x698>
 800819c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800819e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80081fc <_dtoa_r+0xb84>
 80081a2:	b11b      	cbz	r3, 80081ac <_dtoa_r+0xb34>
 80081a4:	f10a 0308 	add.w	r3, sl, #8
 80081a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80081aa:	6013      	str	r3, [r2, #0]
 80081ac:	4650      	mov	r0, sl
 80081ae:	b019      	add	sp, #100	@ 0x64
 80081b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	f77f ae37 	ble.w	8007e2a <_dtoa_r+0x7b2>
 80081bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081be:	930a      	str	r3, [sp, #40]	@ 0x28
 80081c0:	2001      	movs	r0, #1
 80081c2:	e655      	b.n	8007e70 <_dtoa_r+0x7f8>
 80081c4:	9b00      	ldr	r3, [sp, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f77f aed6 	ble.w	8007f78 <_dtoa_r+0x900>
 80081cc:	4656      	mov	r6, sl
 80081ce:	4621      	mov	r1, r4
 80081d0:	4648      	mov	r0, r9
 80081d2:	f7ff f9c6 	bl	8007562 <quorem>
 80081d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80081da:	f806 8b01 	strb.w	r8, [r6], #1
 80081de:	9b00      	ldr	r3, [sp, #0]
 80081e0:	eba6 020a 	sub.w	r2, r6, sl
 80081e4:	4293      	cmp	r3, r2
 80081e6:	ddb3      	ble.n	8008150 <_dtoa_r+0xad8>
 80081e8:	4649      	mov	r1, r9
 80081ea:	2300      	movs	r3, #0
 80081ec:	220a      	movs	r2, #10
 80081ee:	4658      	mov	r0, fp
 80081f0:	f000 f968 	bl	80084c4 <__multadd>
 80081f4:	4681      	mov	r9, r0
 80081f6:	e7ea      	b.n	80081ce <_dtoa_r+0xb56>
 80081f8:	080093bc 	.word	0x080093bc
 80081fc:	08009340 	.word	0x08009340

08008200 <_free_r>:
 8008200:	b538      	push	{r3, r4, r5, lr}
 8008202:	4605      	mov	r5, r0
 8008204:	2900      	cmp	r1, #0
 8008206:	d041      	beq.n	800828c <_free_r+0x8c>
 8008208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800820c:	1f0c      	subs	r4, r1, #4
 800820e:	2b00      	cmp	r3, #0
 8008210:	bfb8      	it	lt
 8008212:	18e4      	addlt	r4, r4, r3
 8008214:	f000 f8e8 	bl	80083e8 <__malloc_lock>
 8008218:	4a1d      	ldr	r2, [pc, #116]	@ (8008290 <_free_r+0x90>)
 800821a:	6813      	ldr	r3, [r2, #0]
 800821c:	b933      	cbnz	r3, 800822c <_free_r+0x2c>
 800821e:	6063      	str	r3, [r4, #4]
 8008220:	6014      	str	r4, [r2, #0]
 8008222:	4628      	mov	r0, r5
 8008224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008228:	f000 b8e4 	b.w	80083f4 <__malloc_unlock>
 800822c:	42a3      	cmp	r3, r4
 800822e:	d908      	bls.n	8008242 <_free_r+0x42>
 8008230:	6820      	ldr	r0, [r4, #0]
 8008232:	1821      	adds	r1, r4, r0
 8008234:	428b      	cmp	r3, r1
 8008236:	bf01      	itttt	eq
 8008238:	6819      	ldreq	r1, [r3, #0]
 800823a:	685b      	ldreq	r3, [r3, #4]
 800823c:	1809      	addeq	r1, r1, r0
 800823e:	6021      	streq	r1, [r4, #0]
 8008240:	e7ed      	b.n	800821e <_free_r+0x1e>
 8008242:	461a      	mov	r2, r3
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	b10b      	cbz	r3, 800824c <_free_r+0x4c>
 8008248:	42a3      	cmp	r3, r4
 800824a:	d9fa      	bls.n	8008242 <_free_r+0x42>
 800824c:	6811      	ldr	r1, [r2, #0]
 800824e:	1850      	adds	r0, r2, r1
 8008250:	42a0      	cmp	r0, r4
 8008252:	d10b      	bne.n	800826c <_free_r+0x6c>
 8008254:	6820      	ldr	r0, [r4, #0]
 8008256:	4401      	add	r1, r0
 8008258:	1850      	adds	r0, r2, r1
 800825a:	4283      	cmp	r3, r0
 800825c:	6011      	str	r1, [r2, #0]
 800825e:	d1e0      	bne.n	8008222 <_free_r+0x22>
 8008260:	6818      	ldr	r0, [r3, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	6053      	str	r3, [r2, #4]
 8008266:	4408      	add	r0, r1
 8008268:	6010      	str	r0, [r2, #0]
 800826a:	e7da      	b.n	8008222 <_free_r+0x22>
 800826c:	d902      	bls.n	8008274 <_free_r+0x74>
 800826e:	230c      	movs	r3, #12
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	e7d6      	b.n	8008222 <_free_r+0x22>
 8008274:	6820      	ldr	r0, [r4, #0]
 8008276:	1821      	adds	r1, r4, r0
 8008278:	428b      	cmp	r3, r1
 800827a:	bf04      	itt	eq
 800827c:	6819      	ldreq	r1, [r3, #0]
 800827e:	685b      	ldreq	r3, [r3, #4]
 8008280:	6063      	str	r3, [r4, #4]
 8008282:	bf04      	itt	eq
 8008284:	1809      	addeq	r1, r1, r0
 8008286:	6021      	streq	r1, [r4, #0]
 8008288:	6054      	str	r4, [r2, #4]
 800828a:	e7ca      	b.n	8008222 <_free_r+0x22>
 800828c:	bd38      	pop	{r3, r4, r5, pc}
 800828e:	bf00      	nop
 8008290:	20000478 	.word	0x20000478

08008294 <malloc>:
 8008294:	4b02      	ldr	r3, [pc, #8]	@ (80082a0 <malloc+0xc>)
 8008296:	4601      	mov	r1, r0
 8008298:	6818      	ldr	r0, [r3, #0]
 800829a:	f000 b825 	b.w	80082e8 <_malloc_r>
 800829e:	bf00      	nop
 80082a0:	20000018 	.word	0x20000018

080082a4 <sbrk_aligned>:
 80082a4:	b570      	push	{r4, r5, r6, lr}
 80082a6:	4e0f      	ldr	r6, [pc, #60]	@ (80082e4 <sbrk_aligned+0x40>)
 80082a8:	460c      	mov	r4, r1
 80082aa:	6831      	ldr	r1, [r6, #0]
 80082ac:	4605      	mov	r5, r0
 80082ae:	b911      	cbnz	r1, 80082b6 <sbrk_aligned+0x12>
 80082b0:	f000 fcd4 	bl	8008c5c <_sbrk_r>
 80082b4:	6030      	str	r0, [r6, #0]
 80082b6:	4621      	mov	r1, r4
 80082b8:	4628      	mov	r0, r5
 80082ba:	f000 fccf 	bl	8008c5c <_sbrk_r>
 80082be:	1c43      	adds	r3, r0, #1
 80082c0:	d103      	bne.n	80082ca <sbrk_aligned+0x26>
 80082c2:	f04f 34ff 	mov.w	r4, #4294967295
 80082c6:	4620      	mov	r0, r4
 80082c8:	bd70      	pop	{r4, r5, r6, pc}
 80082ca:	1cc4      	adds	r4, r0, #3
 80082cc:	f024 0403 	bic.w	r4, r4, #3
 80082d0:	42a0      	cmp	r0, r4
 80082d2:	d0f8      	beq.n	80082c6 <sbrk_aligned+0x22>
 80082d4:	1a21      	subs	r1, r4, r0
 80082d6:	4628      	mov	r0, r5
 80082d8:	f000 fcc0 	bl	8008c5c <_sbrk_r>
 80082dc:	3001      	adds	r0, #1
 80082de:	d1f2      	bne.n	80082c6 <sbrk_aligned+0x22>
 80082e0:	e7ef      	b.n	80082c2 <sbrk_aligned+0x1e>
 80082e2:	bf00      	nop
 80082e4:	20000474 	.word	0x20000474

080082e8 <_malloc_r>:
 80082e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082ec:	1ccd      	adds	r5, r1, #3
 80082ee:	f025 0503 	bic.w	r5, r5, #3
 80082f2:	3508      	adds	r5, #8
 80082f4:	2d0c      	cmp	r5, #12
 80082f6:	bf38      	it	cc
 80082f8:	250c      	movcc	r5, #12
 80082fa:	2d00      	cmp	r5, #0
 80082fc:	4606      	mov	r6, r0
 80082fe:	db01      	blt.n	8008304 <_malloc_r+0x1c>
 8008300:	42a9      	cmp	r1, r5
 8008302:	d904      	bls.n	800830e <_malloc_r+0x26>
 8008304:	230c      	movs	r3, #12
 8008306:	6033      	str	r3, [r6, #0]
 8008308:	2000      	movs	r0, #0
 800830a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800830e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083e4 <_malloc_r+0xfc>
 8008312:	f000 f869 	bl	80083e8 <__malloc_lock>
 8008316:	f8d8 3000 	ldr.w	r3, [r8]
 800831a:	461c      	mov	r4, r3
 800831c:	bb44      	cbnz	r4, 8008370 <_malloc_r+0x88>
 800831e:	4629      	mov	r1, r5
 8008320:	4630      	mov	r0, r6
 8008322:	f7ff ffbf 	bl	80082a4 <sbrk_aligned>
 8008326:	1c43      	adds	r3, r0, #1
 8008328:	4604      	mov	r4, r0
 800832a:	d158      	bne.n	80083de <_malloc_r+0xf6>
 800832c:	f8d8 4000 	ldr.w	r4, [r8]
 8008330:	4627      	mov	r7, r4
 8008332:	2f00      	cmp	r7, #0
 8008334:	d143      	bne.n	80083be <_malloc_r+0xd6>
 8008336:	2c00      	cmp	r4, #0
 8008338:	d04b      	beq.n	80083d2 <_malloc_r+0xea>
 800833a:	6823      	ldr	r3, [r4, #0]
 800833c:	4639      	mov	r1, r7
 800833e:	4630      	mov	r0, r6
 8008340:	eb04 0903 	add.w	r9, r4, r3
 8008344:	f000 fc8a 	bl	8008c5c <_sbrk_r>
 8008348:	4581      	cmp	r9, r0
 800834a:	d142      	bne.n	80083d2 <_malloc_r+0xea>
 800834c:	6821      	ldr	r1, [r4, #0]
 800834e:	1a6d      	subs	r5, r5, r1
 8008350:	4629      	mov	r1, r5
 8008352:	4630      	mov	r0, r6
 8008354:	f7ff ffa6 	bl	80082a4 <sbrk_aligned>
 8008358:	3001      	adds	r0, #1
 800835a:	d03a      	beq.n	80083d2 <_malloc_r+0xea>
 800835c:	6823      	ldr	r3, [r4, #0]
 800835e:	442b      	add	r3, r5
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	f8d8 3000 	ldr.w	r3, [r8]
 8008366:	685a      	ldr	r2, [r3, #4]
 8008368:	bb62      	cbnz	r2, 80083c4 <_malloc_r+0xdc>
 800836a:	f8c8 7000 	str.w	r7, [r8]
 800836e:	e00f      	b.n	8008390 <_malloc_r+0xa8>
 8008370:	6822      	ldr	r2, [r4, #0]
 8008372:	1b52      	subs	r2, r2, r5
 8008374:	d420      	bmi.n	80083b8 <_malloc_r+0xd0>
 8008376:	2a0b      	cmp	r2, #11
 8008378:	d917      	bls.n	80083aa <_malloc_r+0xc2>
 800837a:	1961      	adds	r1, r4, r5
 800837c:	42a3      	cmp	r3, r4
 800837e:	6025      	str	r5, [r4, #0]
 8008380:	bf18      	it	ne
 8008382:	6059      	strne	r1, [r3, #4]
 8008384:	6863      	ldr	r3, [r4, #4]
 8008386:	bf08      	it	eq
 8008388:	f8c8 1000 	streq.w	r1, [r8]
 800838c:	5162      	str	r2, [r4, r5]
 800838e:	604b      	str	r3, [r1, #4]
 8008390:	4630      	mov	r0, r6
 8008392:	f000 f82f 	bl	80083f4 <__malloc_unlock>
 8008396:	f104 000b 	add.w	r0, r4, #11
 800839a:	1d23      	adds	r3, r4, #4
 800839c:	f020 0007 	bic.w	r0, r0, #7
 80083a0:	1ac2      	subs	r2, r0, r3
 80083a2:	bf1c      	itt	ne
 80083a4:	1a1b      	subne	r3, r3, r0
 80083a6:	50a3      	strne	r3, [r4, r2]
 80083a8:	e7af      	b.n	800830a <_malloc_r+0x22>
 80083aa:	6862      	ldr	r2, [r4, #4]
 80083ac:	42a3      	cmp	r3, r4
 80083ae:	bf0c      	ite	eq
 80083b0:	f8c8 2000 	streq.w	r2, [r8]
 80083b4:	605a      	strne	r2, [r3, #4]
 80083b6:	e7eb      	b.n	8008390 <_malloc_r+0xa8>
 80083b8:	4623      	mov	r3, r4
 80083ba:	6864      	ldr	r4, [r4, #4]
 80083bc:	e7ae      	b.n	800831c <_malloc_r+0x34>
 80083be:	463c      	mov	r4, r7
 80083c0:	687f      	ldr	r7, [r7, #4]
 80083c2:	e7b6      	b.n	8008332 <_malloc_r+0x4a>
 80083c4:	461a      	mov	r2, r3
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	42a3      	cmp	r3, r4
 80083ca:	d1fb      	bne.n	80083c4 <_malloc_r+0xdc>
 80083cc:	2300      	movs	r3, #0
 80083ce:	6053      	str	r3, [r2, #4]
 80083d0:	e7de      	b.n	8008390 <_malloc_r+0xa8>
 80083d2:	230c      	movs	r3, #12
 80083d4:	6033      	str	r3, [r6, #0]
 80083d6:	4630      	mov	r0, r6
 80083d8:	f000 f80c 	bl	80083f4 <__malloc_unlock>
 80083dc:	e794      	b.n	8008308 <_malloc_r+0x20>
 80083de:	6005      	str	r5, [r0, #0]
 80083e0:	e7d6      	b.n	8008390 <_malloc_r+0xa8>
 80083e2:	bf00      	nop
 80083e4:	20000478 	.word	0x20000478

080083e8 <__malloc_lock>:
 80083e8:	4801      	ldr	r0, [pc, #4]	@ (80083f0 <__malloc_lock+0x8>)
 80083ea:	f7ff b8b8 	b.w	800755e <__retarget_lock_acquire_recursive>
 80083ee:	bf00      	nop
 80083f0:	20000470 	.word	0x20000470

080083f4 <__malloc_unlock>:
 80083f4:	4801      	ldr	r0, [pc, #4]	@ (80083fc <__malloc_unlock+0x8>)
 80083f6:	f7ff b8b3 	b.w	8007560 <__retarget_lock_release_recursive>
 80083fa:	bf00      	nop
 80083fc:	20000470 	.word	0x20000470

08008400 <_Balloc>:
 8008400:	b570      	push	{r4, r5, r6, lr}
 8008402:	69c6      	ldr	r6, [r0, #28]
 8008404:	4604      	mov	r4, r0
 8008406:	460d      	mov	r5, r1
 8008408:	b976      	cbnz	r6, 8008428 <_Balloc+0x28>
 800840a:	2010      	movs	r0, #16
 800840c:	f7ff ff42 	bl	8008294 <malloc>
 8008410:	4602      	mov	r2, r0
 8008412:	61e0      	str	r0, [r4, #28]
 8008414:	b920      	cbnz	r0, 8008420 <_Balloc+0x20>
 8008416:	4b18      	ldr	r3, [pc, #96]	@ (8008478 <_Balloc+0x78>)
 8008418:	4818      	ldr	r0, [pc, #96]	@ (800847c <_Balloc+0x7c>)
 800841a:	216b      	movs	r1, #107	@ 0x6b
 800841c:	f000 fc3c 	bl	8008c98 <__assert_func>
 8008420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008424:	6006      	str	r6, [r0, #0]
 8008426:	60c6      	str	r6, [r0, #12]
 8008428:	69e6      	ldr	r6, [r4, #28]
 800842a:	68f3      	ldr	r3, [r6, #12]
 800842c:	b183      	cbz	r3, 8008450 <_Balloc+0x50>
 800842e:	69e3      	ldr	r3, [r4, #28]
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008436:	b9b8      	cbnz	r0, 8008468 <_Balloc+0x68>
 8008438:	2101      	movs	r1, #1
 800843a:	fa01 f605 	lsl.w	r6, r1, r5
 800843e:	1d72      	adds	r2, r6, #5
 8008440:	0092      	lsls	r2, r2, #2
 8008442:	4620      	mov	r0, r4
 8008444:	f000 fc46 	bl	8008cd4 <_calloc_r>
 8008448:	b160      	cbz	r0, 8008464 <_Balloc+0x64>
 800844a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800844e:	e00e      	b.n	800846e <_Balloc+0x6e>
 8008450:	2221      	movs	r2, #33	@ 0x21
 8008452:	2104      	movs	r1, #4
 8008454:	4620      	mov	r0, r4
 8008456:	f000 fc3d 	bl	8008cd4 <_calloc_r>
 800845a:	69e3      	ldr	r3, [r4, #28]
 800845c:	60f0      	str	r0, [r6, #12]
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1e4      	bne.n	800842e <_Balloc+0x2e>
 8008464:	2000      	movs	r0, #0
 8008466:	bd70      	pop	{r4, r5, r6, pc}
 8008468:	6802      	ldr	r2, [r0, #0]
 800846a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800846e:	2300      	movs	r3, #0
 8008470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008474:	e7f7      	b.n	8008466 <_Balloc+0x66>
 8008476:	bf00      	nop
 8008478:	0800934d 	.word	0x0800934d
 800847c:	080093cd 	.word	0x080093cd

08008480 <_Bfree>:
 8008480:	b570      	push	{r4, r5, r6, lr}
 8008482:	69c6      	ldr	r6, [r0, #28]
 8008484:	4605      	mov	r5, r0
 8008486:	460c      	mov	r4, r1
 8008488:	b976      	cbnz	r6, 80084a8 <_Bfree+0x28>
 800848a:	2010      	movs	r0, #16
 800848c:	f7ff ff02 	bl	8008294 <malloc>
 8008490:	4602      	mov	r2, r0
 8008492:	61e8      	str	r0, [r5, #28]
 8008494:	b920      	cbnz	r0, 80084a0 <_Bfree+0x20>
 8008496:	4b09      	ldr	r3, [pc, #36]	@ (80084bc <_Bfree+0x3c>)
 8008498:	4809      	ldr	r0, [pc, #36]	@ (80084c0 <_Bfree+0x40>)
 800849a:	218f      	movs	r1, #143	@ 0x8f
 800849c:	f000 fbfc 	bl	8008c98 <__assert_func>
 80084a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084a4:	6006      	str	r6, [r0, #0]
 80084a6:	60c6      	str	r6, [r0, #12]
 80084a8:	b13c      	cbz	r4, 80084ba <_Bfree+0x3a>
 80084aa:	69eb      	ldr	r3, [r5, #28]
 80084ac:	6862      	ldr	r2, [r4, #4]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084b4:	6021      	str	r1, [r4, #0]
 80084b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084ba:	bd70      	pop	{r4, r5, r6, pc}
 80084bc:	0800934d 	.word	0x0800934d
 80084c0:	080093cd 	.word	0x080093cd

080084c4 <__multadd>:
 80084c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084c8:	690d      	ldr	r5, [r1, #16]
 80084ca:	4607      	mov	r7, r0
 80084cc:	460c      	mov	r4, r1
 80084ce:	461e      	mov	r6, r3
 80084d0:	f101 0c14 	add.w	ip, r1, #20
 80084d4:	2000      	movs	r0, #0
 80084d6:	f8dc 3000 	ldr.w	r3, [ip]
 80084da:	b299      	uxth	r1, r3
 80084dc:	fb02 6101 	mla	r1, r2, r1, r6
 80084e0:	0c1e      	lsrs	r6, r3, #16
 80084e2:	0c0b      	lsrs	r3, r1, #16
 80084e4:	fb02 3306 	mla	r3, r2, r6, r3
 80084e8:	b289      	uxth	r1, r1
 80084ea:	3001      	adds	r0, #1
 80084ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80084f0:	4285      	cmp	r5, r0
 80084f2:	f84c 1b04 	str.w	r1, [ip], #4
 80084f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80084fa:	dcec      	bgt.n	80084d6 <__multadd+0x12>
 80084fc:	b30e      	cbz	r6, 8008542 <__multadd+0x7e>
 80084fe:	68a3      	ldr	r3, [r4, #8]
 8008500:	42ab      	cmp	r3, r5
 8008502:	dc19      	bgt.n	8008538 <__multadd+0x74>
 8008504:	6861      	ldr	r1, [r4, #4]
 8008506:	4638      	mov	r0, r7
 8008508:	3101      	adds	r1, #1
 800850a:	f7ff ff79 	bl	8008400 <_Balloc>
 800850e:	4680      	mov	r8, r0
 8008510:	b928      	cbnz	r0, 800851e <__multadd+0x5a>
 8008512:	4602      	mov	r2, r0
 8008514:	4b0c      	ldr	r3, [pc, #48]	@ (8008548 <__multadd+0x84>)
 8008516:	480d      	ldr	r0, [pc, #52]	@ (800854c <__multadd+0x88>)
 8008518:	21ba      	movs	r1, #186	@ 0xba
 800851a:	f000 fbbd 	bl	8008c98 <__assert_func>
 800851e:	6922      	ldr	r2, [r4, #16]
 8008520:	3202      	adds	r2, #2
 8008522:	f104 010c 	add.w	r1, r4, #12
 8008526:	0092      	lsls	r2, r2, #2
 8008528:	300c      	adds	r0, #12
 800852a:	f000 fba7 	bl	8008c7c <memcpy>
 800852e:	4621      	mov	r1, r4
 8008530:	4638      	mov	r0, r7
 8008532:	f7ff ffa5 	bl	8008480 <_Bfree>
 8008536:	4644      	mov	r4, r8
 8008538:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800853c:	3501      	adds	r5, #1
 800853e:	615e      	str	r6, [r3, #20]
 8008540:	6125      	str	r5, [r4, #16]
 8008542:	4620      	mov	r0, r4
 8008544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008548:	080093bc 	.word	0x080093bc
 800854c:	080093cd 	.word	0x080093cd

08008550 <__hi0bits>:
 8008550:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008554:	4603      	mov	r3, r0
 8008556:	bf36      	itet	cc
 8008558:	0403      	lslcc	r3, r0, #16
 800855a:	2000      	movcs	r0, #0
 800855c:	2010      	movcc	r0, #16
 800855e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008562:	bf3c      	itt	cc
 8008564:	021b      	lslcc	r3, r3, #8
 8008566:	3008      	addcc	r0, #8
 8008568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800856c:	bf3c      	itt	cc
 800856e:	011b      	lslcc	r3, r3, #4
 8008570:	3004      	addcc	r0, #4
 8008572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008576:	bf3c      	itt	cc
 8008578:	009b      	lslcc	r3, r3, #2
 800857a:	3002      	addcc	r0, #2
 800857c:	2b00      	cmp	r3, #0
 800857e:	db05      	blt.n	800858c <__hi0bits+0x3c>
 8008580:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008584:	f100 0001 	add.w	r0, r0, #1
 8008588:	bf08      	it	eq
 800858a:	2020      	moveq	r0, #32
 800858c:	4770      	bx	lr

0800858e <__lo0bits>:
 800858e:	6803      	ldr	r3, [r0, #0]
 8008590:	4602      	mov	r2, r0
 8008592:	f013 0007 	ands.w	r0, r3, #7
 8008596:	d00b      	beq.n	80085b0 <__lo0bits+0x22>
 8008598:	07d9      	lsls	r1, r3, #31
 800859a:	d421      	bmi.n	80085e0 <__lo0bits+0x52>
 800859c:	0798      	lsls	r0, r3, #30
 800859e:	bf49      	itett	mi
 80085a0:	085b      	lsrmi	r3, r3, #1
 80085a2:	089b      	lsrpl	r3, r3, #2
 80085a4:	2001      	movmi	r0, #1
 80085a6:	6013      	strmi	r3, [r2, #0]
 80085a8:	bf5c      	itt	pl
 80085aa:	6013      	strpl	r3, [r2, #0]
 80085ac:	2002      	movpl	r0, #2
 80085ae:	4770      	bx	lr
 80085b0:	b299      	uxth	r1, r3
 80085b2:	b909      	cbnz	r1, 80085b8 <__lo0bits+0x2a>
 80085b4:	0c1b      	lsrs	r3, r3, #16
 80085b6:	2010      	movs	r0, #16
 80085b8:	b2d9      	uxtb	r1, r3
 80085ba:	b909      	cbnz	r1, 80085c0 <__lo0bits+0x32>
 80085bc:	3008      	adds	r0, #8
 80085be:	0a1b      	lsrs	r3, r3, #8
 80085c0:	0719      	lsls	r1, r3, #28
 80085c2:	bf04      	itt	eq
 80085c4:	091b      	lsreq	r3, r3, #4
 80085c6:	3004      	addeq	r0, #4
 80085c8:	0799      	lsls	r1, r3, #30
 80085ca:	bf04      	itt	eq
 80085cc:	089b      	lsreq	r3, r3, #2
 80085ce:	3002      	addeq	r0, #2
 80085d0:	07d9      	lsls	r1, r3, #31
 80085d2:	d403      	bmi.n	80085dc <__lo0bits+0x4e>
 80085d4:	085b      	lsrs	r3, r3, #1
 80085d6:	f100 0001 	add.w	r0, r0, #1
 80085da:	d003      	beq.n	80085e4 <__lo0bits+0x56>
 80085dc:	6013      	str	r3, [r2, #0]
 80085de:	4770      	bx	lr
 80085e0:	2000      	movs	r0, #0
 80085e2:	4770      	bx	lr
 80085e4:	2020      	movs	r0, #32
 80085e6:	4770      	bx	lr

080085e8 <__i2b>:
 80085e8:	b510      	push	{r4, lr}
 80085ea:	460c      	mov	r4, r1
 80085ec:	2101      	movs	r1, #1
 80085ee:	f7ff ff07 	bl	8008400 <_Balloc>
 80085f2:	4602      	mov	r2, r0
 80085f4:	b928      	cbnz	r0, 8008602 <__i2b+0x1a>
 80085f6:	4b05      	ldr	r3, [pc, #20]	@ (800860c <__i2b+0x24>)
 80085f8:	4805      	ldr	r0, [pc, #20]	@ (8008610 <__i2b+0x28>)
 80085fa:	f240 1145 	movw	r1, #325	@ 0x145
 80085fe:	f000 fb4b 	bl	8008c98 <__assert_func>
 8008602:	2301      	movs	r3, #1
 8008604:	6144      	str	r4, [r0, #20]
 8008606:	6103      	str	r3, [r0, #16]
 8008608:	bd10      	pop	{r4, pc}
 800860a:	bf00      	nop
 800860c:	080093bc 	.word	0x080093bc
 8008610:	080093cd 	.word	0x080093cd

08008614 <__multiply>:
 8008614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008618:	4614      	mov	r4, r2
 800861a:	690a      	ldr	r2, [r1, #16]
 800861c:	6923      	ldr	r3, [r4, #16]
 800861e:	429a      	cmp	r2, r3
 8008620:	bfa8      	it	ge
 8008622:	4623      	movge	r3, r4
 8008624:	460f      	mov	r7, r1
 8008626:	bfa4      	itt	ge
 8008628:	460c      	movge	r4, r1
 800862a:	461f      	movge	r7, r3
 800862c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008630:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008634:	68a3      	ldr	r3, [r4, #8]
 8008636:	6861      	ldr	r1, [r4, #4]
 8008638:	eb0a 0609 	add.w	r6, sl, r9
 800863c:	42b3      	cmp	r3, r6
 800863e:	b085      	sub	sp, #20
 8008640:	bfb8      	it	lt
 8008642:	3101      	addlt	r1, #1
 8008644:	f7ff fedc 	bl	8008400 <_Balloc>
 8008648:	b930      	cbnz	r0, 8008658 <__multiply+0x44>
 800864a:	4602      	mov	r2, r0
 800864c:	4b44      	ldr	r3, [pc, #272]	@ (8008760 <__multiply+0x14c>)
 800864e:	4845      	ldr	r0, [pc, #276]	@ (8008764 <__multiply+0x150>)
 8008650:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008654:	f000 fb20 	bl	8008c98 <__assert_func>
 8008658:	f100 0514 	add.w	r5, r0, #20
 800865c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008660:	462b      	mov	r3, r5
 8008662:	2200      	movs	r2, #0
 8008664:	4543      	cmp	r3, r8
 8008666:	d321      	bcc.n	80086ac <__multiply+0x98>
 8008668:	f107 0114 	add.w	r1, r7, #20
 800866c:	f104 0214 	add.w	r2, r4, #20
 8008670:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008674:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008678:	9302      	str	r3, [sp, #8]
 800867a:	1b13      	subs	r3, r2, r4
 800867c:	3b15      	subs	r3, #21
 800867e:	f023 0303 	bic.w	r3, r3, #3
 8008682:	3304      	adds	r3, #4
 8008684:	f104 0715 	add.w	r7, r4, #21
 8008688:	42ba      	cmp	r2, r7
 800868a:	bf38      	it	cc
 800868c:	2304      	movcc	r3, #4
 800868e:	9301      	str	r3, [sp, #4]
 8008690:	9b02      	ldr	r3, [sp, #8]
 8008692:	9103      	str	r1, [sp, #12]
 8008694:	428b      	cmp	r3, r1
 8008696:	d80c      	bhi.n	80086b2 <__multiply+0x9e>
 8008698:	2e00      	cmp	r6, #0
 800869a:	dd03      	ble.n	80086a4 <__multiply+0x90>
 800869c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d05b      	beq.n	800875c <__multiply+0x148>
 80086a4:	6106      	str	r6, [r0, #16]
 80086a6:	b005      	add	sp, #20
 80086a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ac:	f843 2b04 	str.w	r2, [r3], #4
 80086b0:	e7d8      	b.n	8008664 <__multiply+0x50>
 80086b2:	f8b1 a000 	ldrh.w	sl, [r1]
 80086b6:	f1ba 0f00 	cmp.w	sl, #0
 80086ba:	d024      	beq.n	8008706 <__multiply+0xf2>
 80086bc:	f104 0e14 	add.w	lr, r4, #20
 80086c0:	46a9      	mov	r9, r5
 80086c2:	f04f 0c00 	mov.w	ip, #0
 80086c6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80086ca:	f8d9 3000 	ldr.w	r3, [r9]
 80086ce:	fa1f fb87 	uxth.w	fp, r7
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80086d8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80086dc:	f8d9 7000 	ldr.w	r7, [r9]
 80086e0:	4463      	add	r3, ip
 80086e2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80086e6:	fb0a c70b 	mla	r7, sl, fp, ip
 80086ea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80086f4:	4572      	cmp	r2, lr
 80086f6:	f849 3b04 	str.w	r3, [r9], #4
 80086fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80086fe:	d8e2      	bhi.n	80086c6 <__multiply+0xb2>
 8008700:	9b01      	ldr	r3, [sp, #4]
 8008702:	f845 c003 	str.w	ip, [r5, r3]
 8008706:	9b03      	ldr	r3, [sp, #12]
 8008708:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800870c:	3104      	adds	r1, #4
 800870e:	f1b9 0f00 	cmp.w	r9, #0
 8008712:	d021      	beq.n	8008758 <__multiply+0x144>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	f104 0c14 	add.w	ip, r4, #20
 800871a:	46ae      	mov	lr, r5
 800871c:	f04f 0a00 	mov.w	sl, #0
 8008720:	f8bc b000 	ldrh.w	fp, [ip]
 8008724:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008728:	fb09 770b 	mla	r7, r9, fp, r7
 800872c:	4457      	add	r7, sl
 800872e:	b29b      	uxth	r3, r3
 8008730:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008734:	f84e 3b04 	str.w	r3, [lr], #4
 8008738:	f85c 3b04 	ldr.w	r3, [ip], #4
 800873c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008740:	f8be 3000 	ldrh.w	r3, [lr]
 8008744:	fb09 330a 	mla	r3, r9, sl, r3
 8008748:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800874c:	4562      	cmp	r2, ip
 800874e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008752:	d8e5      	bhi.n	8008720 <__multiply+0x10c>
 8008754:	9f01      	ldr	r7, [sp, #4]
 8008756:	51eb      	str	r3, [r5, r7]
 8008758:	3504      	adds	r5, #4
 800875a:	e799      	b.n	8008690 <__multiply+0x7c>
 800875c:	3e01      	subs	r6, #1
 800875e:	e79b      	b.n	8008698 <__multiply+0x84>
 8008760:	080093bc 	.word	0x080093bc
 8008764:	080093cd 	.word	0x080093cd

08008768 <__pow5mult>:
 8008768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800876c:	4615      	mov	r5, r2
 800876e:	f012 0203 	ands.w	r2, r2, #3
 8008772:	4607      	mov	r7, r0
 8008774:	460e      	mov	r6, r1
 8008776:	d007      	beq.n	8008788 <__pow5mult+0x20>
 8008778:	4c25      	ldr	r4, [pc, #148]	@ (8008810 <__pow5mult+0xa8>)
 800877a:	3a01      	subs	r2, #1
 800877c:	2300      	movs	r3, #0
 800877e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008782:	f7ff fe9f 	bl	80084c4 <__multadd>
 8008786:	4606      	mov	r6, r0
 8008788:	10ad      	asrs	r5, r5, #2
 800878a:	d03d      	beq.n	8008808 <__pow5mult+0xa0>
 800878c:	69fc      	ldr	r4, [r7, #28]
 800878e:	b97c      	cbnz	r4, 80087b0 <__pow5mult+0x48>
 8008790:	2010      	movs	r0, #16
 8008792:	f7ff fd7f 	bl	8008294 <malloc>
 8008796:	4602      	mov	r2, r0
 8008798:	61f8      	str	r0, [r7, #28]
 800879a:	b928      	cbnz	r0, 80087a8 <__pow5mult+0x40>
 800879c:	4b1d      	ldr	r3, [pc, #116]	@ (8008814 <__pow5mult+0xac>)
 800879e:	481e      	ldr	r0, [pc, #120]	@ (8008818 <__pow5mult+0xb0>)
 80087a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80087a4:	f000 fa78 	bl	8008c98 <__assert_func>
 80087a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087ac:	6004      	str	r4, [r0, #0]
 80087ae:	60c4      	str	r4, [r0, #12]
 80087b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80087b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087b8:	b94c      	cbnz	r4, 80087ce <__pow5mult+0x66>
 80087ba:	f240 2171 	movw	r1, #625	@ 0x271
 80087be:	4638      	mov	r0, r7
 80087c0:	f7ff ff12 	bl	80085e8 <__i2b>
 80087c4:	2300      	movs	r3, #0
 80087c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80087ca:	4604      	mov	r4, r0
 80087cc:	6003      	str	r3, [r0, #0]
 80087ce:	f04f 0900 	mov.w	r9, #0
 80087d2:	07eb      	lsls	r3, r5, #31
 80087d4:	d50a      	bpl.n	80087ec <__pow5mult+0x84>
 80087d6:	4631      	mov	r1, r6
 80087d8:	4622      	mov	r2, r4
 80087da:	4638      	mov	r0, r7
 80087dc:	f7ff ff1a 	bl	8008614 <__multiply>
 80087e0:	4631      	mov	r1, r6
 80087e2:	4680      	mov	r8, r0
 80087e4:	4638      	mov	r0, r7
 80087e6:	f7ff fe4b 	bl	8008480 <_Bfree>
 80087ea:	4646      	mov	r6, r8
 80087ec:	106d      	asrs	r5, r5, #1
 80087ee:	d00b      	beq.n	8008808 <__pow5mult+0xa0>
 80087f0:	6820      	ldr	r0, [r4, #0]
 80087f2:	b938      	cbnz	r0, 8008804 <__pow5mult+0x9c>
 80087f4:	4622      	mov	r2, r4
 80087f6:	4621      	mov	r1, r4
 80087f8:	4638      	mov	r0, r7
 80087fa:	f7ff ff0b 	bl	8008614 <__multiply>
 80087fe:	6020      	str	r0, [r4, #0]
 8008800:	f8c0 9000 	str.w	r9, [r0]
 8008804:	4604      	mov	r4, r0
 8008806:	e7e4      	b.n	80087d2 <__pow5mult+0x6a>
 8008808:	4630      	mov	r0, r6
 800880a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880e:	bf00      	nop
 8008810:	08009428 	.word	0x08009428
 8008814:	0800934d 	.word	0x0800934d
 8008818:	080093cd 	.word	0x080093cd

0800881c <__lshift>:
 800881c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008820:	460c      	mov	r4, r1
 8008822:	6849      	ldr	r1, [r1, #4]
 8008824:	6923      	ldr	r3, [r4, #16]
 8008826:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800882a:	68a3      	ldr	r3, [r4, #8]
 800882c:	4607      	mov	r7, r0
 800882e:	4691      	mov	r9, r2
 8008830:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008834:	f108 0601 	add.w	r6, r8, #1
 8008838:	42b3      	cmp	r3, r6
 800883a:	db0b      	blt.n	8008854 <__lshift+0x38>
 800883c:	4638      	mov	r0, r7
 800883e:	f7ff fddf 	bl	8008400 <_Balloc>
 8008842:	4605      	mov	r5, r0
 8008844:	b948      	cbnz	r0, 800885a <__lshift+0x3e>
 8008846:	4602      	mov	r2, r0
 8008848:	4b28      	ldr	r3, [pc, #160]	@ (80088ec <__lshift+0xd0>)
 800884a:	4829      	ldr	r0, [pc, #164]	@ (80088f0 <__lshift+0xd4>)
 800884c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008850:	f000 fa22 	bl	8008c98 <__assert_func>
 8008854:	3101      	adds	r1, #1
 8008856:	005b      	lsls	r3, r3, #1
 8008858:	e7ee      	b.n	8008838 <__lshift+0x1c>
 800885a:	2300      	movs	r3, #0
 800885c:	f100 0114 	add.w	r1, r0, #20
 8008860:	f100 0210 	add.w	r2, r0, #16
 8008864:	4618      	mov	r0, r3
 8008866:	4553      	cmp	r3, sl
 8008868:	db33      	blt.n	80088d2 <__lshift+0xb6>
 800886a:	6920      	ldr	r0, [r4, #16]
 800886c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008870:	f104 0314 	add.w	r3, r4, #20
 8008874:	f019 091f 	ands.w	r9, r9, #31
 8008878:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800887c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008880:	d02b      	beq.n	80088da <__lshift+0xbe>
 8008882:	f1c9 0e20 	rsb	lr, r9, #32
 8008886:	468a      	mov	sl, r1
 8008888:	2200      	movs	r2, #0
 800888a:	6818      	ldr	r0, [r3, #0]
 800888c:	fa00 f009 	lsl.w	r0, r0, r9
 8008890:	4310      	orrs	r0, r2
 8008892:	f84a 0b04 	str.w	r0, [sl], #4
 8008896:	f853 2b04 	ldr.w	r2, [r3], #4
 800889a:	459c      	cmp	ip, r3
 800889c:	fa22 f20e 	lsr.w	r2, r2, lr
 80088a0:	d8f3      	bhi.n	800888a <__lshift+0x6e>
 80088a2:	ebac 0304 	sub.w	r3, ip, r4
 80088a6:	3b15      	subs	r3, #21
 80088a8:	f023 0303 	bic.w	r3, r3, #3
 80088ac:	3304      	adds	r3, #4
 80088ae:	f104 0015 	add.w	r0, r4, #21
 80088b2:	4584      	cmp	ip, r0
 80088b4:	bf38      	it	cc
 80088b6:	2304      	movcc	r3, #4
 80088b8:	50ca      	str	r2, [r1, r3]
 80088ba:	b10a      	cbz	r2, 80088c0 <__lshift+0xa4>
 80088bc:	f108 0602 	add.w	r6, r8, #2
 80088c0:	3e01      	subs	r6, #1
 80088c2:	4638      	mov	r0, r7
 80088c4:	612e      	str	r6, [r5, #16]
 80088c6:	4621      	mov	r1, r4
 80088c8:	f7ff fdda 	bl	8008480 <_Bfree>
 80088cc:	4628      	mov	r0, r5
 80088ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80088d6:	3301      	adds	r3, #1
 80088d8:	e7c5      	b.n	8008866 <__lshift+0x4a>
 80088da:	3904      	subs	r1, #4
 80088dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80088e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80088e4:	459c      	cmp	ip, r3
 80088e6:	d8f9      	bhi.n	80088dc <__lshift+0xc0>
 80088e8:	e7ea      	b.n	80088c0 <__lshift+0xa4>
 80088ea:	bf00      	nop
 80088ec:	080093bc 	.word	0x080093bc
 80088f0:	080093cd 	.word	0x080093cd

080088f4 <__mcmp>:
 80088f4:	690a      	ldr	r2, [r1, #16]
 80088f6:	4603      	mov	r3, r0
 80088f8:	6900      	ldr	r0, [r0, #16]
 80088fa:	1a80      	subs	r0, r0, r2
 80088fc:	b530      	push	{r4, r5, lr}
 80088fe:	d10e      	bne.n	800891e <__mcmp+0x2a>
 8008900:	3314      	adds	r3, #20
 8008902:	3114      	adds	r1, #20
 8008904:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008908:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800890c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008910:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008914:	4295      	cmp	r5, r2
 8008916:	d003      	beq.n	8008920 <__mcmp+0x2c>
 8008918:	d205      	bcs.n	8008926 <__mcmp+0x32>
 800891a:	f04f 30ff 	mov.w	r0, #4294967295
 800891e:	bd30      	pop	{r4, r5, pc}
 8008920:	42a3      	cmp	r3, r4
 8008922:	d3f3      	bcc.n	800890c <__mcmp+0x18>
 8008924:	e7fb      	b.n	800891e <__mcmp+0x2a>
 8008926:	2001      	movs	r0, #1
 8008928:	e7f9      	b.n	800891e <__mcmp+0x2a>
	...

0800892c <__mdiff>:
 800892c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008930:	4689      	mov	r9, r1
 8008932:	4606      	mov	r6, r0
 8008934:	4611      	mov	r1, r2
 8008936:	4648      	mov	r0, r9
 8008938:	4614      	mov	r4, r2
 800893a:	f7ff ffdb 	bl	80088f4 <__mcmp>
 800893e:	1e05      	subs	r5, r0, #0
 8008940:	d112      	bne.n	8008968 <__mdiff+0x3c>
 8008942:	4629      	mov	r1, r5
 8008944:	4630      	mov	r0, r6
 8008946:	f7ff fd5b 	bl	8008400 <_Balloc>
 800894a:	4602      	mov	r2, r0
 800894c:	b928      	cbnz	r0, 800895a <__mdiff+0x2e>
 800894e:	4b3f      	ldr	r3, [pc, #252]	@ (8008a4c <__mdiff+0x120>)
 8008950:	f240 2137 	movw	r1, #567	@ 0x237
 8008954:	483e      	ldr	r0, [pc, #248]	@ (8008a50 <__mdiff+0x124>)
 8008956:	f000 f99f 	bl	8008c98 <__assert_func>
 800895a:	2301      	movs	r3, #1
 800895c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008960:	4610      	mov	r0, r2
 8008962:	b003      	add	sp, #12
 8008964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008968:	bfbc      	itt	lt
 800896a:	464b      	movlt	r3, r9
 800896c:	46a1      	movlt	r9, r4
 800896e:	4630      	mov	r0, r6
 8008970:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008974:	bfba      	itte	lt
 8008976:	461c      	movlt	r4, r3
 8008978:	2501      	movlt	r5, #1
 800897a:	2500      	movge	r5, #0
 800897c:	f7ff fd40 	bl	8008400 <_Balloc>
 8008980:	4602      	mov	r2, r0
 8008982:	b918      	cbnz	r0, 800898c <__mdiff+0x60>
 8008984:	4b31      	ldr	r3, [pc, #196]	@ (8008a4c <__mdiff+0x120>)
 8008986:	f240 2145 	movw	r1, #581	@ 0x245
 800898a:	e7e3      	b.n	8008954 <__mdiff+0x28>
 800898c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008990:	6926      	ldr	r6, [r4, #16]
 8008992:	60c5      	str	r5, [r0, #12]
 8008994:	f109 0310 	add.w	r3, r9, #16
 8008998:	f109 0514 	add.w	r5, r9, #20
 800899c:	f104 0e14 	add.w	lr, r4, #20
 80089a0:	f100 0b14 	add.w	fp, r0, #20
 80089a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80089a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089ac:	9301      	str	r3, [sp, #4]
 80089ae:	46d9      	mov	r9, fp
 80089b0:	f04f 0c00 	mov.w	ip, #0
 80089b4:	9b01      	ldr	r3, [sp, #4]
 80089b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80089ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80089be:	9301      	str	r3, [sp, #4]
 80089c0:	fa1f f38a 	uxth.w	r3, sl
 80089c4:	4619      	mov	r1, r3
 80089c6:	b283      	uxth	r3, r0
 80089c8:	1acb      	subs	r3, r1, r3
 80089ca:	0c00      	lsrs	r0, r0, #16
 80089cc:	4463      	add	r3, ip
 80089ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80089d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80089dc:	4576      	cmp	r6, lr
 80089de:	f849 3b04 	str.w	r3, [r9], #4
 80089e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089e6:	d8e5      	bhi.n	80089b4 <__mdiff+0x88>
 80089e8:	1b33      	subs	r3, r6, r4
 80089ea:	3b15      	subs	r3, #21
 80089ec:	f023 0303 	bic.w	r3, r3, #3
 80089f0:	3415      	adds	r4, #21
 80089f2:	3304      	adds	r3, #4
 80089f4:	42a6      	cmp	r6, r4
 80089f6:	bf38      	it	cc
 80089f8:	2304      	movcc	r3, #4
 80089fa:	441d      	add	r5, r3
 80089fc:	445b      	add	r3, fp
 80089fe:	461e      	mov	r6, r3
 8008a00:	462c      	mov	r4, r5
 8008a02:	4544      	cmp	r4, r8
 8008a04:	d30e      	bcc.n	8008a24 <__mdiff+0xf8>
 8008a06:	f108 0103 	add.w	r1, r8, #3
 8008a0a:	1b49      	subs	r1, r1, r5
 8008a0c:	f021 0103 	bic.w	r1, r1, #3
 8008a10:	3d03      	subs	r5, #3
 8008a12:	45a8      	cmp	r8, r5
 8008a14:	bf38      	it	cc
 8008a16:	2100      	movcc	r1, #0
 8008a18:	440b      	add	r3, r1
 8008a1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a1e:	b191      	cbz	r1, 8008a46 <__mdiff+0x11a>
 8008a20:	6117      	str	r7, [r2, #16]
 8008a22:	e79d      	b.n	8008960 <__mdiff+0x34>
 8008a24:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a28:	46e6      	mov	lr, ip
 8008a2a:	0c08      	lsrs	r0, r1, #16
 8008a2c:	fa1c fc81 	uxtah	ip, ip, r1
 8008a30:	4471      	add	r1, lr
 8008a32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a36:	b289      	uxth	r1, r1
 8008a38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a3c:	f846 1b04 	str.w	r1, [r6], #4
 8008a40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a44:	e7dd      	b.n	8008a02 <__mdiff+0xd6>
 8008a46:	3f01      	subs	r7, #1
 8008a48:	e7e7      	b.n	8008a1a <__mdiff+0xee>
 8008a4a:	bf00      	nop
 8008a4c:	080093bc 	.word	0x080093bc
 8008a50:	080093cd 	.word	0x080093cd

08008a54 <__d2b>:
 8008a54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a58:	460f      	mov	r7, r1
 8008a5a:	2101      	movs	r1, #1
 8008a5c:	ec59 8b10 	vmov	r8, r9, d0
 8008a60:	4616      	mov	r6, r2
 8008a62:	f7ff fccd 	bl	8008400 <_Balloc>
 8008a66:	4604      	mov	r4, r0
 8008a68:	b930      	cbnz	r0, 8008a78 <__d2b+0x24>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	4b23      	ldr	r3, [pc, #140]	@ (8008afc <__d2b+0xa8>)
 8008a6e:	4824      	ldr	r0, [pc, #144]	@ (8008b00 <__d2b+0xac>)
 8008a70:	f240 310f 	movw	r1, #783	@ 0x30f
 8008a74:	f000 f910 	bl	8008c98 <__assert_func>
 8008a78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008a7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a80:	b10d      	cbz	r5, 8008a86 <__d2b+0x32>
 8008a82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a86:	9301      	str	r3, [sp, #4]
 8008a88:	f1b8 0300 	subs.w	r3, r8, #0
 8008a8c:	d023      	beq.n	8008ad6 <__d2b+0x82>
 8008a8e:	4668      	mov	r0, sp
 8008a90:	9300      	str	r3, [sp, #0]
 8008a92:	f7ff fd7c 	bl	800858e <__lo0bits>
 8008a96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008a9a:	b1d0      	cbz	r0, 8008ad2 <__d2b+0x7e>
 8008a9c:	f1c0 0320 	rsb	r3, r0, #32
 8008aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa4:	430b      	orrs	r3, r1
 8008aa6:	40c2      	lsrs	r2, r0
 8008aa8:	6163      	str	r3, [r4, #20]
 8008aaa:	9201      	str	r2, [sp, #4]
 8008aac:	9b01      	ldr	r3, [sp, #4]
 8008aae:	61a3      	str	r3, [r4, #24]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	bf0c      	ite	eq
 8008ab4:	2201      	moveq	r2, #1
 8008ab6:	2202      	movne	r2, #2
 8008ab8:	6122      	str	r2, [r4, #16]
 8008aba:	b1a5      	cbz	r5, 8008ae6 <__d2b+0x92>
 8008abc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ac0:	4405      	add	r5, r0
 8008ac2:	603d      	str	r5, [r7, #0]
 8008ac4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ac8:	6030      	str	r0, [r6, #0]
 8008aca:	4620      	mov	r0, r4
 8008acc:	b003      	add	sp, #12
 8008ace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ad2:	6161      	str	r1, [r4, #20]
 8008ad4:	e7ea      	b.n	8008aac <__d2b+0x58>
 8008ad6:	a801      	add	r0, sp, #4
 8008ad8:	f7ff fd59 	bl	800858e <__lo0bits>
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	6163      	str	r3, [r4, #20]
 8008ae0:	3020      	adds	r0, #32
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	e7e8      	b.n	8008ab8 <__d2b+0x64>
 8008ae6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008aea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008aee:	6038      	str	r0, [r7, #0]
 8008af0:	6918      	ldr	r0, [r3, #16]
 8008af2:	f7ff fd2d 	bl	8008550 <__hi0bits>
 8008af6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008afa:	e7e5      	b.n	8008ac8 <__d2b+0x74>
 8008afc:	080093bc 	.word	0x080093bc
 8008b00:	080093cd 	.word	0x080093cd

08008b04 <__sflush_r>:
 8008b04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b0c:	0716      	lsls	r6, r2, #28
 8008b0e:	4605      	mov	r5, r0
 8008b10:	460c      	mov	r4, r1
 8008b12:	d454      	bmi.n	8008bbe <__sflush_r+0xba>
 8008b14:	684b      	ldr	r3, [r1, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	dc02      	bgt.n	8008b20 <__sflush_r+0x1c>
 8008b1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	dd48      	ble.n	8008bb2 <__sflush_r+0xae>
 8008b20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b22:	2e00      	cmp	r6, #0
 8008b24:	d045      	beq.n	8008bb2 <__sflush_r+0xae>
 8008b26:	2300      	movs	r3, #0
 8008b28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b2c:	682f      	ldr	r7, [r5, #0]
 8008b2e:	6a21      	ldr	r1, [r4, #32]
 8008b30:	602b      	str	r3, [r5, #0]
 8008b32:	d030      	beq.n	8008b96 <__sflush_r+0x92>
 8008b34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b36:	89a3      	ldrh	r3, [r4, #12]
 8008b38:	0759      	lsls	r1, r3, #29
 8008b3a:	d505      	bpl.n	8008b48 <__sflush_r+0x44>
 8008b3c:	6863      	ldr	r3, [r4, #4]
 8008b3e:	1ad2      	subs	r2, r2, r3
 8008b40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b42:	b10b      	cbz	r3, 8008b48 <__sflush_r+0x44>
 8008b44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b46:	1ad2      	subs	r2, r2, r3
 8008b48:	2300      	movs	r3, #0
 8008b4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b4c:	6a21      	ldr	r1, [r4, #32]
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b0      	blx	r6
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	89a3      	ldrh	r3, [r4, #12]
 8008b56:	d106      	bne.n	8008b66 <__sflush_r+0x62>
 8008b58:	6829      	ldr	r1, [r5, #0]
 8008b5a:	291d      	cmp	r1, #29
 8008b5c:	d82b      	bhi.n	8008bb6 <__sflush_r+0xb2>
 8008b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8008c08 <__sflush_r+0x104>)
 8008b60:	410a      	asrs	r2, r1
 8008b62:	07d6      	lsls	r6, r2, #31
 8008b64:	d427      	bmi.n	8008bb6 <__sflush_r+0xb2>
 8008b66:	2200      	movs	r2, #0
 8008b68:	6062      	str	r2, [r4, #4]
 8008b6a:	04d9      	lsls	r1, r3, #19
 8008b6c:	6922      	ldr	r2, [r4, #16]
 8008b6e:	6022      	str	r2, [r4, #0]
 8008b70:	d504      	bpl.n	8008b7c <__sflush_r+0x78>
 8008b72:	1c42      	adds	r2, r0, #1
 8008b74:	d101      	bne.n	8008b7a <__sflush_r+0x76>
 8008b76:	682b      	ldr	r3, [r5, #0]
 8008b78:	b903      	cbnz	r3, 8008b7c <__sflush_r+0x78>
 8008b7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b7e:	602f      	str	r7, [r5, #0]
 8008b80:	b1b9      	cbz	r1, 8008bb2 <__sflush_r+0xae>
 8008b82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b86:	4299      	cmp	r1, r3
 8008b88:	d002      	beq.n	8008b90 <__sflush_r+0x8c>
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	f7ff fb38 	bl	8008200 <_free_r>
 8008b90:	2300      	movs	r3, #0
 8008b92:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b94:	e00d      	b.n	8008bb2 <__sflush_r+0xae>
 8008b96:	2301      	movs	r3, #1
 8008b98:	4628      	mov	r0, r5
 8008b9a:	47b0      	blx	r6
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	1c50      	adds	r0, r2, #1
 8008ba0:	d1c9      	bne.n	8008b36 <__sflush_r+0x32>
 8008ba2:	682b      	ldr	r3, [r5, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d0c6      	beq.n	8008b36 <__sflush_r+0x32>
 8008ba8:	2b1d      	cmp	r3, #29
 8008baa:	d001      	beq.n	8008bb0 <__sflush_r+0xac>
 8008bac:	2b16      	cmp	r3, #22
 8008bae:	d11e      	bne.n	8008bee <__sflush_r+0xea>
 8008bb0:	602f      	str	r7, [r5, #0]
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	e022      	b.n	8008bfc <__sflush_r+0xf8>
 8008bb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bba:	b21b      	sxth	r3, r3
 8008bbc:	e01b      	b.n	8008bf6 <__sflush_r+0xf2>
 8008bbe:	690f      	ldr	r7, [r1, #16]
 8008bc0:	2f00      	cmp	r7, #0
 8008bc2:	d0f6      	beq.n	8008bb2 <__sflush_r+0xae>
 8008bc4:	0793      	lsls	r3, r2, #30
 8008bc6:	680e      	ldr	r6, [r1, #0]
 8008bc8:	bf08      	it	eq
 8008bca:	694b      	ldreq	r3, [r1, #20]
 8008bcc:	600f      	str	r7, [r1, #0]
 8008bce:	bf18      	it	ne
 8008bd0:	2300      	movne	r3, #0
 8008bd2:	eba6 0807 	sub.w	r8, r6, r7
 8008bd6:	608b      	str	r3, [r1, #8]
 8008bd8:	f1b8 0f00 	cmp.w	r8, #0
 8008bdc:	dde9      	ble.n	8008bb2 <__sflush_r+0xae>
 8008bde:	6a21      	ldr	r1, [r4, #32]
 8008be0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008be2:	4643      	mov	r3, r8
 8008be4:	463a      	mov	r2, r7
 8008be6:	4628      	mov	r0, r5
 8008be8:	47b0      	blx	r6
 8008bea:	2800      	cmp	r0, #0
 8008bec:	dc08      	bgt.n	8008c00 <__sflush_r+0xfc>
 8008bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c00:	4407      	add	r7, r0
 8008c02:	eba8 0800 	sub.w	r8, r8, r0
 8008c06:	e7e7      	b.n	8008bd8 <__sflush_r+0xd4>
 8008c08:	dfbffffe 	.word	0xdfbffffe

08008c0c <_fflush_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	690b      	ldr	r3, [r1, #16]
 8008c10:	4605      	mov	r5, r0
 8008c12:	460c      	mov	r4, r1
 8008c14:	b913      	cbnz	r3, 8008c1c <_fflush_r+0x10>
 8008c16:	2500      	movs	r5, #0
 8008c18:	4628      	mov	r0, r5
 8008c1a:	bd38      	pop	{r3, r4, r5, pc}
 8008c1c:	b118      	cbz	r0, 8008c26 <_fflush_r+0x1a>
 8008c1e:	6a03      	ldr	r3, [r0, #32]
 8008c20:	b90b      	cbnz	r3, 8008c26 <_fflush_r+0x1a>
 8008c22:	f7fe fba5 	bl	8007370 <__sinit>
 8008c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d0f3      	beq.n	8008c16 <_fflush_r+0xa>
 8008c2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c30:	07d0      	lsls	r0, r2, #31
 8008c32:	d404      	bmi.n	8008c3e <_fflush_r+0x32>
 8008c34:	0599      	lsls	r1, r3, #22
 8008c36:	d402      	bmi.n	8008c3e <_fflush_r+0x32>
 8008c38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c3a:	f7fe fc90 	bl	800755e <__retarget_lock_acquire_recursive>
 8008c3e:	4628      	mov	r0, r5
 8008c40:	4621      	mov	r1, r4
 8008c42:	f7ff ff5f 	bl	8008b04 <__sflush_r>
 8008c46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c48:	07da      	lsls	r2, r3, #31
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	d4e4      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c4e:	89a3      	ldrh	r3, [r4, #12]
 8008c50:	059b      	lsls	r3, r3, #22
 8008c52:	d4e1      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c56:	f7fe fc83 	bl	8007560 <__retarget_lock_release_recursive>
 8008c5a:	e7dd      	b.n	8008c18 <_fflush_r+0xc>

08008c5c <_sbrk_r>:
 8008c5c:	b538      	push	{r3, r4, r5, lr}
 8008c5e:	4d06      	ldr	r5, [pc, #24]	@ (8008c78 <_sbrk_r+0x1c>)
 8008c60:	2300      	movs	r3, #0
 8008c62:	4604      	mov	r4, r0
 8008c64:	4608      	mov	r0, r1
 8008c66:	602b      	str	r3, [r5, #0]
 8008c68:	f7f8 fc7c 	bl	8001564 <_sbrk>
 8008c6c:	1c43      	adds	r3, r0, #1
 8008c6e:	d102      	bne.n	8008c76 <_sbrk_r+0x1a>
 8008c70:	682b      	ldr	r3, [r5, #0]
 8008c72:	b103      	cbz	r3, 8008c76 <_sbrk_r+0x1a>
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	2000046c 	.word	0x2000046c

08008c7c <memcpy>:
 8008c7c:	440a      	add	r2, r1
 8008c7e:	4291      	cmp	r1, r2
 8008c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c84:	d100      	bne.n	8008c88 <memcpy+0xc>
 8008c86:	4770      	bx	lr
 8008c88:	b510      	push	{r4, lr}
 8008c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c92:	4291      	cmp	r1, r2
 8008c94:	d1f9      	bne.n	8008c8a <memcpy+0xe>
 8008c96:	bd10      	pop	{r4, pc}

08008c98 <__assert_func>:
 8008c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c9a:	4614      	mov	r4, r2
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	4b09      	ldr	r3, [pc, #36]	@ (8008cc4 <__assert_func+0x2c>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4605      	mov	r5, r0
 8008ca4:	68d8      	ldr	r0, [r3, #12]
 8008ca6:	b954      	cbnz	r4, 8008cbe <__assert_func+0x26>
 8008ca8:	4b07      	ldr	r3, [pc, #28]	@ (8008cc8 <__assert_func+0x30>)
 8008caa:	461c      	mov	r4, r3
 8008cac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008cb0:	9100      	str	r1, [sp, #0]
 8008cb2:	462b      	mov	r3, r5
 8008cb4:	4905      	ldr	r1, [pc, #20]	@ (8008ccc <__assert_func+0x34>)
 8008cb6:	f000 f841 	bl	8008d3c <fiprintf>
 8008cba:	f000 f851 	bl	8008d60 <abort>
 8008cbe:	4b04      	ldr	r3, [pc, #16]	@ (8008cd0 <__assert_func+0x38>)
 8008cc0:	e7f4      	b.n	8008cac <__assert_func+0x14>
 8008cc2:	bf00      	nop
 8008cc4:	20000018 	.word	0x20000018
 8008cc8:	0800956d 	.word	0x0800956d
 8008ccc:	0800953f 	.word	0x0800953f
 8008cd0:	08009532 	.word	0x08009532

08008cd4 <_calloc_r>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	fba1 5402 	umull	r5, r4, r1, r2
 8008cda:	b93c      	cbnz	r4, 8008cec <_calloc_r+0x18>
 8008cdc:	4629      	mov	r1, r5
 8008cde:	f7ff fb03 	bl	80082e8 <_malloc_r>
 8008ce2:	4606      	mov	r6, r0
 8008ce4:	b928      	cbnz	r0, 8008cf2 <_calloc_r+0x1e>
 8008ce6:	2600      	movs	r6, #0
 8008ce8:	4630      	mov	r0, r6
 8008cea:	bd70      	pop	{r4, r5, r6, pc}
 8008cec:	220c      	movs	r2, #12
 8008cee:	6002      	str	r2, [r0, #0]
 8008cf0:	e7f9      	b.n	8008ce6 <_calloc_r+0x12>
 8008cf2:	462a      	mov	r2, r5
 8008cf4:	4621      	mov	r1, r4
 8008cf6:	f7fe fbb4 	bl	8007462 <memset>
 8008cfa:	e7f5      	b.n	8008ce8 <_calloc_r+0x14>

08008cfc <__ascii_mbtowc>:
 8008cfc:	b082      	sub	sp, #8
 8008cfe:	b901      	cbnz	r1, 8008d02 <__ascii_mbtowc+0x6>
 8008d00:	a901      	add	r1, sp, #4
 8008d02:	b142      	cbz	r2, 8008d16 <__ascii_mbtowc+0x1a>
 8008d04:	b14b      	cbz	r3, 8008d1a <__ascii_mbtowc+0x1e>
 8008d06:	7813      	ldrb	r3, [r2, #0]
 8008d08:	600b      	str	r3, [r1, #0]
 8008d0a:	7812      	ldrb	r2, [r2, #0]
 8008d0c:	1e10      	subs	r0, r2, #0
 8008d0e:	bf18      	it	ne
 8008d10:	2001      	movne	r0, #1
 8008d12:	b002      	add	sp, #8
 8008d14:	4770      	bx	lr
 8008d16:	4610      	mov	r0, r2
 8008d18:	e7fb      	b.n	8008d12 <__ascii_mbtowc+0x16>
 8008d1a:	f06f 0001 	mvn.w	r0, #1
 8008d1e:	e7f8      	b.n	8008d12 <__ascii_mbtowc+0x16>

08008d20 <__ascii_wctomb>:
 8008d20:	4603      	mov	r3, r0
 8008d22:	4608      	mov	r0, r1
 8008d24:	b141      	cbz	r1, 8008d38 <__ascii_wctomb+0x18>
 8008d26:	2aff      	cmp	r2, #255	@ 0xff
 8008d28:	d904      	bls.n	8008d34 <__ascii_wctomb+0x14>
 8008d2a:	228a      	movs	r2, #138	@ 0x8a
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d32:	4770      	bx	lr
 8008d34:	700a      	strb	r2, [r1, #0]
 8008d36:	2001      	movs	r0, #1
 8008d38:	4770      	bx	lr
	...

08008d3c <fiprintf>:
 8008d3c:	b40e      	push	{r1, r2, r3}
 8008d3e:	b503      	push	{r0, r1, lr}
 8008d40:	4601      	mov	r1, r0
 8008d42:	ab03      	add	r3, sp, #12
 8008d44:	4805      	ldr	r0, [pc, #20]	@ (8008d5c <fiprintf+0x20>)
 8008d46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d4a:	6800      	ldr	r0, [r0, #0]
 8008d4c:	9301      	str	r3, [sp, #4]
 8008d4e:	f000 f837 	bl	8008dc0 <_vfiprintf_r>
 8008d52:	b002      	add	sp, #8
 8008d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d58:	b003      	add	sp, #12
 8008d5a:	4770      	bx	lr
 8008d5c:	20000018 	.word	0x20000018

08008d60 <abort>:
 8008d60:	b508      	push	{r3, lr}
 8008d62:	2006      	movs	r0, #6
 8008d64:	f000 fa00 	bl	8009168 <raise>
 8008d68:	2001      	movs	r0, #1
 8008d6a:	f7f8 fb83 	bl	8001474 <_exit>

08008d6e <__sfputc_r>:
 8008d6e:	6893      	ldr	r3, [r2, #8]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	b410      	push	{r4}
 8008d76:	6093      	str	r3, [r2, #8]
 8008d78:	da08      	bge.n	8008d8c <__sfputc_r+0x1e>
 8008d7a:	6994      	ldr	r4, [r2, #24]
 8008d7c:	42a3      	cmp	r3, r4
 8008d7e:	db01      	blt.n	8008d84 <__sfputc_r+0x16>
 8008d80:	290a      	cmp	r1, #10
 8008d82:	d103      	bne.n	8008d8c <__sfputc_r+0x1e>
 8008d84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d88:	f000 b932 	b.w	8008ff0 <__swbuf_r>
 8008d8c:	6813      	ldr	r3, [r2, #0]
 8008d8e:	1c58      	adds	r0, r3, #1
 8008d90:	6010      	str	r0, [r2, #0]
 8008d92:	7019      	strb	r1, [r3, #0]
 8008d94:	4608      	mov	r0, r1
 8008d96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <__sfputs_r>:
 8008d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d9e:	4606      	mov	r6, r0
 8008da0:	460f      	mov	r7, r1
 8008da2:	4614      	mov	r4, r2
 8008da4:	18d5      	adds	r5, r2, r3
 8008da6:	42ac      	cmp	r4, r5
 8008da8:	d101      	bne.n	8008dae <__sfputs_r+0x12>
 8008daa:	2000      	movs	r0, #0
 8008dac:	e007      	b.n	8008dbe <__sfputs_r+0x22>
 8008dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db2:	463a      	mov	r2, r7
 8008db4:	4630      	mov	r0, r6
 8008db6:	f7ff ffda 	bl	8008d6e <__sfputc_r>
 8008dba:	1c43      	adds	r3, r0, #1
 8008dbc:	d1f3      	bne.n	8008da6 <__sfputs_r+0xa>
 8008dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008dc0 <_vfiprintf_r>:
 8008dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc4:	460d      	mov	r5, r1
 8008dc6:	b09d      	sub	sp, #116	@ 0x74
 8008dc8:	4614      	mov	r4, r2
 8008dca:	4698      	mov	r8, r3
 8008dcc:	4606      	mov	r6, r0
 8008dce:	b118      	cbz	r0, 8008dd8 <_vfiprintf_r+0x18>
 8008dd0:	6a03      	ldr	r3, [r0, #32]
 8008dd2:	b90b      	cbnz	r3, 8008dd8 <_vfiprintf_r+0x18>
 8008dd4:	f7fe facc 	bl	8007370 <__sinit>
 8008dd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dda:	07d9      	lsls	r1, r3, #31
 8008ddc:	d405      	bmi.n	8008dea <_vfiprintf_r+0x2a>
 8008dde:	89ab      	ldrh	r3, [r5, #12]
 8008de0:	059a      	lsls	r2, r3, #22
 8008de2:	d402      	bmi.n	8008dea <_vfiprintf_r+0x2a>
 8008de4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008de6:	f7fe fbba 	bl	800755e <__retarget_lock_acquire_recursive>
 8008dea:	89ab      	ldrh	r3, [r5, #12]
 8008dec:	071b      	lsls	r3, r3, #28
 8008dee:	d501      	bpl.n	8008df4 <_vfiprintf_r+0x34>
 8008df0:	692b      	ldr	r3, [r5, #16]
 8008df2:	b99b      	cbnz	r3, 8008e1c <_vfiprintf_r+0x5c>
 8008df4:	4629      	mov	r1, r5
 8008df6:	4630      	mov	r0, r6
 8008df8:	f000 f938 	bl	800906c <__swsetup_r>
 8008dfc:	b170      	cbz	r0, 8008e1c <_vfiprintf_r+0x5c>
 8008dfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e00:	07dc      	lsls	r4, r3, #31
 8008e02:	d504      	bpl.n	8008e0e <_vfiprintf_r+0x4e>
 8008e04:	f04f 30ff 	mov.w	r0, #4294967295
 8008e08:	b01d      	add	sp, #116	@ 0x74
 8008e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e0e:	89ab      	ldrh	r3, [r5, #12]
 8008e10:	0598      	lsls	r0, r3, #22
 8008e12:	d4f7      	bmi.n	8008e04 <_vfiprintf_r+0x44>
 8008e14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e16:	f7fe fba3 	bl	8007560 <__retarget_lock_release_recursive>
 8008e1a:	e7f3      	b.n	8008e04 <_vfiprintf_r+0x44>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e20:	2320      	movs	r3, #32
 8008e22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e26:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e2a:	2330      	movs	r3, #48	@ 0x30
 8008e2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008fdc <_vfiprintf_r+0x21c>
 8008e30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e34:	f04f 0901 	mov.w	r9, #1
 8008e38:	4623      	mov	r3, r4
 8008e3a:	469a      	mov	sl, r3
 8008e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e40:	b10a      	cbz	r2, 8008e46 <_vfiprintf_r+0x86>
 8008e42:	2a25      	cmp	r2, #37	@ 0x25
 8008e44:	d1f9      	bne.n	8008e3a <_vfiprintf_r+0x7a>
 8008e46:	ebba 0b04 	subs.w	fp, sl, r4
 8008e4a:	d00b      	beq.n	8008e64 <_vfiprintf_r+0xa4>
 8008e4c:	465b      	mov	r3, fp
 8008e4e:	4622      	mov	r2, r4
 8008e50:	4629      	mov	r1, r5
 8008e52:	4630      	mov	r0, r6
 8008e54:	f7ff ffa2 	bl	8008d9c <__sfputs_r>
 8008e58:	3001      	adds	r0, #1
 8008e5a:	f000 80a7 	beq.w	8008fac <_vfiprintf_r+0x1ec>
 8008e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e60:	445a      	add	r2, fp
 8008e62:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e64:	f89a 3000 	ldrb.w	r3, [sl]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 809f 	beq.w	8008fac <_vfiprintf_r+0x1ec>
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f04f 32ff 	mov.w	r2, #4294967295
 8008e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e78:	f10a 0a01 	add.w	sl, sl, #1
 8008e7c:	9304      	str	r3, [sp, #16]
 8008e7e:	9307      	str	r3, [sp, #28]
 8008e80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e84:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e86:	4654      	mov	r4, sl
 8008e88:	2205      	movs	r2, #5
 8008e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8e:	4853      	ldr	r0, [pc, #332]	@ (8008fdc <_vfiprintf_r+0x21c>)
 8008e90:	f7f7 f99e 	bl	80001d0 <memchr>
 8008e94:	9a04      	ldr	r2, [sp, #16]
 8008e96:	b9d8      	cbnz	r0, 8008ed0 <_vfiprintf_r+0x110>
 8008e98:	06d1      	lsls	r1, r2, #27
 8008e9a:	bf44      	itt	mi
 8008e9c:	2320      	movmi	r3, #32
 8008e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ea2:	0713      	lsls	r3, r2, #28
 8008ea4:	bf44      	itt	mi
 8008ea6:	232b      	movmi	r3, #43	@ 0x2b
 8008ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008eac:	f89a 3000 	ldrb.w	r3, [sl]
 8008eb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008eb2:	d015      	beq.n	8008ee0 <_vfiprintf_r+0x120>
 8008eb4:	9a07      	ldr	r2, [sp, #28]
 8008eb6:	4654      	mov	r4, sl
 8008eb8:	2000      	movs	r0, #0
 8008eba:	f04f 0c0a 	mov.w	ip, #10
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ec4:	3b30      	subs	r3, #48	@ 0x30
 8008ec6:	2b09      	cmp	r3, #9
 8008ec8:	d94b      	bls.n	8008f62 <_vfiprintf_r+0x1a2>
 8008eca:	b1b0      	cbz	r0, 8008efa <_vfiprintf_r+0x13a>
 8008ecc:	9207      	str	r2, [sp, #28]
 8008ece:	e014      	b.n	8008efa <_vfiprintf_r+0x13a>
 8008ed0:	eba0 0308 	sub.w	r3, r0, r8
 8008ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	9304      	str	r3, [sp, #16]
 8008edc:	46a2      	mov	sl, r4
 8008ede:	e7d2      	b.n	8008e86 <_vfiprintf_r+0xc6>
 8008ee0:	9b03      	ldr	r3, [sp, #12]
 8008ee2:	1d19      	adds	r1, r3, #4
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	9103      	str	r1, [sp, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	bfbb      	ittet	lt
 8008eec:	425b      	neglt	r3, r3
 8008eee:	f042 0202 	orrlt.w	r2, r2, #2
 8008ef2:	9307      	strge	r3, [sp, #28]
 8008ef4:	9307      	strlt	r3, [sp, #28]
 8008ef6:	bfb8      	it	lt
 8008ef8:	9204      	strlt	r2, [sp, #16]
 8008efa:	7823      	ldrb	r3, [r4, #0]
 8008efc:	2b2e      	cmp	r3, #46	@ 0x2e
 8008efe:	d10a      	bne.n	8008f16 <_vfiprintf_r+0x156>
 8008f00:	7863      	ldrb	r3, [r4, #1]
 8008f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f04:	d132      	bne.n	8008f6c <_vfiprintf_r+0x1ac>
 8008f06:	9b03      	ldr	r3, [sp, #12]
 8008f08:	1d1a      	adds	r2, r3, #4
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	9203      	str	r2, [sp, #12]
 8008f0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f12:	3402      	adds	r4, #2
 8008f14:	9305      	str	r3, [sp, #20]
 8008f16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008fec <_vfiprintf_r+0x22c>
 8008f1a:	7821      	ldrb	r1, [r4, #0]
 8008f1c:	2203      	movs	r2, #3
 8008f1e:	4650      	mov	r0, sl
 8008f20:	f7f7 f956 	bl	80001d0 <memchr>
 8008f24:	b138      	cbz	r0, 8008f36 <_vfiprintf_r+0x176>
 8008f26:	9b04      	ldr	r3, [sp, #16]
 8008f28:	eba0 000a 	sub.w	r0, r0, sl
 8008f2c:	2240      	movs	r2, #64	@ 0x40
 8008f2e:	4082      	lsls	r2, r0
 8008f30:	4313      	orrs	r3, r2
 8008f32:	3401      	adds	r4, #1
 8008f34:	9304      	str	r3, [sp, #16]
 8008f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f3a:	4829      	ldr	r0, [pc, #164]	@ (8008fe0 <_vfiprintf_r+0x220>)
 8008f3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f40:	2206      	movs	r2, #6
 8008f42:	f7f7 f945 	bl	80001d0 <memchr>
 8008f46:	2800      	cmp	r0, #0
 8008f48:	d03f      	beq.n	8008fca <_vfiprintf_r+0x20a>
 8008f4a:	4b26      	ldr	r3, [pc, #152]	@ (8008fe4 <_vfiprintf_r+0x224>)
 8008f4c:	bb1b      	cbnz	r3, 8008f96 <_vfiprintf_r+0x1d6>
 8008f4e:	9b03      	ldr	r3, [sp, #12]
 8008f50:	3307      	adds	r3, #7
 8008f52:	f023 0307 	bic.w	r3, r3, #7
 8008f56:	3308      	adds	r3, #8
 8008f58:	9303      	str	r3, [sp, #12]
 8008f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f5c:	443b      	add	r3, r7
 8008f5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f60:	e76a      	b.n	8008e38 <_vfiprintf_r+0x78>
 8008f62:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f66:	460c      	mov	r4, r1
 8008f68:	2001      	movs	r0, #1
 8008f6a:	e7a8      	b.n	8008ebe <_vfiprintf_r+0xfe>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	3401      	adds	r4, #1
 8008f70:	9305      	str	r3, [sp, #20]
 8008f72:	4619      	mov	r1, r3
 8008f74:	f04f 0c0a 	mov.w	ip, #10
 8008f78:	4620      	mov	r0, r4
 8008f7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f7e:	3a30      	subs	r2, #48	@ 0x30
 8008f80:	2a09      	cmp	r2, #9
 8008f82:	d903      	bls.n	8008f8c <_vfiprintf_r+0x1cc>
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d0c6      	beq.n	8008f16 <_vfiprintf_r+0x156>
 8008f88:	9105      	str	r1, [sp, #20]
 8008f8a:	e7c4      	b.n	8008f16 <_vfiprintf_r+0x156>
 8008f8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f90:	4604      	mov	r4, r0
 8008f92:	2301      	movs	r3, #1
 8008f94:	e7f0      	b.n	8008f78 <_vfiprintf_r+0x1b8>
 8008f96:	ab03      	add	r3, sp, #12
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	462a      	mov	r2, r5
 8008f9c:	4b12      	ldr	r3, [pc, #72]	@ (8008fe8 <_vfiprintf_r+0x228>)
 8008f9e:	a904      	add	r1, sp, #16
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f7fd fda1 	bl	8006ae8 <_printf_float>
 8008fa6:	4607      	mov	r7, r0
 8008fa8:	1c78      	adds	r0, r7, #1
 8008faa:	d1d6      	bne.n	8008f5a <_vfiprintf_r+0x19a>
 8008fac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fae:	07d9      	lsls	r1, r3, #31
 8008fb0:	d405      	bmi.n	8008fbe <_vfiprintf_r+0x1fe>
 8008fb2:	89ab      	ldrh	r3, [r5, #12]
 8008fb4:	059a      	lsls	r2, r3, #22
 8008fb6:	d402      	bmi.n	8008fbe <_vfiprintf_r+0x1fe>
 8008fb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fba:	f7fe fad1 	bl	8007560 <__retarget_lock_release_recursive>
 8008fbe:	89ab      	ldrh	r3, [r5, #12]
 8008fc0:	065b      	lsls	r3, r3, #25
 8008fc2:	f53f af1f 	bmi.w	8008e04 <_vfiprintf_r+0x44>
 8008fc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fc8:	e71e      	b.n	8008e08 <_vfiprintf_r+0x48>
 8008fca:	ab03      	add	r3, sp, #12
 8008fcc:	9300      	str	r3, [sp, #0]
 8008fce:	462a      	mov	r2, r5
 8008fd0:	4b05      	ldr	r3, [pc, #20]	@ (8008fe8 <_vfiprintf_r+0x228>)
 8008fd2:	a904      	add	r1, sp, #16
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f7fe f81f 	bl	8007018 <_printf_i>
 8008fda:	e7e4      	b.n	8008fa6 <_vfiprintf_r+0x1e6>
 8008fdc:	0800966f 	.word	0x0800966f
 8008fe0:	08009679 	.word	0x08009679
 8008fe4:	08006ae9 	.word	0x08006ae9
 8008fe8:	08008d9d 	.word	0x08008d9d
 8008fec:	08009675 	.word	0x08009675

08008ff0 <__swbuf_r>:
 8008ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ff2:	460e      	mov	r6, r1
 8008ff4:	4614      	mov	r4, r2
 8008ff6:	4605      	mov	r5, r0
 8008ff8:	b118      	cbz	r0, 8009002 <__swbuf_r+0x12>
 8008ffa:	6a03      	ldr	r3, [r0, #32]
 8008ffc:	b90b      	cbnz	r3, 8009002 <__swbuf_r+0x12>
 8008ffe:	f7fe f9b7 	bl	8007370 <__sinit>
 8009002:	69a3      	ldr	r3, [r4, #24]
 8009004:	60a3      	str	r3, [r4, #8]
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	071a      	lsls	r2, r3, #28
 800900a:	d501      	bpl.n	8009010 <__swbuf_r+0x20>
 800900c:	6923      	ldr	r3, [r4, #16]
 800900e:	b943      	cbnz	r3, 8009022 <__swbuf_r+0x32>
 8009010:	4621      	mov	r1, r4
 8009012:	4628      	mov	r0, r5
 8009014:	f000 f82a 	bl	800906c <__swsetup_r>
 8009018:	b118      	cbz	r0, 8009022 <__swbuf_r+0x32>
 800901a:	f04f 37ff 	mov.w	r7, #4294967295
 800901e:	4638      	mov	r0, r7
 8009020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009022:	6823      	ldr	r3, [r4, #0]
 8009024:	6922      	ldr	r2, [r4, #16]
 8009026:	1a98      	subs	r0, r3, r2
 8009028:	6963      	ldr	r3, [r4, #20]
 800902a:	b2f6      	uxtb	r6, r6
 800902c:	4283      	cmp	r3, r0
 800902e:	4637      	mov	r7, r6
 8009030:	dc05      	bgt.n	800903e <__swbuf_r+0x4e>
 8009032:	4621      	mov	r1, r4
 8009034:	4628      	mov	r0, r5
 8009036:	f7ff fde9 	bl	8008c0c <_fflush_r>
 800903a:	2800      	cmp	r0, #0
 800903c:	d1ed      	bne.n	800901a <__swbuf_r+0x2a>
 800903e:	68a3      	ldr	r3, [r4, #8]
 8009040:	3b01      	subs	r3, #1
 8009042:	60a3      	str	r3, [r4, #8]
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	6022      	str	r2, [r4, #0]
 800904a:	701e      	strb	r6, [r3, #0]
 800904c:	6962      	ldr	r2, [r4, #20]
 800904e:	1c43      	adds	r3, r0, #1
 8009050:	429a      	cmp	r2, r3
 8009052:	d004      	beq.n	800905e <__swbuf_r+0x6e>
 8009054:	89a3      	ldrh	r3, [r4, #12]
 8009056:	07db      	lsls	r3, r3, #31
 8009058:	d5e1      	bpl.n	800901e <__swbuf_r+0x2e>
 800905a:	2e0a      	cmp	r6, #10
 800905c:	d1df      	bne.n	800901e <__swbuf_r+0x2e>
 800905e:	4621      	mov	r1, r4
 8009060:	4628      	mov	r0, r5
 8009062:	f7ff fdd3 	bl	8008c0c <_fflush_r>
 8009066:	2800      	cmp	r0, #0
 8009068:	d0d9      	beq.n	800901e <__swbuf_r+0x2e>
 800906a:	e7d6      	b.n	800901a <__swbuf_r+0x2a>

0800906c <__swsetup_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4b29      	ldr	r3, [pc, #164]	@ (8009114 <__swsetup_r+0xa8>)
 8009070:	4605      	mov	r5, r0
 8009072:	6818      	ldr	r0, [r3, #0]
 8009074:	460c      	mov	r4, r1
 8009076:	b118      	cbz	r0, 8009080 <__swsetup_r+0x14>
 8009078:	6a03      	ldr	r3, [r0, #32]
 800907a:	b90b      	cbnz	r3, 8009080 <__swsetup_r+0x14>
 800907c:	f7fe f978 	bl	8007370 <__sinit>
 8009080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009084:	0719      	lsls	r1, r3, #28
 8009086:	d422      	bmi.n	80090ce <__swsetup_r+0x62>
 8009088:	06da      	lsls	r2, r3, #27
 800908a:	d407      	bmi.n	800909c <__swsetup_r+0x30>
 800908c:	2209      	movs	r2, #9
 800908e:	602a      	str	r2, [r5, #0]
 8009090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009094:	81a3      	strh	r3, [r4, #12]
 8009096:	f04f 30ff 	mov.w	r0, #4294967295
 800909a:	e033      	b.n	8009104 <__swsetup_r+0x98>
 800909c:	0758      	lsls	r0, r3, #29
 800909e:	d512      	bpl.n	80090c6 <__swsetup_r+0x5a>
 80090a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090a2:	b141      	cbz	r1, 80090b6 <__swsetup_r+0x4a>
 80090a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090a8:	4299      	cmp	r1, r3
 80090aa:	d002      	beq.n	80090b2 <__swsetup_r+0x46>
 80090ac:	4628      	mov	r0, r5
 80090ae:	f7ff f8a7 	bl	8008200 <_free_r>
 80090b2:	2300      	movs	r3, #0
 80090b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80090bc:	81a3      	strh	r3, [r4, #12]
 80090be:	2300      	movs	r3, #0
 80090c0:	6063      	str	r3, [r4, #4]
 80090c2:	6923      	ldr	r3, [r4, #16]
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	f043 0308 	orr.w	r3, r3, #8
 80090cc:	81a3      	strh	r3, [r4, #12]
 80090ce:	6923      	ldr	r3, [r4, #16]
 80090d0:	b94b      	cbnz	r3, 80090e6 <__swsetup_r+0x7a>
 80090d2:	89a3      	ldrh	r3, [r4, #12]
 80090d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80090d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090dc:	d003      	beq.n	80090e6 <__swsetup_r+0x7a>
 80090de:	4621      	mov	r1, r4
 80090e0:	4628      	mov	r0, r5
 80090e2:	f000 f883 	bl	80091ec <__smakebuf_r>
 80090e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ea:	f013 0201 	ands.w	r2, r3, #1
 80090ee:	d00a      	beq.n	8009106 <__swsetup_r+0x9a>
 80090f0:	2200      	movs	r2, #0
 80090f2:	60a2      	str	r2, [r4, #8]
 80090f4:	6962      	ldr	r2, [r4, #20]
 80090f6:	4252      	negs	r2, r2
 80090f8:	61a2      	str	r2, [r4, #24]
 80090fa:	6922      	ldr	r2, [r4, #16]
 80090fc:	b942      	cbnz	r2, 8009110 <__swsetup_r+0xa4>
 80090fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009102:	d1c5      	bne.n	8009090 <__swsetup_r+0x24>
 8009104:	bd38      	pop	{r3, r4, r5, pc}
 8009106:	0799      	lsls	r1, r3, #30
 8009108:	bf58      	it	pl
 800910a:	6962      	ldrpl	r2, [r4, #20]
 800910c:	60a2      	str	r2, [r4, #8]
 800910e:	e7f4      	b.n	80090fa <__swsetup_r+0x8e>
 8009110:	2000      	movs	r0, #0
 8009112:	e7f7      	b.n	8009104 <__swsetup_r+0x98>
 8009114:	20000018 	.word	0x20000018

08009118 <_raise_r>:
 8009118:	291f      	cmp	r1, #31
 800911a:	b538      	push	{r3, r4, r5, lr}
 800911c:	4605      	mov	r5, r0
 800911e:	460c      	mov	r4, r1
 8009120:	d904      	bls.n	800912c <_raise_r+0x14>
 8009122:	2316      	movs	r3, #22
 8009124:	6003      	str	r3, [r0, #0]
 8009126:	f04f 30ff 	mov.w	r0, #4294967295
 800912a:	bd38      	pop	{r3, r4, r5, pc}
 800912c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800912e:	b112      	cbz	r2, 8009136 <_raise_r+0x1e>
 8009130:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009134:	b94b      	cbnz	r3, 800914a <_raise_r+0x32>
 8009136:	4628      	mov	r0, r5
 8009138:	f000 f830 	bl	800919c <_getpid_r>
 800913c:	4622      	mov	r2, r4
 800913e:	4601      	mov	r1, r0
 8009140:	4628      	mov	r0, r5
 8009142:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009146:	f000 b817 	b.w	8009178 <_kill_r>
 800914a:	2b01      	cmp	r3, #1
 800914c:	d00a      	beq.n	8009164 <_raise_r+0x4c>
 800914e:	1c59      	adds	r1, r3, #1
 8009150:	d103      	bne.n	800915a <_raise_r+0x42>
 8009152:	2316      	movs	r3, #22
 8009154:	6003      	str	r3, [r0, #0]
 8009156:	2001      	movs	r0, #1
 8009158:	e7e7      	b.n	800912a <_raise_r+0x12>
 800915a:	2100      	movs	r1, #0
 800915c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009160:	4620      	mov	r0, r4
 8009162:	4798      	blx	r3
 8009164:	2000      	movs	r0, #0
 8009166:	e7e0      	b.n	800912a <_raise_r+0x12>

08009168 <raise>:
 8009168:	4b02      	ldr	r3, [pc, #8]	@ (8009174 <raise+0xc>)
 800916a:	4601      	mov	r1, r0
 800916c:	6818      	ldr	r0, [r3, #0]
 800916e:	f7ff bfd3 	b.w	8009118 <_raise_r>
 8009172:	bf00      	nop
 8009174:	20000018 	.word	0x20000018

08009178 <_kill_r>:
 8009178:	b538      	push	{r3, r4, r5, lr}
 800917a:	4d07      	ldr	r5, [pc, #28]	@ (8009198 <_kill_r+0x20>)
 800917c:	2300      	movs	r3, #0
 800917e:	4604      	mov	r4, r0
 8009180:	4608      	mov	r0, r1
 8009182:	4611      	mov	r1, r2
 8009184:	602b      	str	r3, [r5, #0]
 8009186:	f7f8 f965 	bl	8001454 <_kill>
 800918a:	1c43      	adds	r3, r0, #1
 800918c:	d102      	bne.n	8009194 <_kill_r+0x1c>
 800918e:	682b      	ldr	r3, [r5, #0]
 8009190:	b103      	cbz	r3, 8009194 <_kill_r+0x1c>
 8009192:	6023      	str	r3, [r4, #0]
 8009194:	bd38      	pop	{r3, r4, r5, pc}
 8009196:	bf00      	nop
 8009198:	2000046c 	.word	0x2000046c

0800919c <_getpid_r>:
 800919c:	f7f8 b952 	b.w	8001444 <_getpid>

080091a0 <__swhatbuf_r>:
 80091a0:	b570      	push	{r4, r5, r6, lr}
 80091a2:	460c      	mov	r4, r1
 80091a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091a8:	2900      	cmp	r1, #0
 80091aa:	b096      	sub	sp, #88	@ 0x58
 80091ac:	4615      	mov	r5, r2
 80091ae:	461e      	mov	r6, r3
 80091b0:	da0d      	bge.n	80091ce <__swhatbuf_r+0x2e>
 80091b2:	89a3      	ldrh	r3, [r4, #12]
 80091b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80091b8:	f04f 0100 	mov.w	r1, #0
 80091bc:	bf14      	ite	ne
 80091be:	2340      	movne	r3, #64	@ 0x40
 80091c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80091c4:	2000      	movs	r0, #0
 80091c6:	6031      	str	r1, [r6, #0]
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	b016      	add	sp, #88	@ 0x58
 80091cc:	bd70      	pop	{r4, r5, r6, pc}
 80091ce:	466a      	mov	r2, sp
 80091d0:	f000 f848 	bl	8009264 <_fstat_r>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	dbec      	blt.n	80091b2 <__swhatbuf_r+0x12>
 80091d8:	9901      	ldr	r1, [sp, #4]
 80091da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80091de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80091e2:	4259      	negs	r1, r3
 80091e4:	4159      	adcs	r1, r3
 80091e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80091ea:	e7eb      	b.n	80091c4 <__swhatbuf_r+0x24>

080091ec <__smakebuf_r>:
 80091ec:	898b      	ldrh	r3, [r1, #12]
 80091ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091f0:	079d      	lsls	r5, r3, #30
 80091f2:	4606      	mov	r6, r0
 80091f4:	460c      	mov	r4, r1
 80091f6:	d507      	bpl.n	8009208 <__smakebuf_r+0x1c>
 80091f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80091fc:	6023      	str	r3, [r4, #0]
 80091fe:	6123      	str	r3, [r4, #16]
 8009200:	2301      	movs	r3, #1
 8009202:	6163      	str	r3, [r4, #20]
 8009204:	b003      	add	sp, #12
 8009206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009208:	ab01      	add	r3, sp, #4
 800920a:	466a      	mov	r2, sp
 800920c:	f7ff ffc8 	bl	80091a0 <__swhatbuf_r>
 8009210:	9f00      	ldr	r7, [sp, #0]
 8009212:	4605      	mov	r5, r0
 8009214:	4639      	mov	r1, r7
 8009216:	4630      	mov	r0, r6
 8009218:	f7ff f866 	bl	80082e8 <_malloc_r>
 800921c:	b948      	cbnz	r0, 8009232 <__smakebuf_r+0x46>
 800921e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009222:	059a      	lsls	r2, r3, #22
 8009224:	d4ee      	bmi.n	8009204 <__smakebuf_r+0x18>
 8009226:	f023 0303 	bic.w	r3, r3, #3
 800922a:	f043 0302 	orr.w	r3, r3, #2
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	e7e2      	b.n	80091f8 <__smakebuf_r+0xc>
 8009232:	89a3      	ldrh	r3, [r4, #12]
 8009234:	6020      	str	r0, [r4, #0]
 8009236:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800923a:	81a3      	strh	r3, [r4, #12]
 800923c:	9b01      	ldr	r3, [sp, #4]
 800923e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009242:	b15b      	cbz	r3, 800925c <__smakebuf_r+0x70>
 8009244:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009248:	4630      	mov	r0, r6
 800924a:	f000 f81d 	bl	8009288 <_isatty_r>
 800924e:	b128      	cbz	r0, 800925c <__smakebuf_r+0x70>
 8009250:	89a3      	ldrh	r3, [r4, #12]
 8009252:	f023 0303 	bic.w	r3, r3, #3
 8009256:	f043 0301 	orr.w	r3, r3, #1
 800925a:	81a3      	strh	r3, [r4, #12]
 800925c:	89a3      	ldrh	r3, [r4, #12]
 800925e:	431d      	orrs	r5, r3
 8009260:	81a5      	strh	r5, [r4, #12]
 8009262:	e7cf      	b.n	8009204 <__smakebuf_r+0x18>

08009264 <_fstat_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	4d07      	ldr	r5, [pc, #28]	@ (8009284 <_fstat_r+0x20>)
 8009268:	2300      	movs	r3, #0
 800926a:	4604      	mov	r4, r0
 800926c:	4608      	mov	r0, r1
 800926e:	4611      	mov	r1, r2
 8009270:	602b      	str	r3, [r5, #0]
 8009272:	f7f8 f94f 	bl	8001514 <_fstat>
 8009276:	1c43      	adds	r3, r0, #1
 8009278:	d102      	bne.n	8009280 <_fstat_r+0x1c>
 800927a:	682b      	ldr	r3, [r5, #0]
 800927c:	b103      	cbz	r3, 8009280 <_fstat_r+0x1c>
 800927e:	6023      	str	r3, [r4, #0]
 8009280:	bd38      	pop	{r3, r4, r5, pc}
 8009282:	bf00      	nop
 8009284:	2000046c 	.word	0x2000046c

08009288 <_isatty_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4d06      	ldr	r5, [pc, #24]	@ (80092a4 <_isatty_r+0x1c>)
 800928c:	2300      	movs	r3, #0
 800928e:	4604      	mov	r4, r0
 8009290:	4608      	mov	r0, r1
 8009292:	602b      	str	r3, [r5, #0]
 8009294:	f7f8 f94e 	bl	8001534 <_isatty>
 8009298:	1c43      	adds	r3, r0, #1
 800929a:	d102      	bne.n	80092a2 <_isatty_r+0x1a>
 800929c:	682b      	ldr	r3, [r5, #0]
 800929e:	b103      	cbz	r3, 80092a2 <_isatty_r+0x1a>
 80092a0:	6023      	str	r3, [r4, #0]
 80092a2:	bd38      	pop	{r3, r4, r5, pc}
 80092a4:	2000046c 	.word	0x2000046c

080092a8 <_init>:
 80092a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092aa:	bf00      	nop
 80092ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ae:	bc08      	pop	{r3}
 80092b0:	469e      	mov	lr, r3
 80092b2:	4770      	bx	lr

080092b4 <_fini>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	bf00      	nop
 80092b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ba:	bc08      	pop	{r3}
 80092bc:	469e      	mov	lr, r3
 80092be:	4770      	bx	lr
