<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="mxu" solutionName="CAT" date="2023-01-06T17:12:03.556+0100"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="mxu" solutionName="CAT" date="2023-01-06T17:12:03.476+0100"/>
        <logs message="ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim." projectName="mxu" solutionName="CAT" date="2023-01-06T17:12:03.476+0100"/>
        <logs message="ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed." projectName="mxu" solutionName="CAT" date="2023-01-06T17:12:03.466+0100"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:11.118+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.998+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.998+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.978+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.978+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.958+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.958+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.948+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.938+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.928+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.918+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.908+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.898+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.888+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.268+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.258+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.248+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.238+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.228+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.218+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.208+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.198+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.188+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.178+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.168+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.158+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.018+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:10.008+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.998+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.988+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.978+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.968+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.958+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.948+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.938+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.928+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.918+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0." projectName="mxu" solutionName="CAT" date="2023-01-06T17:11:09.918+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1544.066 ; gain = 551.250&#xD;" projectName="mxu" solutionName="CAT" date="2023-01-06T17:16:27.494+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.566 ; gain = 505.516&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.566 ; gain = 505.516&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.566 ; gain = 505.516&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.137 ; gain = 510.086&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1302.926 ; gain = 515.875&#xD;" projectName="mxu" solutionName="CAT" date="2023-01-06T17:16:13.426+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z010clg400-1 -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'&#xD;" projectName="mxu" solutionName="CAT" date="2023-01-06T17:15:41.409+0100" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Fri Jan  6 17:14:09 2023] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Fri Jan  6 17:14:09 2023] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Fri Jan  6 17:14:09 2023] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2022.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;" projectName="mxu" solutionName="CAT" date="2023-01-06T17:15:35.403+0100" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-01-06 17:14:09 +0100&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="mxu" solutionName="CAT" date="2023-01-06T17:14:11.347+0100" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:&#xD;&#xD;&#xA;&#x9;FREQ_HZ = 100000000.0 &#xD;&#xD;&#xA;Please resolve any mismatches by directly setting properties on BD cell &lt;/hls_inst> to completely resolve these warnings.&#xD;&#xD;&#xA;Wrote  : &lt;C:\Users\krist\AppData\Roaming\Xilinx\Vitis\mxu\CAT\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;Verilog Output written to : C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xD;&#xA;make_wrapper: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 681.520 ; gain = 242.383&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="mxu" solutionName="CAT" date="2023-01-06T17:14:07.331+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
