<stg><name>mul</name>


<trans_list>

<trans id="323" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="3" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="5" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="19" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="27" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="28" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_V), !map !22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b_V), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c_V), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n), !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %n_read = call i32 @_ssdm_op_Read.axis.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %a_cache = alloca [100 x i32], align 16

]]></Node>
<StgValue><ssdm name="a_cache"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %b_cache = alloca [100 x i32], align 16

]]></Node>
<StgValue><ssdm name="b_cache"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %b_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %c_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %n, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %a_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %icmp_ln20 = icmp eq i32 %n_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %icmp_ln20_1 = icmp eq i32 %n_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %icmp_ln20_2 = icmp eq i32 %n_read, 2

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %icmp_ln20_3 = icmp eq i32 %n_read, 3

]]></Node>
<StgValue><ssdm name="icmp_ln20_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %icmp_ln20_4 = icmp eq i32 %n_read, 4

]]></Node>
<StgValue><ssdm name="icmp_ln20_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %icmp_ln20_5 = icmp eq i32 %n_read, 5

]]></Node>
<StgValue><ssdm name="icmp_ln20_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %icmp_ln20_6 = icmp eq i32 %n_read, 6

]]></Node>
<StgValue><ssdm name="icmp_ln20_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %icmp_ln20_7 = icmp eq i32 %n_read, 7

]]></Node>
<StgValue><ssdm name="icmp_ln20_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %icmp_ln20_8 = icmp eq i32 %n_read, 8

]]></Node>
<StgValue><ssdm name="icmp_ln20_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %icmp_ln20_9 = icmp eq i32 %n_read, 9

]]></Node>
<StgValue><ssdm name="icmp_ln20_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i_1, %.loopexit11 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
:1  %zext_ln16 = zext i4 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln16 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_1 = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln16, label %.loopexit12, label %2

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln17 = icmp eq i32 %zext_ln16, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln17, label %.loopexit12, label %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader16.preheader:0  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader16.preheader:1  %shl_ln21_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="5">
<![CDATA[
.preheader16.preheader:2  %zext_ln21_10 = zext i5 %shl_ln21_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln21_10"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.preheader:3  %add_ln21 = add i7 %zext_ln21_10, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.preheader:4  br i1 %icmp_ln20, label %.loopexit11, label %.preheader16.1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16.1:0  %tmp = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.1:1  %zext_ln21 = zext i7 %add_ln21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.1:2  %a_cache_addr = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="a_cache_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.1:3  store i32 %tmp, i32* %a_cache_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16.1:4  %tmp_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.1:5  %b_cache_addr = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="b_cache_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.1:6  store i32 %tmp_1, i32* %b_cache_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.1:7  br i1 %icmp_ln20_1, label %.loopexit11, label %.preheader16.2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.loopexit12:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader16.2:0  %tmp_4 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.2:1  %or_ln21 = or i7 %add_ln21, 1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.2:2  %zext_ln21_1 = zext i7 %or_ln21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.2:3  %a_cache_addr_1 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="a_cache_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.2:4  store i32 %tmp_4, i32* %a_cache_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader16.2:5  %tmp_6 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.2:6  %b_cache_addr_1 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="b_cache_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.2:7  store i32 %tmp_6, i32* %b_cache_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.2:8  br i1 %icmp_ln20_2, label %.loopexit11, label %.preheader16.3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader16.3:0  %tmp_7 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.3:1  %add_ln21_1 = add i7 %add_ln21, 2

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.3:2  %zext_ln21_2 = zext i7 %add_ln21_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.3:3  %a_cache_addr_2 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="a_cache_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.3:4  store i32 %tmp_7, i32* %a_cache_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader16.3:5  %tmp_8 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.3:6  %b_cache_addr_2 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="b_cache_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.3:7  store i32 %tmp_8, i32* %b_cache_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.3:8  br i1 %icmp_ln20_3, label %.loopexit11, label %.preheader16.4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader16.4:0  %tmp_9 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.4:1  %add_ln21_2 = add i7 %add_ln21, 3

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.4:2  %zext_ln21_3 = zext i7 %add_ln21_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.4:3  %a_cache_addr_3 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="a_cache_addr_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.4:4  store i32 %tmp_9, i32* %a_cache_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader16.4:5  %tmp_10 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.4:6  %b_cache_addr_3 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="b_cache_addr_3"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.4:7  store i32 %tmp_10, i32* %b_cache_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.4:8  br i1 %icmp_ln20_4, label %.loopexit11, label %.preheader16.5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader16.5:0  %tmp_11 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.5:1  %add_ln21_3 = add i7 %add_ln21, 4

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.5:2  %zext_ln21_4 = zext i7 %add_ln21_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.5:3  %a_cache_addr_4 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="a_cache_addr_4"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.5:4  store i32 %tmp_11, i32* %a_cache_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader16.5:5  %tmp_12 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.5:6  %b_cache_addr_4 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="b_cache_addr_4"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.5:7  store i32 %tmp_12, i32* %b_cache_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.5:8  br i1 %icmp_ln20_5, label %.loopexit11, label %.preheader16.6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader16.6:0  %tmp_13 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.6:1  %add_ln21_4 = add i7 %add_ln21, 5

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.6:2  %zext_ln21_5 = zext i7 %add_ln21_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.6:3  %a_cache_addr_5 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="a_cache_addr_5"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.6:4  store i32 %tmp_13, i32* %a_cache_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader16.6:5  %tmp_14 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.6:6  %b_cache_addr_5 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="b_cache_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.6:7  store i32 %tmp_14, i32* %b_cache_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.6:8  br i1 %icmp_ln20_6, label %.loopexit11, label %.preheader16.7

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
.preheader16.7:0  %tmp_15 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.7:1  %add_ln21_5 = add i7 %add_ln21, 6

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.7:2  %zext_ln21_6 = zext i7 %add_ln21_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.7:3  %a_cache_addr_6 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="a_cache_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.7:4  store i32 %tmp_15, i32* %a_cache_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
.preheader16.7:5  %tmp_16 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.7:6  %b_cache_addr_6 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="b_cache_addr_6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.7:7  store i32 %tmp_16, i32* %b_cache_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.7:8  br i1 %icmp_ln20_7, label %.loopexit11, label %.preheader16.8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.preheader16.8:0  %tmp_17 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.8:1  %add_ln21_6 = add i7 %add_ln21, 7

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.8:2  %zext_ln21_7 = zext i7 %add_ln21_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.8:3  %a_cache_addr_7 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="a_cache_addr_7"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.8:4  store i32 %tmp_17, i32* %a_cache_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.preheader16.8:5  %tmp_18 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.8:6  %b_cache_addr_7 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="b_cache_addr_7"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.8:7  store i32 %tmp_18, i32* %b_cache_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.8:8  br i1 %icmp_ln20_8, label %.loopexit11, label %.preheader16.9

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.preheader16.9:0  %tmp_19 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.9:1  %add_ln21_7 = add i7 %add_ln21, 8

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.9:2  %zext_ln21_8 = zext i7 %add_ln21_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.9:3  %a_cache_addr_8 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_8

]]></Node>
<StgValue><ssdm name="a_cache_addr_8"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.9:4  store i32 %tmp_19, i32* %a_cache_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.preheader16.9:5  %tmp_20 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.9:6  %b_cache_addr_8 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_8

]]></Node>
<StgValue><ssdm name="b_cache_addr_8"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.9:7  store i32 %tmp_20, i32* %b_cache_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16.9:8  br i1 %icmp_ln20_9, label %.loopexit11, label %.preheader16.10

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
.preheader16.10:0  %tmp_21 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader16.10:1  %add_ln21_8 = add i7 %add_ln21, 9

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="7">
<![CDATA[
.preheader16.10:2  %zext_ln21_9 = zext i7 %add_ln21_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.10:3  %a_cache_addr_9 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="a_cache_addr_9"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.10:4  store i32 %tmp_21, i32* %a_cache_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
.preheader16.10:5  %tmp_22 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.10:6  %b_cache_addr_9 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="b_cache_addr_9"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader16.10:7  store i32 %tmp_22, i32* %b_cache_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.10:8  br label %.loopexit11

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i4 [ 0, %.loopexit12 ], [ %i, %Row_end ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln26 = icmp eq i4 %i1_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln26, label %.loopexit10, label %Row_begin

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="4">
<![CDATA[
Row_begin:0  %zext_ln26 = zext i4 %i1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_begin:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_begin:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Row_begin:3  %icmp_ln27 = icmp eq i32 %zext_ln26, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Row_begin:4  br i1 %icmp_ln27, label %.loopexit10, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader15.preheader:0  %shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader15.preheader:1  %shl_ln36_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i1_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln36_1"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="5">
<![CDATA[
.preheader15.preheader:2  %zext_ln36_20 = zext i5 %shl_ln36_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln36_20"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:3  %add_ln36 = add i7 %zext_ln36_20, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:4  %zext_ln36 = zext i7 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:5  %a_cache_addr_10 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="a_cache_addr_10"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:6  %a_cache_load = load i32* %a_cache_addr_10, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:7  %or_ln36 = or i7 %add_ln36, 1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:8  %zext_ln36_10 = zext i7 %or_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_10"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:9  %a_cache_addr_11 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="a_cache_addr_11"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:10  %a_cache_load_1 = load i32* %a_cache_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0">
<![CDATA[
.loopexit10:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:6  %a_cache_load = load i32* %a_cache_addr_10, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:10  %a_cache_load_1 = load i32* %a_cache_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:11  %add_ln36_2 = add i7 %add_ln36, 2

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:12  %zext_ln36_2 = zext i7 %add_ln36_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:13  %a_cache_addr_12 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="a_cache_addr_12"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:14  %a_cache_load_2 = load i32* %a_cache_addr_12, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_2"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:15  %add_ln36_3 = add i7 %add_ln36, 3

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:16  %zext_ln36_3 = zext i7 %add_ln36_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:17  %a_cache_addr_13 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="a_cache_addr_13"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:18  %a_cache_load_3 = load i32* %a_cache_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:14  %a_cache_load_2 = load i32* %a_cache_addr_12, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_2"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:18  %a_cache_load_3 = load i32* %a_cache_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_3"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:19  %add_ln36_4 = add i7 %add_ln36, 4

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:20  %zext_ln36_4 = zext i7 %add_ln36_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:21  %a_cache_addr_14 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="a_cache_addr_14"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:22  %a_cache_load_4 = load i32* %a_cache_addr_14, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_4"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:23  %add_ln36_5 = add i7 %add_ln36, 5

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:24  %zext_ln36_5 = zext i7 %add_ln36_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:25  %a_cache_addr_15 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="a_cache_addr_15"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:26  %a_cache_load_5 = load i32* %a_cache_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:22  %a_cache_load_4 = load i32* %a_cache_addr_14, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_4"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:26  %a_cache_load_5 = load i32* %a_cache_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_5"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:27  %add_ln36_6 = add i7 %add_ln36, 6

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:28  %zext_ln36_6 = zext i7 %add_ln36_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:29  %a_cache_addr_16 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="a_cache_addr_16"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:30  %a_cache_load_6 = load i32* %a_cache_addr_16, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_6"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:31  %add_ln36_7 = add i7 %add_ln36, 7

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:32  %zext_ln36_7 = zext i7 %add_ln36_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_7"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:33  %a_cache_addr_17 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="a_cache_addr_17"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:34  %a_cache_load_7 = load i32* %a_cache_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="209" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:30  %a_cache_load_6 = load i32* %a_cache_addr_16, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_6"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:34  %a_cache_load_7 = load i32* %a_cache_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_7"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:35  %add_ln36_8 = add i7 %add_ln36, 8

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:36  %zext_ln36_8 = zext i7 %add_ln36_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_8"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:37  %a_cache_addr_18 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="a_cache_addr_18"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:38  %a_cache_load_8 = load i32* %a_cache_addr_18, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_8"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15.preheader:39  %add_ln36_9 = add i7 %add_ln36, 9

]]></Node>
<StgValue><ssdm name="add_ln36_9"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="7">
<![CDATA[
.preheader15.preheader:40  %zext_ln36_9 = zext i7 %add_ln36_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_9"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader:41  %a_cache_addr_19 = getelementptr inbounds [100 x i32]* %a_cache, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="a_cache_addr_19"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:42  %a_cache_load_9 = load i32* %a_cache_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:38  %a_cache_load_8 = load i32* %a_cache_addr_18, align 8

]]></Node>
<StgValue><ssdm name="a_cache_load_8"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="7">
<![CDATA[
.preheader15.preheader:42  %a_cache_load_9 = load i32* %a_cache_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_cache_load_9"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:43  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0  %j2_0 = phi i4 [ %j, %Col_end ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:1  %icmp_ln28 = icmp eq i4 %j2_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:3  %j = add i4 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %icmp_ln28, label %Row_end, label %Col_begin

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="4">
<![CDATA[
Col_begin:0  %zext_ln28 = zext i4 %j2_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="4">
<![CDATA[
Col_begin:1  %zext_ln28_1 = zext i4 %j2_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="4">
<![CDATA[
Col_begin:2  %zext_ln28_2 = zext i4 %j2_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
Col_begin:3  %zext_ln28_3 = zext i4 %j2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_begin:4  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_begin:5  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_begin:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_begin:7  %icmp_ln30 = icmp eq i32 %zext_ln28_3, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_begin:8  br i1 %icmp_ln30, label %Row_end, label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:0  br i1 %icmp_ln20, label %Col_end, label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
.preheader.1:0  %zext_ln36_1 = zext i4 %j2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:1  %b_cache_addr_10 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="b_cache_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="7">
<![CDATA[
.preheader.1:2  %b_cache_load = load i32* %b_cache_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.2:0  %add_ln36_1 = add i5 %zext_ln28_2, 10

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="5">
<![CDATA[
.preheader.2:1  %zext_ln36_11 = zext i5 %add_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_11"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:2  %b_cache_addr_11 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="b_cache_addr_11"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="7">
<![CDATA[
.preheader.2:3  %b_cache_load_1 = load i32* %b_cache_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_1"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader.9:0  %or_ln36_1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -3, i4 %j2_0)

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="7">
<![CDATA[
.preheader.1:2  %b_cache_load = load i32* %b_cache_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="7">
<![CDATA[
.preheader.2:3  %b_cache_load_1 = load i32* %b_cache_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_1"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.3:0  %add_ln36_11 = add i5 %zext_ln28_2, -12

]]></Node>
<StgValue><ssdm name="add_ln36_11"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="5">
<![CDATA[
.preheader.3:1  %zext_ln36_12 = zext i5 %add_ln36_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_12"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:2  %b_cache_addr_12 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="b_cache_addr_12"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
.preheader.3:3  %b_cache_load_2 = load i32* %b_cache_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_2"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.4:0  %add_ln36_13 = add i6 %zext_ln28_1, 30

]]></Node>
<StgValue><ssdm name="add_ln36_13"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="6">
<![CDATA[
.preheader.4:1  %zext_ln36_13 = zext i6 %add_ln36_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_13"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:2  %b_cache_addr_13 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="b_cache_addr_13"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="7">
<![CDATA[
.preheader.4:3  %b_cache_load_3 = load i32* %b_cache_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="255" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:3  %mul_ln36 = mul nsw i32 %a_cache_load, %b_cache_load

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2:4  %mul_ln36_1 = mul nsw i32 %a_cache_load_1, %b_cache_load_1

]]></Node>
<StgValue><ssdm name="mul_ln36_1"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
.preheader.3:3  %b_cache_load_2 = load i32* %b_cache_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_2"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="7">
<![CDATA[
.preheader.4:3  %b_cache_load_3 = load i32* %b_cache_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_3"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.5:0  %add_ln36_15 = add i6 %zext_ln28_1, -24

]]></Node>
<StgValue><ssdm name="add_ln36_15"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="6">
<![CDATA[
.preheader.5:1  %zext_ln36_14 = zext i6 %add_ln36_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_14"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:2  %b_cache_addr_14 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="b_cache_addr_14"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="7">
<![CDATA[
.preheader.5:3  %b_cache_load_4 = load i32* %b_cache_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_4"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.6:0  %add_ln36_17 = add i5 %zext_ln28_2, -14

]]></Node>
<StgValue><ssdm name="add_ln36_17"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="5">
<![CDATA[
.preheader.6:1  %sext_ln36 = sext i5 %add_ln36_17 to i6

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="6">
<![CDATA[
.preheader.6:2  %zext_ln36_15 = zext i6 %sext_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_15"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:3  %b_cache_addr_15 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="b_cache_addr_15"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="7">
<![CDATA[
.preheader.6:4  %b_cache_load_5 = load i32* %b_cache_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:4  br i1 %icmp_ln20_1, label %Col_end, label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2:5  %add_ln36_10 = add nsw i32 %mul_ln36, %mul_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_10"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:6  br i1 %icmp_ln20_2, label %Col_end, label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3:4  %mul_ln36_2 = mul nsw i32 %a_cache_load_2, %b_cache_load_2

]]></Node>
<StgValue><ssdm name="mul_ln36_2"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4:4  %mul_ln36_3 = mul nsw i32 %a_cache_load_3, %b_cache_load_3

]]></Node>
<StgValue><ssdm name="mul_ln36_3"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="7">
<![CDATA[
.preheader.5:3  %b_cache_load_4 = load i32* %b_cache_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_4"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="7">
<![CDATA[
.preheader.6:4  %b_cache_load_5 = load i32* %b_cache_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_5"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.7:0  %add_ln36_19 = add i7 %zext_ln28, 60

]]></Node>
<StgValue><ssdm name="add_ln36_19"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="7">
<![CDATA[
.preheader.7:1  %zext_ln36_16 = zext i7 %add_ln36_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_16"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.7:2  %b_cache_addr_16 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="b_cache_addr_16"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="7">
<![CDATA[
.preheader.7:3  %b_cache_load_6 = load i32* %b_cache_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_6"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.8:0  %add_ln36_21 = add i7 %zext_ln28, -58

]]></Node>
<StgValue><ssdm name="add_ln36_21"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="7">
<![CDATA[
.preheader.8:1  %zext_ln36_17 = zext i7 %add_ln36_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_17"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.8:2  %b_cache_addr_17 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="b_cache_addr_17"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
.preheader.8:3  %b_cache_load_7 = load i32* %b_cache_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="283" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3:5  %add_ln36_12 = add nsw i32 %add_ln36_10, %mul_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_12"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:6  br i1 %icmp_ln20_3, label %Col_end, label %.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4:5  %add_ln36_14 = add nsw i32 %add_ln36_12, %mul_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_14"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:6  br i1 %icmp_ln20_4, label %Col_end, label %.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5:4  %mul_ln36_4 = mul nsw i32 %a_cache_load_4, %b_cache_load_4

]]></Node>
<StgValue><ssdm name="mul_ln36_4"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6:5  %mul_ln36_5 = mul nsw i32 %a_cache_load_5, %b_cache_load_5

]]></Node>
<StgValue><ssdm name="mul_ln36_5"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="7">
<![CDATA[
.preheader.7:3  %b_cache_load_6 = load i32* %b_cache_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_6"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
.preheader.8:3  %b_cache_load_7 = load i32* %b_cache_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_7"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="7">
<![CDATA[
.preheader.9:1  %zext_ln36_18 = zext i7 %or_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_18"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.9:2  %b_cache_addr_18 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="b_cache_addr_18"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="7">
<![CDATA[
.preheader.9:3  %b_cache_load_8 = load i32* %b_cache_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_8"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.10:0  %add_ln36_24 = add i7 %zext_ln28, -38

]]></Node>
<StgValue><ssdm name="add_ln36_24"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="7">
<![CDATA[
.preheader.10:1  %zext_ln36_19 = zext i7 %add_ln36_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_19"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.10:2  %b_cache_addr_19 = getelementptr inbounds [100 x i32]* %b_cache, i64 0, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="b_cache_addr_19"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="7">
<![CDATA[
.preheader.10:3  %b_cache_load_9 = load i32* %b_cache_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="298" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5:5  %add_ln36_16 = add nsw i32 %add_ln36_14, %mul_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_16"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:6  br i1 %icmp_ln20_5, label %Col_end, label %.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6:6  %add_ln36_18 = add nsw i32 %add_ln36_16, %mul_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_18"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:7  br i1 %icmp_ln20_6, label %Col_end, label %.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7:4  %mul_ln36_6 = mul nsw i32 %a_cache_load_6, %b_cache_load_6

]]></Node>
<StgValue><ssdm name="mul_ln36_6"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8:4  %mul_ln36_7 = mul nsw i32 %a_cache_load_7, %b_cache_load_7

]]></Node>
<StgValue><ssdm name="mul_ln36_7"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="7">
<![CDATA[
.preheader.9:3  %b_cache_load_8 = load i32* %b_cache_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_8"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="7">
<![CDATA[
.preheader.10:3  %b_cache_load_9 = load i32* %b_cache_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_cache_load_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="306" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7:5  %add_ln36_20 = add nsw i32 %add_ln36_18, %mul_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln36_20"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7:6  br i1 %icmp_ln20_7, label %Col_end, label %.preheader.8

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8:5  %add_ln36_22 = add nsw i32 %add_ln36_20, %mul_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_22"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.8:6  br i1 %icmp_ln20_8, label %Col_end, label %.preheader.9

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9:4  %mul_ln36_8 = mul nsw i32 %a_cache_load_8, %b_cache_load_8

]]></Node>
<StgValue><ssdm name="mul_ln36_8"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10:4  %mul_ln36_9 = mul nsw i32 %a_cache_load_9, %b_cache_load_9

]]></Node>
<StgValue><ssdm name="mul_ln36_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="312" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9:5  %add_ln36_23 = add nsw i32 %add_ln36_22, %mul_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_23"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.9:6  br i1 %icmp_ln20_9, label %Col_end, label %.preheader.10

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10:5  %add_ln36_25 = add nsw i32 %add_ln36_23, %mul_ln36_9

]]></Node>
<StgValue><ssdm name="add_ln36_25"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
<literal name="icmp_ln20_3" val="0"/>
<literal name="icmp_ln20_4" val="0"/>
<literal name="icmp_ln20_5" val="0"/>
<literal name="icmp_ln20_6" val="0"/>
<literal name="icmp_ln20_7" val="0"/>
<literal name="icmp_ln20_8" val="0"/>
<literal name="icmp_ln20_9" val="0"/>
<literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.preheader.10:6  br label %Col_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
Col_end:0  %tmp_5 = phi i32 [ 0, %.preheader.0 ], [ %mul_ln36, %.preheader.1 ], [ %add_ln36_10, %.preheader.2 ], [ %add_ln36_12, %.preheader.3 ], [ %add_ln36_14, %.preheader.4 ], [ %add_ln36_16, %.preheader.5 ], [ %add_ln36_18, %.preheader.6 ], [ %add_ln36_20, %.preheader.7 ], [ %add_ln36_22, %.preheader.8 ], [ %add_ln36_23, %.preheader.9 ], [ %add_ln36_25, %.preheader.10 ]

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_end:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c_V, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="318" st_id="27" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_end:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c_V, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_end:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
Col_end:3  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_end:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
Row_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
