SIM=icarus
TOPLEVEL_LANG=verilog

HDL_DIR := ../hdl

VERILOG_SOURCES := $(wildcard $(HDL_DIR)/*.v)


TOPLEVEL = fpu_top
MODULE = main

include $(shell cocotb-config --makefiles)/Makefile.sim