ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"Clock_1.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 54010000 		.text
  20      02005F00 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.Clock_1_Start,"ax",%progbits
  24              		.align	2
  25              		.global	Clock_1_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	Clock_1_Start, %function
  29              	Clock_1_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\Clock_1.c"
   1:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/Clock_1.c **** * File Name: Clock_1.c
   3:.\Generated_Source\PSoC5/Clock_1.c **** * Version 1.50
   4:.\Generated_Source\PSoC5/Clock_1.c **** *
   5:.\Generated_Source\PSoC5/Clock_1.c **** *  Description:
   6:.\Generated_Source\PSoC5/Clock_1.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/Clock_1.c **** *
   8:.\Generated_Source\PSoC5/Clock_1.c **** *  Note:
   9:.\Generated_Source\PSoC5/Clock_1.c **** *
  10:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/Clock_1.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/Clock_1.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/Clock_1.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/Clock_1.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/Clock_1.c **** 
  17:.\Generated_Source\PSoC5/Clock_1.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/Clock_1.c **** #include "Clock_1.h"
  19:.\Generated_Source\PSoC5/Clock_1.c **** 
  20:.\Generated_Source\PSoC5/Clock_1.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 2


  23:.\Generated_Source\PSoC5/Clock_1.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/Clock_1.c **** 
  27:.\Generated_Source\PSoC5/Clock_1.c **** #define HAS_CLKDIST_LD_DISABLE   ((CYDEV_CHIP_FAMILY_USED == CYDEV_CHIP_FAMILY_PSOC3 &&\
  28:.\Generated_Source\PSoC5/Clock_1.c ****                                    CYDEV_CHIP_REVISION_USED >= CYDEV_CHIP_REVISION_3A_ES3) ||\
  29:.\Generated_Source\PSoC5/Clock_1.c ****                                   (CYDEV_CHIP_FAMILY_USED == CYDEV_CHIP_FAMILY_PSOC5 &&\
  30:.\Generated_Source\PSoC5/Clock_1.c ****                                    CYDEV_CHIP_REVISION_USED >= CYDEV_CHIP_REVISION_5A_ES1))
  31:.\Generated_Source\PSoC5/Clock_1.c **** 
  32:.\Generated_Source\PSoC5/Clock_1.c **** 
  33:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  34:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Start
  35:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  36:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
  37:.\Generated_Source\PSoC5/Clock_1.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  38:.\Generated_Source\PSoC5/Clock_1.c **** *  "Start on Reset" option is enabled in the DWR.
  39:.\Generated_Source\PSoC5/Clock_1.c **** *
  40:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  41:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  42:.\Generated_Source\PSoC5/Clock_1.c **** *
  43:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
  44:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  45:.\Generated_Source\PSoC5/Clock_1.c **** *
  46:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  47:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Start(void) 
  48:.\Generated_Source\PSoC5/Clock_1.c **** {
  32              		.loc 1 48 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  49:.\Generated_Source\PSoC5/Clock_1.c ****     /* Set the bit to enable the clock. */
  50:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN |= Clock_1_CLKEN_MASK;
  44              		.loc 1 50 0
  45 0004 44F2A233 		movw	r3, #:lower16:1073759138
  46 0008 C4F20003 		movt	r3, #:upper16:1073759138
  47 000c 44F2A232 		movw	r2, #:lower16:1073759138
  48 0010 C4F20002 		movt	r2, #:upper16:1073759138
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00102 		orr	r2, r2, #1
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  51:.\Generated_Source\PSoC5/Clock_1.c **** }
  54              		.loc 1 51 0
  55 0020 BD46     		mov	sp, r7
  56 0022 80BC     		pop	{r7}
  57 0024 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE0:
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 3


  60              		.size	Clock_1_Start, .-Clock_1_Start
  61 0026 00BF     		.section	.text.Clock_1_Stop,"ax",%progbits
  62              		.align	2
  63              		.global	Clock_1_Stop
  64              		.thumb
  65              		.thumb_func
  66              		.type	Clock_1_Stop, %function
  67              	Clock_1_Stop:
  68              	.LFB1:
  52:.\Generated_Source\PSoC5/Clock_1.c **** 
  53:.\Generated_Source\PSoC5/Clock_1.c **** 
  54:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  55:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Stop
  56:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  57:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
  58:.\Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/Clock_1.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/Clock_1.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/Clock_1.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/Clock_1.c **** *
  64:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  65:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  66:.\Generated_Source\PSoC5/Clock_1.c **** *
  67:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
  68:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  69:.\Generated_Source\PSoC5/Clock_1.c **** *
  70:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Stop(void) 
  72:.\Generated_Source\PSoC5/Clock_1.c **** {
  69              		.loc 1 72 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 4
  77 0002 00AF     		add	r7, sp, #0
  78              		.cfi_offset 7, -4
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/Clock_1.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN &= ~Clock_1_CLKEN_MASK;
  81              		.loc 1 74 0
  82 0004 44F2A233 		movw	r3, #:lower16:1073759138
  83 0008 C4F20003 		movt	r3, #:upper16:1073759138
  84 000c 44F2A232 		movw	r2, #:lower16:1073759138
  85 0010 C4F20002 		movt	r2, #:upper16:1073759138
  86 0014 1278     		ldrb	r2, [r2, #0]
  87 0016 D2B2     		uxtb	r2, r2
  88 0018 02F0FE02 		and	r2, r2, #254
  89 001c 1A70     		strb	r2, [r3, #0]
  75:.\Generated_Source\PSoC5/Clock_1.c **** }
  90              		.loc 1 75 0
  91 001e BD46     		mov	sp, r7
  92 0020 80BC     		pop	{r7}
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 4


  93 0022 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1:
  96              		.size	Clock_1_Stop, .-Clock_1_Stop
  97              		.section	.text.Clock_1_StandbyPower,"ax",%progbits
  98              		.align	2
  99              		.global	Clock_1_StandbyPower
 100              		.thumb
 101              		.thumb_func
 102              		.type	Clock_1_StandbyPower, %function
 103              	Clock_1_StandbyPower:
 104              	.LFB2:
  76:.\Generated_Source\PSoC5/Clock_1.c **** 
  77:.\Generated_Source\PSoC5/Clock_1.c **** 
  78:.\Generated_Source\PSoC5/Clock_1.c **** #if(!(CYDEV_CHIP_FAMILY_USED == CYDEV_CHIP_FAMILY_PSOC3 && \
  79:.\Generated_Source\PSoC5/Clock_1.c ****     CYDEV_CHIP_REVISION_USED == CYDEV_CHIP_REVISION_3A_ES2) && \
  80:.\Generated_Source\PSoC5/Clock_1.c **** 	!(CYDEV_CHIP_FAMILY_USED == CYDEV_CHIP_FAMILY_PSOC5 && \
  81:.\Generated_Source\PSoC5/Clock_1.c **** 	CYDEV_CHIP_REVISION_USED == CYDEV_CHIP_REVISION_5A_ES1))
  82:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StopBlock
  84:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
  86:.\Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  87:.\Generated_Source\PSoC5/Clock_1.c **** *  returning. This ensures that the clock is never truncated (high part of the
  88:.\Generated_Source\PSoC5/Clock_1.c **** *  cycle will terminate before the clock is disabled and the API returns).
  89:.\Generated_Source\PSoC5/Clock_1.c **** *  Note that the source clock must be running or this API will never return as
  90:.\Generated_Source\PSoC5/Clock_1.c **** *  a stopped clock cannot be disabled.
  91:.\Generated_Source\PSoC5/Clock_1.c **** *
  92:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  93:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  94:.\Generated_Source\PSoC5/Clock_1.c **** *
  95:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
  96:.\Generated_Source\PSoC5/Clock_1.c **** *  void
  97:.\Generated_Source\PSoC5/Clock_1.c **** *
  98:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  99:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StopBlock(void) 
 100:.\Generated_Source\PSoC5/Clock_1.c **** {
 101:.\Generated_Source\PSoC5/Clock_1.c ****     if (Clock_1_CLKEN & Clock_1_CLKEN_MASK)
 102:.\Generated_Source\PSoC5/Clock_1.c ****     {
 103:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 104:.\Generated_Source\PSoC5/Clock_1.c ****         uint16 oldDivider;
 105:.\Generated_Source\PSoC5/Clock_1.c **** 
 106:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0;
 107:.\Generated_Source\PSoC5/Clock_1.c **** 
 108:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear all the mask bits except ours. */
 109:.\Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 110:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 111:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = 0x00u;
 112:.\Generated_Source\PSoC5/Clock_1.c **** #else
 113:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 114:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 115:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 116:.\Generated_Source\PSoC5/Clock_1.c **** 
 117:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear mask of bus clock. */
 118:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 119:.\Generated_Source\PSoC5/Clock_1.c **** 
 120:.\Generated_Source\PSoC5/Clock_1.c ****         oldDivider = CY_GET_REG16(Clock_1_DIV_PTR);
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 5


 121:.\Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, 0x0000u);
 122:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 123:.\Generated_Source\PSoC5/Clock_1.c **** 
 124:.\Generated_Source\PSoC5/Clock_1.c ****         /* Wait for clock to be disabled */
 125:.\Generated_Source\PSoC5/Clock_1.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 126:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 127:.\Generated_Source\PSoC5/Clock_1.c **** 
 128:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear the bit to disable the clock. */
 129:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKEN &= ~Clock_1_CLKEN_MASK;
 130:.\Generated_Source\PSoC5/Clock_1.c **** 
 131:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 132:.\Generated_Source\PSoC5/Clock_1.c ****         /* Clear the disable bit */
 133:.\Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0x00u;
 134:.\Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(Clock_1_DIV_PTR, oldDivider);
 135:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 136:.\Generated_Source\PSoC5/Clock_1.c ****     }
 137:.\Generated_Source\PSoC5/Clock_1.c **** }
 138:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 139:.\Generated_Source\PSoC5/Clock_1.c **** 
 140:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 141:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StandbyPower
 142:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 143:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 144:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets whether the clock is active in standby mode.
 145:.\Generated_Source\PSoC5/Clock_1.c **** *
 146:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 147:.\Generated_Source\PSoC5/Clock_1.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 148:.\Generated_Source\PSoC5/Clock_1.c **** *
 149:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 150:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 151:.\Generated_Source\PSoC5/Clock_1.c **** *
 152:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 153:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StandbyPower(uint8 state) 
 154:.\Generated_Source\PSoC5/Clock_1.c **** {
 105              		.loc 1 154 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 8
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113 0002 83B0     		sub	sp, sp, #12
 114              	.LCFI5:
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_offset 7, -4
 118              	.LCFI6:
 119              		.cfi_def_cfa_register 7
 120 0006 0346     		mov	r3, r0
 121 0008 FB71     		strb	r3, [r7, #7]
 155:.\Generated_Source\PSoC5/Clock_1.c ****     if(state == 0)
 122              		.loc 1 155 0
 123 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 124 000c 002B     		cmp	r3, #0
 125 000e 0DD1     		bne	.L6
 156:.\Generated_Source\PSoC5/Clock_1.c ****     {
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 6


 157:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= ~Clock_1_CLKSTBY_MASK;
 126              		.loc 1 157 0
 127 0010 44F2B233 		movw	r3, #:lower16:1073759154
 128 0014 C4F20003 		movt	r3, #:upper16:1073759154
 129 0018 44F2B232 		movw	r2, #:lower16:1073759154
 130 001c C4F20002 		movt	r2, #:upper16:1073759154
 131 0020 1278     		ldrb	r2, [r2, #0]
 132 0022 D2B2     		uxtb	r2, r2
 133 0024 02F0FE02 		and	r2, r2, #254
 134 0028 1A70     		strb	r2, [r3, #0]
 135 002a 0DE0     		b	.L8
 136              	.L6:
 158:.\Generated_Source\PSoC5/Clock_1.c ****     }
 159:.\Generated_Source\PSoC5/Clock_1.c ****     else
 160:.\Generated_Source\PSoC5/Clock_1.c ****     {
 161:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
 137              		.loc 1 161 0
 138 002c 44F2B233 		movw	r3, #:lower16:1073759154
 139 0030 C4F20003 		movt	r3, #:upper16:1073759154
 140 0034 44F2B232 		movw	r2, #:lower16:1073759154
 141 0038 C4F20002 		movt	r2, #:upper16:1073759154
 142 003c 1278     		ldrb	r2, [r2, #0]
 143 003e D2B2     		uxtb	r2, r2
 144 0040 42F00102 		orr	r2, r2, #1
 145 0044 D2B2     		uxtb	r2, r2
 146 0046 1A70     		strb	r2, [r3, #0]
 147              	.L8:
 162:.\Generated_Source\PSoC5/Clock_1.c ****     }
 163:.\Generated_Source\PSoC5/Clock_1.c **** }
 148              		.loc 1 163 0
 149 0048 07F10C07 		add	r7, r7, #12
 150 004c BD46     		mov	sp, r7
 151 004e 80BC     		pop	{r7}
 152 0050 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE2:
 155              		.size	Clock_1_StandbyPower, .-Clock_1_StandbyPower
 156 0052 00BF     		.section	.text.Clock_1_SetDividerRegister,"ax",%progbits
 157              		.align	2
 158              		.global	Clock_1_SetDividerRegister
 159              		.thumb
 160              		.thumb_func
 161              		.type	Clock_1_SetDividerRegister, %function
 162              	Clock_1_SetDividerRegister:
 163              	.LFB3:
 164:.\Generated_Source\PSoC5/Clock_1.c **** 
 165:.\Generated_Source\PSoC5/Clock_1.c **** 
 166:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 167:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetDividerRegister
 168:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 169:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 170:.\Generated_Source\PSoC5/Clock_1.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 171:.\Generated_Source\PSoC5/Clock_1.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 172:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 173:.\Generated_Source\PSoC5/Clock_1.c **** *  SetDividerRegister is called, then the source clock must be running.
 174:.\Generated_Source\PSoC5/Clock_1.c **** *
 175:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 7


 176:.\Generated_Source\PSoC5/Clock_1.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 177:.\Generated_Source\PSoC5/Clock_1.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 178:.\Generated_Source\PSoC5/Clock_1.c **** *    to divide the clock by 2, this parameter should be set to 1.
 179:.\Generated_Source\PSoC5/Clock_1.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 180:.\Generated_Source\PSoC5/Clock_1.c **** *   will be truncated and the new divide value will take effect immediately. If
 181:.\Generated_Source\PSoC5/Clock_1.c **** *   zero, the new divide value will take effect at the end of the current clock
 182:.\Generated_Source\PSoC5/Clock_1.c **** *   cycle.
 183:.\Generated_Source\PSoC5/Clock_1.c **** *
 184:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 185:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 186:.\Generated_Source\PSoC5/Clock_1.c **** *
 187:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 188:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 189:.\Generated_Source\PSoC5/Clock_1.c **** {
 164              		.loc 1 189 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 16
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168 0000 80B5     		push	{r7, lr}
 169              	.LCFI7:
 170              		.cfi_def_cfa_offset 8
 171 0002 84B0     		sub	sp, sp, #16
 172              	.LCFI8:
 173              		.cfi_def_cfa_offset 24
 174 0004 00AF     		add	r7, sp, #0
 175              		.cfi_offset 14, -4
 176              		.cfi_offset 7, -8
 177              	.LCFI9:
 178              		.cfi_def_cfa_register 7
 179 0006 0246     		mov	r2, r0
 180 0008 0B46     		mov	r3, r1
 181 000a FA80     		strh	r2, [r7, #6]	@ movhi
 182 000c 7B71     		strb	r3, [r7, #5]
 190:.\Generated_Source\PSoC5/Clock_1.c ****     uint8 enabled;
 191:.\Generated_Source\PSoC5/Clock_1.c **** 
 192:.\Generated_Source\PSoC5/Clock_1.c ****     uint8 currSrc = Clock_1_GetSourceRegister();
 183              		.loc 1 192 0
 184 000e FFF7FEFF 		bl	Clock_1_GetSourceRegister
 185 0012 0346     		mov	r3, r0
 186 0014 7B73     		strb	r3, [r7, #13]
 193:.\Generated_Source\PSoC5/Clock_1.c ****     uint16 oldDivider = Clock_1_GetDividerRegister();
 187              		.loc 1 193 0
 188 0016 FFF7FEFF 		bl	Clock_1_GetDividerRegister
 189 001a 0346     		mov	r3, r0
 190 001c FB81     		strh	r3, [r7, #14]	@ movhi
 194:.\Generated_Source\PSoC5/Clock_1.c **** 
 195:.\Generated_Source\PSoC5/Clock_1.c ****     if (clkDivider != oldDivider)
 191              		.loc 1 195 0
 192 001e FA88     		ldrh	r2, [r7, #6]
 193 0020 FB89     		ldrh	r3, [r7, #14]
 194 0022 9A42     		cmp	r2, r3
 195 0024 00F0D380 		beq	.L22
 196:.\Generated_Source\PSoC5/Clock_1.c ****     {
 197:.\Generated_Source\PSoC5/Clock_1.c ****         enabled = Clock_1_CLKEN & Clock_1_CLKEN_MASK;
 196              		.loc 1 197 0
 197 0028 44F2A233 		movw	r3, #:lower16:1073759138
 198 002c C4F20003 		movt	r3, #:upper16:1073759138
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 8


 199 0030 1B78     		ldrb	r3, [r3, #0]
 200 0032 DBB2     		uxtb	r3, r3
 201 0034 03F00103 		and	r3, r3, #1
 202 0038 3B73     		strb	r3, [r7, #12]
 198:.\Generated_Source\PSoC5/Clock_1.c **** 
 199:.\Generated_Source\PSoC5/Clock_1.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
 203              		.loc 1 199 0
 204 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 205 003c 002B     		cmp	r3, #0
 206 003e 35D1     		bne	.L11
 207 0040 FB89     		ldrh	r3, [r7, #14]
 208 0042 002B     		cmp	r3, #0
 209 0044 02D0     		beq	.L12
 210 0046 FB88     		ldrh	r3, [r7, #6]
 211 0048 002B     		cmp	r3, #0
 212 004a 2FD1     		bne	.L11
 213              	.L12:
 200:.\Generated_Source\PSoC5/Clock_1.c ****         {
 201:.\Generated_Source\PSoC5/Clock_1.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 202:.\Generated_Source\PSoC5/Clock_1.c ****             if (oldDivider == 0 && clkDivider != 0)
 214              		.loc 1 202 0
 215 004c FB89     		ldrh	r3, [r7, #14]
 216 004e 002B     		cmp	r3, #0
 217 0050 17D1     		bne	.L13
 218 0052 FB88     		ldrh	r3, [r7, #6]
 219 0054 002B     		cmp	r3, #0
 220 0056 14D0     		beq	.L13
 203:.\Generated_Source\PSoC5/Clock_1.c ****             {
 204:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 205:.\Generated_Source\PSoC5/Clock_1.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 206:.\Generated_Source\PSoC5/Clock_1.c ****                 /* divider is ignored while SSS is set.                                     */
 207:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 221              		.loc 1 207 0
 222 0058 44F28003 		movw	r3, #:lower16:1073758336
 223 005c C4F20003 		movt	r3, #:upper16:1073758336
 224 0060 FA88     		ldrh	r2, [r7, #6]	@ movhi
 225 0062 1A80     		strh	r2, [r3, #0]	@ movhi
 208:.\Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC &= ~CYCLK_SSS;
 226              		.loc 1 208 0
 227 0064 44F28203 		movw	r3, #:lower16:1073758338
 228 0068 C4F20003 		movt	r3, #:upper16:1073758338
 229 006c 44F28202 		movw	r2, #:lower16:1073758338
 230 0070 C4F20002 		movt	r2, #:upper16:1073758338
 231 0074 1278     		ldrb	r2, [r2, #0]
 232 0076 D2B2     		uxtb	r2, r2
 233 0078 02F0BF02 		and	r2, r2, #191
 234 007c 1A70     		strb	r2, [r3, #0]
 235              		.loc 1 202 0
 236 007e 00BF     		nop
 237              		.loc 1 199 0
 238 0080 A5E0     		b	.L22
 239              	.L13:
 209:.\Generated_Source\PSoC5/Clock_1.c ****             }
 210:.\Generated_Source\PSoC5/Clock_1.c ****             else
 211:.\Generated_Source\PSoC5/Clock_1.c ****             {
 212:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 213:.\Generated_Source\PSoC5/Clock_1.c ****                 /* it without bothering with the shadow load.                               */
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 9


 214:.\Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC |= CYCLK_SSS;
 240              		.loc 1 214 0
 241 0082 44F28203 		movw	r3, #:lower16:1073758338
 242 0086 C4F20003 		movt	r3, #:upper16:1073758338
 243 008a 44F28202 		movw	r2, #:lower16:1073758338
 244 008e C4F20002 		movt	r2, #:upper16:1073758338
 245 0092 1278     		ldrb	r2, [r2, #0]
 246 0094 D2B2     		uxtb	r2, r2
 247 0096 42F04002 		orr	r2, r2, #64
 248 009a D2B2     		uxtb	r2, r2
 249 009c 1A70     		strb	r2, [r3, #0]
 215:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 250              		.loc 1 215 0
 251 009e 44F28003 		movw	r3, #:lower16:1073758336
 252 00a2 C4F20003 		movt	r3, #:upper16:1073758336
 253 00a6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 254 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 255              		.loc 1 199 0
 256 00aa 90E0     		b	.L22
 257              	.L11:
 216:.\Generated_Source\PSoC5/Clock_1.c ****             }
 217:.\Generated_Source\PSoC5/Clock_1.c ****         }
 218:.\Generated_Source\PSoC5/Clock_1.c ****         else
 219:.\Generated_Source\PSoC5/Clock_1.c ****         {
 220:.\Generated_Source\PSoC5/Clock_1.c ****             if (enabled)
 258              		.loc 1 220 0
 259 00ac 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 260 00ae 002B     		cmp	r3, #0
 261 00b0 4ED0     		beq	.L15
 221:.\Generated_Source\PSoC5/Clock_1.c ****             {
 222:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = 0x00u;
 262              		.loc 1 222 0
 263 00b2 44F20103 		movw	r3, #:lower16:1073758209
 264 00b6 C4F20003 		movt	r3, #:upper16:1073758209
 265 00ba 4FF00002 		mov	r2, #0
 266 00be 1A70     		strb	r2, [r3, #0]
 223:.\Generated_Source\PSoC5/Clock_1.c **** 
 224:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Clear all the mask bits except ours. */
 225:.\Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 226:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 227:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = 0x00u;
 228:.\Generated_Source\PSoC5/Clock_1.c **** #else
 229:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 267              		.loc 1 229 0
 268 00c0 44F21003 		movw	r3, #:lower16:1073758224
 269 00c4 C4F20003 		movt	r3, #:upper16:1073758224
 270 00c8 4FF00102 		mov	r2, #1
 271 00cc 1A70     		strb	r2, [r3, #0]
 230:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = 0x00u;
 272              		.loc 1 230 0
 273 00ce 44F21403 		movw	r3, #:lower16:1073758228
 274 00d2 C4F20003 		movt	r3, #:upper16:1073758228
 275 00d6 4FF00002 		mov	r2, #0
 276 00da 1A70     		strb	r2, [r3, #0]
 231:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 232:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Clear mask of bus clock. */
 233:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 10


 277              		.loc 1 233 0
 278 00dc 44F20803 		movw	r3, #:lower16:1073758216
 279 00e0 C4F20003 		movt	r3, #:upper16:1073758216
 280 00e4 44F20802 		movw	r2, #:lower16:1073758216
 281 00e8 C4F20002 		movt	r2, #:upper16:1073758216
 282 00ec 1278     		ldrb	r2, [r2, #0]
 283 00ee D2B2     		uxtb	r2, r2
 284 00f0 02F07F02 		and	r2, r2, #127
 285 00f4 1A70     		strb	r2, [r3, #0]
 234:.\Generated_Source\PSoC5/Clock_1.c **** 
 235:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 236:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, 0x0000u);
 286              		.loc 1 236 0
 287 00f6 44F20203 		movw	r3, #:lower16:1073758210
 288 00fa C4F20003 		movt	r3, #:upper16:1073758210
 289 00fe 4FF00002 		mov	r2, #0
 290 0102 1A80     		strh	r2, [r3, #0]	@ movhi
 237:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 291              		.loc 1 237 0
 292 0104 44F20103 		movw	r3, #:lower16:1073758209
 293 0108 C4F20003 		movt	r3, #:upper16:1073758209
 294 010c 4FF00702 		mov	r2, #7
 295 0110 1A70     		strb	r2, [r3, #0]
 296              	.L16:
 238:.\Generated_Source\PSoC5/Clock_1.c **** 
 239:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Wait for clock to be disabled */
 240:.\Generated_Source\PSoC5/Clock_1.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 297              		.loc 1 240 0
 298 0112 44F20103 		movw	r3, #:lower16:1073758209
 299 0116 C4F20003 		movt	r3, #:upper16:1073758209
 300 011a 1B78     		ldrb	r3, [r3, #0]
 301 011c DBB2     		uxtb	r3, r3
 302 011e 03F00103 		and	r3, r3, #1
 303 0122 DBB2     		uxtb	r3, r3
 304 0124 002B     		cmp	r3, #0
 305 0126 F4D1     		bne	.L16
 241:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 242:.\Generated_Source\PSoC5/Clock_1.c **** 
 243:.\Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_CLKEN &= ~Clock_1_CLKEN_MASK;
 306              		.loc 1 243 0
 307 0128 44F2A233 		movw	r3, #:lower16:1073759138
 308 012c C4F20003 		movt	r3, #:upper16:1073759138
 309 0130 44F2A232 		movw	r2, #:lower16:1073759138
 310 0134 C4F20002 		movt	r2, #:upper16:1073759138
 311 0138 1278     		ldrb	r2, [r2, #0]
 312 013a D2B2     		uxtb	r2, r2
 313 013c 02F0FE02 		and	r2, r2, #254
 314 0140 1A70     		strb	r2, [r3, #0]
 244:.\Generated_Source\PSoC5/Clock_1.c **** 
 245:.\Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/Clock_1.c ****                 /* Clear the disable bit */
 247:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = 0x00u;
 315              		.loc 1 247 0
 316 0142 44F20103 		movw	r3, #:lower16:1073758209
 317 0146 C4F20003 		movt	r3, #:upper16:1073758209
 318 014a 4FF00002 		mov	r2, #0
 319 014e 1A70     		strb	r2, [r3, #0]
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 11


 320              	.L15:
 248:.\Generated_Source\PSoC5/Clock_1.c **** #endif
 249:.\Generated_Source\PSoC5/Clock_1.c ****             }
 250:.\Generated_Source\PSoC5/Clock_1.c **** 
 251:.\Generated_Source\PSoC5/Clock_1.c ****             /* Load divide value. */
 252:.\Generated_Source\PSoC5/Clock_1.c ****             if (Clock_1_CLKEN & Clock_1_CLKEN_MASK)
 321              		.loc 1 252 0
 322 0150 44F2A233 		movw	r3, #:lower16:1073759138
 323 0154 C4F20003 		movt	r3, #:upper16:1073759138
 324 0158 1B78     		ldrb	r3, [r3, #0]
 325 015a DBB2     		uxtb	r3, r3
 326 015c 03F00103 		and	r3, r3, #1
 327 0160 DBB2     		uxtb	r3, r3
 328 0162 002B     		cmp	r3, #0
 329 0164 1ED0     		beq	.L17
 253:.\Generated_Source\PSoC5/Clock_1.c ****             {
 254:.\Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is still enabled, use the shadow registers */
 255:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 330              		.loc 1 255 0
 331 0166 44F20203 		movw	r3, #:lower16:1073758210
 332 016a C4F20003 		movt	r3, #:upper16:1073758210
 333 016e FA88     		ldrh	r2, [r7, #6]	@ movhi
 334 0170 1A80     		strh	r2, [r3, #0]	@ movhi
 256:.\Generated_Source\PSoC5/Clock_1.c **** 
 257:.\Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 335              		.loc 1 257 0
 336 0172 44F20103 		movw	r3, #:lower16:1073758209
 337 0176 C4F20003 		movt	r3, #:upper16:1073758209
 338 017a 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 339 017c 002A     		cmp	r2, #0
 340 017e 02D0     		beq	.L18
 341 0180 4FF00302 		mov	r2, #3
 342 0184 01E0     		b	.L19
 343              	.L18:
 344 0186 4FF00102 		mov	r2, #1
 345              	.L19:
 346 018a 1A70     		strb	r2, [r3, #0]
 347              	.L20:
 258:.\Generated_Source\PSoC5/Clock_1.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 348              		.loc 1 258 0
 349 018c 44F20103 		movw	r3, #:lower16:1073758209
 350 0190 C4F20003 		movt	r3, #:upper16:1073758209
 351 0194 1B78     		ldrb	r3, [r3, #0]
 352 0196 DBB2     		uxtb	r3, r3
 353 0198 03F00103 		and	r3, r3, #1
 354 019c DBB2     		uxtb	r3, r3
 355 019e 002B     		cmp	r3, #0
 356 01a0 F4D1     		bne	.L20
 357 01a2 05E0     		b	.L21
 358              	.L17:
 259:.\Generated_Source\PSoC5/Clock_1.c ****             }
 260:.\Generated_Source\PSoC5/Clock_1.c ****             else
 261:.\Generated_Source\PSoC5/Clock_1.c ****             {
 262:.\Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is disabled, set the divider directly */
 263:.\Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 359              		.loc 1 263 0
 360 01a4 44F28003 		movw	r3, #:lower16:1073758336
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 12


 361 01a8 C4F20003 		movt	r3, #:upper16:1073758336
 362 01ac FA88     		ldrh	r2, [r7, #6]	@ movhi
 363 01ae 1A80     		strh	r2, [r3, #0]	@ movhi
 364              	.L21:
 264:.\Generated_Source\PSoC5/Clock_1.c ****             }
 265:.\Generated_Source\PSoC5/Clock_1.c **** 
 266:.\Generated_Source\PSoC5/Clock_1.c ****             Clock_1_CLKEN |= enabled;
 365              		.loc 1 266 0
 366 01b0 44F2A233 		movw	r3, #:lower16:1073759138
 367 01b4 C4F20003 		movt	r3, #:upper16:1073759138
 368 01b8 44F2A232 		movw	r2, #:lower16:1073759138
 369 01bc C4F20002 		movt	r2, #:upper16:1073759138
 370 01c0 1278     		ldrb	r2, [r2, #0]
 371 01c2 D1B2     		uxtb	r1, r2
 372 01c4 3A7B     		ldrb	r2, [r7, #12]
 373 01c6 41EA0202 		orr	r2, r1, r2
 374 01ca D2B2     		uxtb	r2, r2
 375 01cc 1A70     		strb	r2, [r3, #0]
 376              	.L22:
 267:.\Generated_Source\PSoC5/Clock_1.c ****         }
 268:.\Generated_Source\PSoC5/Clock_1.c ****     }
 269:.\Generated_Source\PSoC5/Clock_1.c **** }
 377              		.loc 1 269 0
 378 01ce 07F11007 		add	r7, r7, #16
 379 01d2 BD46     		mov	sp, r7
 380 01d4 80BD     		pop	{r7, pc}
 381              		.cfi_endproc
 382              	.LFE3:
 383              		.size	Clock_1_SetDividerRegister, .-Clock_1_SetDividerRegister
 384 01d6 00BF     		.section	.text.Clock_1_GetDividerRegister,"ax",%progbits
 385              		.align	2
 386              		.global	Clock_1_GetDividerRegister
 387              		.thumb
 388              		.thumb_func
 389              		.type	Clock_1_GetDividerRegister, %function
 390              	Clock_1_GetDividerRegister:
 391              	.LFB4:
 270:.\Generated_Source\PSoC5/Clock_1.c **** 
 271:.\Generated_Source\PSoC5/Clock_1.c **** 
 272:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 273:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetDividerRegister
 274:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 275:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 276:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock divider register value.
 277:.\Generated_Source\PSoC5/Clock_1.c **** *
 278:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 279:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 280:.\Generated_Source\PSoC5/Clock_1.c **** *
 281:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 282:.\Generated_Source\PSoC5/Clock_1.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 283:.\Generated_Source\PSoC5/Clock_1.c **** *  divide by 2, the return value will be 1.
 284:.\Generated_Source\PSoC5/Clock_1.c **** *
 285:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 286:.\Generated_Source\PSoC5/Clock_1.c **** uint16 Clock_1_GetDividerRegister(void) 
 287:.\Generated_Source\PSoC5/Clock_1.c **** {
 392              		.loc 1 287 0
 393              		.cfi_startproc
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 13


 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 1, uses_anonymous_args = 0
 396              		@ link register save eliminated.
 397 0000 80B4     		push	{r7}
 398              	.LCFI10:
 399              		.cfi_def_cfa_offset 4
 400 0002 00AF     		add	r7, sp, #0
 401              		.cfi_offset 7, -4
 402              	.LCFI11:
 403              		.cfi_def_cfa_register 7
 288:.\Generated_Source\PSoC5/Clock_1.c ****     return CY_GET_REG16(Clock_1_DIV_PTR);
 404              		.loc 1 288 0
 405 0004 44F28003 		movw	r3, #:lower16:1073758336
 406 0008 C4F20003 		movt	r3, #:upper16:1073758336
 407 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 408 000e 9BB2     		uxth	r3, r3
 289:.\Generated_Source\PSoC5/Clock_1.c **** }
 409              		.loc 1 289 0
 410 0010 1846     		mov	r0, r3
 411 0012 BD46     		mov	sp, r7
 412 0014 80BC     		pop	{r7}
 413 0016 7047     		bx	lr
 414              		.cfi_endproc
 415              	.LFE4:
 416              		.size	Clock_1_GetDividerRegister, .-Clock_1_GetDividerRegister
 417              		.section	.text.Clock_1_SetModeRegister,"ax",%progbits
 418              		.align	2
 419              		.global	Clock_1_SetModeRegister
 420              		.thumb
 421              		.thumb_func
 422              		.type	Clock_1_SetModeRegister, %function
 423              	Clock_1_SetModeRegister:
 424              	.LFB5:
 290:.\Generated_Source\PSoC5/Clock_1.c **** 
 291:.\Generated_Source\PSoC5/Clock_1.c **** 
 292:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 293:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetModeRegister
 294:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 295:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 296:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets flags that control the operating mode of the clock. This function only
 297:.\Generated_Source\PSoC5/Clock_1.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 298:.\Generated_Source\PSoC5/Clock_1.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 299:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 300:.\Generated_Source\PSoC5/Clock_1.c **** *
 301:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 302:.\Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 303:.\Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 304:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 305:.\Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 306:.\Generated_Source\PSoC5/Clock_1.c **** *                 value.
 307:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 308:.\Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 309:.\Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 310:.\Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 311:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 312:.\Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 313:.\Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 14


 314:.\Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 315:.\Generated_Source\PSoC5/Clock_1.c **** *
 316:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 317:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 318:.\Generated_Source\PSoC5/Clock_1.c **** *
 319:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 320:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetModeRegister(uint8 clkMode) 
 321:.\Generated_Source\PSoC5/Clock_1.c **** {
 425              		.loc 1 321 0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 8
 428              		@ frame_needed = 1, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 430 0000 80B4     		push	{r7}
 431              	.LCFI12:
 432              		.cfi_def_cfa_offset 4
 433 0002 83B0     		sub	sp, sp, #12
 434              	.LCFI13:
 435              		.cfi_def_cfa_offset 16
 436 0004 00AF     		add	r7, sp, #0
 437              		.cfi_offset 7, -4
 438              	.LCFI14:
 439              		.cfi_def_cfa_register 7
 440 0006 0346     		mov	r3, r0
 441 0008 FB71     		strb	r3, [r7, #7]
 322:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC |= clkMode & Clock_1_MODE_MASK;
 442              		.loc 1 322 0
 443 000a 44F28203 		movw	r3, #:lower16:1073758338
 444 000e C4F20003 		movt	r3, #:upper16:1073758338
 445 0012 44F28202 		movw	r2, #:lower16:1073758338
 446 0016 C4F20002 		movt	r2, #:upper16:1073758338
 447 001a 1278     		ldrb	r2, [r2, #0]
 448 001c D1B2     		uxtb	r1, r2
 449 001e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 450 0020 02F0F802 		and	r2, r2, #248
 451 0024 41EA0202 		orr	r2, r1, r2
 452 0028 D2B2     		uxtb	r2, r2
 453 002a 1A70     		strb	r2, [r3, #0]
 323:.\Generated_Source\PSoC5/Clock_1.c **** }
 454              		.loc 1 323 0
 455 002c 07F10C07 		add	r7, r7, #12
 456 0030 BD46     		mov	sp, r7
 457 0032 80BC     		pop	{r7}
 458 0034 7047     		bx	lr
 459              		.cfi_endproc
 460              	.LFE5:
 461              		.size	Clock_1_SetModeRegister, .-Clock_1_SetModeRegister
 462 0036 00BF     		.section	.text.Clock_1_ClearModeRegister,"ax",%progbits
 463              		.align	2
 464              		.global	Clock_1_ClearModeRegister
 465              		.thumb
 466              		.thumb_func
 467              		.type	Clock_1_ClearModeRegister, %function
 468              	Clock_1_ClearModeRegister:
 469              	.LFB6:
 324:.\Generated_Source\PSoC5/Clock_1.c **** 
 325:.\Generated_Source\PSoC5/Clock_1.c **** 
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 15


 326:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 327:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_ClearModeRegister
 328:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 329:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 330:.\Generated_Source\PSoC5/Clock_1.c **** *  Clears flags that control the operating mode of the clock. This function
 331:.\Generated_Source\PSoC5/Clock_1.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 332:.\Generated_Source\PSoC5/Clock_1.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 333:.\Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 334:.\Generated_Source\PSoC5/Clock_1.c **** *
 335:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 336:.\Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 337:.\Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 338:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 339:.\Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 340:.\Generated_Source\PSoC5/Clock_1.c **** *                 value.
 341:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 342:.\Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 343:.\Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 344:.\Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 345:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 346:.\Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 347:.\Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 348:.\Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 349:.\Generated_Source\PSoC5/Clock_1.c **** *
 350:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 351:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 352:.\Generated_Source\PSoC5/Clock_1.c **** *
 353:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 354:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_ClearModeRegister(uint8 clkMode) 
 355:.\Generated_Source\PSoC5/Clock_1.c **** {
 470              		.loc 1 355 0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 8
 473              		@ frame_needed = 1, uses_anonymous_args = 0
 474              		@ link register save eliminated.
 475 0000 80B4     		push	{r7}
 476              	.LCFI15:
 477              		.cfi_def_cfa_offset 4
 478 0002 83B0     		sub	sp, sp, #12
 479              	.LCFI16:
 480              		.cfi_def_cfa_offset 16
 481 0004 00AF     		add	r7, sp, #0
 482              		.cfi_offset 7, -4
 483              	.LCFI17:
 484              		.cfi_def_cfa_register 7
 485 0006 0346     		mov	r3, r0
 486 0008 FB71     		strb	r3, [r7, #7]
 356:.\Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC &= ~clkMode | ~Clock_1_MODE_MASK;
 487              		.loc 1 356 0
 488 000a 44F28203 		movw	r3, #:lower16:1073758338
 489 000e C4F20003 		movt	r3, #:upper16:1073758338
 490 0012 44F28202 		movw	r2, #:lower16:1073758338
 491 0016 C4F20002 		movt	r2, #:upper16:1073758338
 492 001a 1278     		ldrb	r2, [r2, #0]
 493 001c D1B2     		uxtb	r1, r2
 494 001e FA79     		ldrb	r2, [r7, #7]
 495 0020 6FEA0202 		mvn	r2, r2
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 16


 496 0024 D2B2     		uxtb	r2, r2
 497 0026 42F00702 		orr	r2, r2, #7
 498 002a D2B2     		uxtb	r2, r2
 499 002c 01EA0202 		and	r2, r1, r2
 500 0030 D2B2     		uxtb	r2, r2
 501 0032 1A70     		strb	r2, [r3, #0]
 357:.\Generated_Source\PSoC5/Clock_1.c **** }
 502              		.loc 1 357 0
 503 0034 07F10C07 		add	r7, r7, #12
 504 0038 BD46     		mov	sp, r7
 505 003a 80BC     		pop	{r7}
 506 003c 7047     		bx	lr
 507              		.cfi_endproc
 508              	.LFE6:
 509              		.size	Clock_1_ClearModeRegister, .-Clock_1_ClearModeRegister
 510 003e 00BF     		.section	.text.Clock_1_GetModeRegister,"ax",%progbits
 511              		.align	2
 512              		.global	Clock_1_GetModeRegister
 513              		.thumb
 514              		.thumb_func
 515              		.type	Clock_1_GetModeRegister, %function
 516              	Clock_1_GetModeRegister:
 517              	.LFB7:
 358:.\Generated_Source\PSoC5/Clock_1.c **** 
 359:.\Generated_Source\PSoC5/Clock_1.c **** 
 360:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 361:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetModeRegister
 362:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 363:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 364:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock mode register value.
 365:.\Generated_Source\PSoC5/Clock_1.c **** *
 366:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 367:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 368:.\Generated_Source\PSoC5/Clock_1.c **** *
 369:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 370:.\Generated_Source\PSoC5/Clock_1.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 371:.\Generated_Source\PSoC5/Clock_1.c **** *  ClearModeRegister descriptions for details about the mode bits.
 372:.\Generated_Source\PSoC5/Clock_1.c **** *
 373:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 374:.\Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetModeRegister(void) 
 375:.\Generated_Source\PSoC5/Clock_1.c **** {
 518              		.loc 1 375 0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 1, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 523 0000 80B4     		push	{r7}
 524              	.LCFI18:
 525              		.cfi_def_cfa_offset 4
 526 0002 00AF     		add	r7, sp, #0
 527              		.cfi_offset 7, -4
 528              	.LCFI19:
 529              		.cfi_def_cfa_register 7
 376:.\Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_MODE_MASK;
 530              		.loc 1 376 0
 531 0004 44F28203 		movw	r3, #:lower16:1073758338
 532 0008 C4F20003 		movt	r3, #:upper16:1073758338
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 17


 533 000c 1B78     		ldrb	r3, [r3, #0]
 534 000e DBB2     		uxtb	r3, r3
 535 0010 03F0F803 		and	r3, r3, #248
 377:.\Generated_Source\PSoC5/Clock_1.c **** }
 536              		.loc 1 377 0
 537 0014 1846     		mov	r0, r3
 538 0016 BD46     		mov	sp, r7
 539 0018 80BC     		pop	{r7}
 540 001a 7047     		bx	lr
 541              		.cfi_endproc
 542              	.LFE7:
 543              		.size	Clock_1_GetModeRegister, .-Clock_1_GetModeRegister
 544              		.section	.text.Clock_1_SetSourceRegister,"ax",%progbits
 545              		.align	2
 546              		.global	Clock_1_SetSourceRegister
 547              		.thumb
 548              		.thumb_func
 549              		.type	Clock_1_SetSourceRegister, %function
 550              	Clock_1_SetSourceRegister:
 551              	.LFB8:
 378:.\Generated_Source\PSoC5/Clock_1.c **** 
 379:.\Generated_Source\PSoC5/Clock_1.c **** 
 380:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 381:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetSourceRegister
 382:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 383:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 384:.\Generated_Source\PSoC5/Clock_1.c **** *  Sets the input source of the clock. The clock must be disabled before
 385:.\Generated_Source\PSoC5/Clock_1.c **** *  changing the source. The old and new clock sources must be running.
 386:.\Generated_Source\PSoC5/Clock_1.c **** *
 387:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 388:.\Generated_Source\PSoC5/Clock_1.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 389:.\Generated_Source\PSoC5/Clock_1.c **** *   following input sources:
 390:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 391:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_IMO
 392:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALM
 393:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_ILO
 394:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_PLL
 395:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALK
 396:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_G
 397:.\Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 398:.\Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details on clock sources.
 399:.\Generated_Source\PSoC5/Clock_1.c **** *
 400:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 401:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 402:.\Generated_Source\PSoC5/Clock_1.c **** *
 403:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 404:.\Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetSourceRegister(uint8 clkSource) 
 405:.\Generated_Source\PSoC5/Clock_1.c **** {
 552              		.loc 1 405 0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 16
 555              		@ frame_needed = 1, uses_anonymous_args = 0
 556 0000 80B5     		push	{r7, lr}
 557              	.LCFI20:
 558              		.cfi_def_cfa_offset 8
 559 0002 84B0     		sub	sp, sp, #16
 560              	.LCFI21:
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 18


 561              		.cfi_def_cfa_offset 24
 562 0004 00AF     		add	r7, sp, #0
 563              		.cfi_offset 14, -4
 564              		.cfi_offset 7, -8
 565              	.LCFI22:
 566              		.cfi_def_cfa_register 7
 567 0006 0346     		mov	r3, r0
 568 0008 FB71     		strb	r3, [r7, #7]
 406:.\Generated_Source\PSoC5/Clock_1.c ****     uint16 currDiv = Clock_1_GetDividerRegister();
 569              		.loc 1 406 0
 570 000a FFF7FEFF 		bl	Clock_1_GetDividerRegister
 571 000e 0346     		mov	r3, r0
 572 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 407:.\Generated_Source\PSoC5/Clock_1.c ****     uint8 oldSrc = Clock_1_GetSourceRegister();
 573              		.loc 1 407 0
 574 0012 FFF7FEFF 		bl	Clock_1_GetSourceRegister
 575 0016 0346     		mov	r3, r0
 576 0018 FB73     		strb	r3, [r7, #15]
 408:.\Generated_Source\PSoC5/Clock_1.c **** 
 409:.\Generated_Source\PSoC5/Clock_1.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 577              		.loc 1 409 0
 578 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 579 001c 002B     		cmp	r3, #0
 580 001e 25D0     		beq	.L32
 581 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 582 0022 002B     		cmp	r3, #0
 583 0024 22D1     		bne	.L32
 584 0026 BB89     		ldrh	r3, [r7, #12]
 585 0028 002B     		cmp	r3, #0
 586 002a 1FD1     		bne	.L32
 410:.\Generated_Source\PSoC5/Clock_1.c ****     {
 411:.\Generated_Source\PSoC5/Clock_1.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 412:.\Generated_Source\PSoC5/Clock_1.c ****         /* then set the source so we are consistent.                                */
 413:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC |= CYCLK_SSS;
 587              		.loc 1 413 0
 588 002c 44F28203 		movw	r3, #:lower16:1073758338
 589 0030 C4F20003 		movt	r3, #:upper16:1073758338
 590 0034 44F28202 		movw	r2, #:lower16:1073758338
 591 0038 C4F20002 		movt	r2, #:upper16:1073758338
 592 003c 1278     		ldrb	r2, [r2, #0]
 593 003e D2B2     		uxtb	r2, r2
 594 0040 42F04002 		orr	r2, r2, #64
 595 0044 D2B2     		uxtb	r2, r2
 596 0046 1A70     		strb	r2, [r3, #0]
 414:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 597              		.loc 1 414 0
 598 0048 44F28203 		movw	r3, #:lower16:1073758338
 599 004c C4F20003 		movt	r3, #:upper16:1073758338
 415:.\Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & ~Clock_1_SRC_SEL_MSK) | clkSource;
 600              		.loc 1 415 0
 601 0050 44F28202 		movw	r2, #:lower16:1073758338
 602 0054 C4F20002 		movt	r2, #:upper16:1073758338
 603 0058 1278     		ldrb	r2, [r2, #0]
 604 005a D2B2     		uxtb	r2, r2
 605              		.loc 1 414 0
 606 005c 02F0F802 		and	r2, r2, #248
 607 0060 F979     		ldrb	r1, [r7, #7]
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 19


 608 0062 42EA0102 		orr	r2, r2, r1
 609 0066 D2B2     		uxtb	r2, r2
 610 0068 1A70     		strb	r2, [r3, #0]
 611              		.loc 1 409 0
 612 006a 38E0     		b	.L35
 613              	.L32:
 416:.\Generated_Source\PSoC5/Clock_1.c ****     }
 417:.\Generated_Source\PSoC5/Clock_1.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 614              		.loc 1 417 0
 615 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 616 006e 002B     		cmp	r3, #0
 617 0070 24D1     		bne	.L34
 618 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 619 0074 002B     		cmp	r3, #0
 620 0076 21D0     		beq	.L34
 621 0078 BB89     		ldrh	r3, [r7, #12]
 622 007a 002B     		cmp	r3, #0
 623 007c 1ED1     		bne	.L34
 418:.\Generated_Source\PSoC5/Clock_1.c ****     {
 419:.\Generated_Source\PSoC5/Clock_1.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 420:.\Generated_Source\PSoC5/Clock_1.c ****         /* lock when we clear SSS.                                                  */
 421:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 624              		.loc 1 421 0
 625 007e 44F28203 		movw	r3, #:lower16:1073758338
 626 0082 C4F20003 		movt	r3, #:upper16:1073758338
 422:.\Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & ~Clock_1_SRC_SEL_MSK) | clkSource;
 627              		.loc 1 422 0
 628 0086 44F28202 		movw	r2, #:lower16:1073758338
 629 008a C4F20002 		movt	r2, #:upper16:1073758338
 630 008e 1278     		ldrb	r2, [r2, #0]
 631 0090 D2B2     		uxtb	r2, r2
 632              		.loc 1 421 0
 633 0092 02F0F802 		and	r2, r2, #248
 634 0096 F979     		ldrb	r1, [r7, #7]
 635 0098 42EA0102 		orr	r2, r2, r1
 636 009c D2B2     		uxtb	r2, r2
 637 009e 1A70     		strb	r2, [r3, #0]
 423:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC &= ~CYCLK_SSS;
 638              		.loc 1 423 0
 639 00a0 44F28203 		movw	r3, #:lower16:1073758338
 640 00a4 C4F20003 		movt	r3, #:upper16:1073758338
 641 00a8 44F28202 		movw	r2, #:lower16:1073758338
 642 00ac C4F20002 		movt	r2, #:upper16:1073758338
 643 00b0 1278     		ldrb	r2, [r2, #0]
 644 00b2 D2B2     		uxtb	r2, r2
 645 00b4 02F0BF02 		and	r2, r2, #191
 646 00b8 1A70     		strb	r2, [r3, #0]
 647              		.loc 1 417 0
 648 00ba 10E0     		b	.L35
 649              	.L34:
 424:.\Generated_Source\PSoC5/Clock_1.c ****     }
 425:.\Generated_Source\PSoC5/Clock_1.c ****     else
 426:.\Generated_Source\PSoC5/Clock_1.c ****     {
 427:.\Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 650              		.loc 1 427 0
 651 00bc 44F28203 		movw	r3, #:lower16:1073758338
 652 00c0 C4F20003 		movt	r3, #:upper16:1073758338
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 20


 428:.\Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & ~Clock_1_SRC_SEL_MSK) | clkSource;
 653              		.loc 1 428 0
 654 00c4 44F28202 		movw	r2, #:lower16:1073758338
 655 00c8 C4F20002 		movt	r2, #:upper16:1073758338
 656 00cc 1278     		ldrb	r2, [r2, #0]
 657 00ce D2B2     		uxtb	r2, r2
 658              		.loc 1 427 0
 659 00d0 02F0F802 		and	r2, r2, #248
 660 00d4 F979     		ldrb	r1, [r7, #7]
 661 00d6 42EA0102 		orr	r2, r2, r1
 662 00da D2B2     		uxtb	r2, r2
 663 00dc 1A70     		strb	r2, [r3, #0]
 664              	.L35:
 429:.\Generated_Source\PSoC5/Clock_1.c ****     }
 430:.\Generated_Source\PSoC5/Clock_1.c **** }
 665              		.loc 1 430 0
 666 00de 07F11007 		add	r7, r7, #16
 667 00e2 BD46     		mov	sp, r7
 668 00e4 80BD     		pop	{r7, pc}
 669              		.cfi_endproc
 670              	.LFE8:
 671              		.size	Clock_1_SetSourceRegister, .-Clock_1_SetSourceRegister
 672 00e6 00BF     		.section	.text.Clock_1_GetSourceRegister,"ax",%progbits
 673              		.align	2
 674              		.global	Clock_1_GetSourceRegister
 675              		.thumb
 676              		.thumb_func
 677              		.type	Clock_1_GetSourceRegister, %function
 678              	Clock_1_GetSourceRegister:
 679              	.LFB9:
 431:.\Generated_Source\PSoC5/Clock_1.c **** 
 432:.\Generated_Source\PSoC5/Clock_1.c **** 
 433:.\Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 434:.\Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetSourceRegister
 435:.\Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 436:.\Generated_Source\PSoC5/Clock_1.c **** * Summary:
 437:.\Generated_Source\PSoC5/Clock_1.c **** *  Gets the input source of the clock.
 438:.\Generated_Source\PSoC5/Clock_1.c **** *
 439:.\Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 440:.\Generated_Source\PSoC5/Clock_1.c **** *  void
 441:.\Generated_Source\PSoC5/Clock_1.c **** *
 442:.\Generated_Source\PSoC5/Clock_1.c **** * Returns:
 443:.\Generated_Source\PSoC5/Clock_1.c **** *  The input source of the clock. See SetSourceRegister for details.
 444:.\Generated_Source\PSoC5/Clock_1.c **** *
 445:.\Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 446:.\Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetSourceRegister(void) 
 447:.\Generated_Source\PSoC5/Clock_1.c **** {
 680              		.loc 1 447 0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 1, uses_anonymous_args = 0
 684              		@ link register save eliminated.
 685 0000 80B4     		push	{r7}
 686              	.LCFI23:
 687              		.cfi_def_cfa_offset 4
 688 0002 00AF     		add	r7, sp, #0
 689              		.cfi_offset 7, -4
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 21


 690              	.LCFI24:
 691              		.cfi_def_cfa_register 7
 448:.\Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_SRC_SEL_MSK;
 692              		.loc 1 448 0
 693 0004 44F28203 		movw	r3, #:lower16:1073758338
 694 0008 C4F20003 		movt	r3, #:upper16:1073758338
 695 000c 1B78     		ldrb	r3, [r3, #0]
 696 000e DBB2     		uxtb	r3, r3
 697 0010 03F00703 		and	r3, r3, #7
 449:.\Generated_Source\PSoC5/Clock_1.c **** }
 698              		.loc 1 449 0
 699 0014 1846     		mov	r0, r3
 700 0016 BD46     		mov	sp, r7
 701 0018 80BC     		pop	{r7}
 702 001a 7047     		bx	lr
 703              		.cfi_endproc
 704              	.LFE9:
 705              		.size	Clock_1_GetSourceRegister, .-Clock_1_GetSourceRegister
 706              		.text
 707              	.Letext0:
 708              		.section	.debug_loc,"",%progbits
 709              	.Ldebug_loc0:
 710              	.LLST0:
 711 0000 00000000 		.4byte	.LFB0
 712 0004 02000000 		.4byte	.LCFI0
 713 0008 0100     		.2byte	0x1
 714 000a 5D       		.byte	0x5d
 715 000b 02000000 		.4byte	.LCFI0
 716 000f 04000000 		.4byte	.LCFI1
 717 0013 0200     		.2byte	0x2
 718 0015 7D       		.byte	0x7d
 719 0016 04       		.sleb128 4
 720 0017 04000000 		.4byte	.LCFI1
 721 001b 26000000 		.4byte	.LFE0
 722 001f 0200     		.2byte	0x2
 723 0021 77       		.byte	0x77
 724 0022 04       		.sleb128 4
 725 0023 00000000 		.4byte	0x0
 726 0027 00000000 		.4byte	0x0
 727              	.LLST1:
 728 002b 00000000 		.4byte	.LFB1
 729 002f 02000000 		.4byte	.LCFI2
 730 0033 0100     		.2byte	0x1
 731 0035 5D       		.byte	0x5d
 732 0036 02000000 		.4byte	.LCFI2
 733 003a 04000000 		.4byte	.LCFI3
 734 003e 0200     		.2byte	0x2
 735 0040 7D       		.byte	0x7d
 736 0041 04       		.sleb128 4
 737 0042 04000000 		.4byte	.LCFI3
 738 0046 24000000 		.4byte	.LFE1
 739 004a 0200     		.2byte	0x2
 740 004c 77       		.byte	0x77
 741 004d 04       		.sleb128 4
 742 004e 00000000 		.4byte	0x0
 743 0052 00000000 		.4byte	0x0
 744              	.LLST2:
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 22


 745 0056 00000000 		.4byte	.LFB2
 746 005a 02000000 		.4byte	.LCFI4
 747 005e 0100     		.2byte	0x1
 748 0060 5D       		.byte	0x5d
 749 0061 02000000 		.4byte	.LCFI4
 750 0065 04000000 		.4byte	.LCFI5
 751 0069 0200     		.2byte	0x2
 752 006b 7D       		.byte	0x7d
 753 006c 04       		.sleb128 4
 754 006d 04000000 		.4byte	.LCFI5
 755 0071 06000000 		.4byte	.LCFI6
 756 0075 0200     		.2byte	0x2
 757 0077 7D       		.byte	0x7d
 758 0078 10       		.sleb128 16
 759 0079 06000000 		.4byte	.LCFI6
 760 007d 52000000 		.4byte	.LFE2
 761 0081 0200     		.2byte	0x2
 762 0083 77       		.byte	0x77
 763 0084 10       		.sleb128 16
 764 0085 00000000 		.4byte	0x0
 765 0089 00000000 		.4byte	0x0
 766              	.LLST3:
 767 008d 00000000 		.4byte	.LFB3
 768 0091 02000000 		.4byte	.LCFI7
 769 0095 0100     		.2byte	0x1
 770 0097 5D       		.byte	0x5d
 771 0098 02000000 		.4byte	.LCFI7
 772 009c 04000000 		.4byte	.LCFI8
 773 00a0 0200     		.2byte	0x2
 774 00a2 7D       		.byte	0x7d
 775 00a3 08       		.sleb128 8
 776 00a4 04000000 		.4byte	.LCFI8
 777 00a8 06000000 		.4byte	.LCFI9
 778 00ac 0200     		.2byte	0x2
 779 00ae 7D       		.byte	0x7d
 780 00af 18       		.sleb128 24
 781 00b0 06000000 		.4byte	.LCFI9
 782 00b4 D6010000 		.4byte	.LFE3
 783 00b8 0200     		.2byte	0x2
 784 00ba 77       		.byte	0x77
 785 00bb 18       		.sleb128 24
 786 00bc 00000000 		.4byte	0x0
 787 00c0 00000000 		.4byte	0x0
 788              	.LLST4:
 789 00c4 00000000 		.4byte	.LFB4
 790 00c8 02000000 		.4byte	.LCFI10
 791 00cc 0100     		.2byte	0x1
 792 00ce 5D       		.byte	0x5d
 793 00cf 02000000 		.4byte	.LCFI10
 794 00d3 04000000 		.4byte	.LCFI11
 795 00d7 0200     		.2byte	0x2
 796 00d9 7D       		.byte	0x7d
 797 00da 04       		.sleb128 4
 798 00db 04000000 		.4byte	.LCFI11
 799 00df 18000000 		.4byte	.LFE4
 800 00e3 0200     		.2byte	0x2
 801 00e5 77       		.byte	0x77
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 23


 802 00e6 04       		.sleb128 4
 803 00e7 00000000 		.4byte	0x0
 804 00eb 00000000 		.4byte	0x0
 805              	.LLST5:
 806 00ef 00000000 		.4byte	.LFB5
 807 00f3 02000000 		.4byte	.LCFI12
 808 00f7 0100     		.2byte	0x1
 809 00f9 5D       		.byte	0x5d
 810 00fa 02000000 		.4byte	.LCFI12
 811 00fe 04000000 		.4byte	.LCFI13
 812 0102 0200     		.2byte	0x2
 813 0104 7D       		.byte	0x7d
 814 0105 04       		.sleb128 4
 815 0106 04000000 		.4byte	.LCFI13
 816 010a 06000000 		.4byte	.LCFI14
 817 010e 0200     		.2byte	0x2
 818 0110 7D       		.byte	0x7d
 819 0111 10       		.sleb128 16
 820 0112 06000000 		.4byte	.LCFI14
 821 0116 36000000 		.4byte	.LFE5
 822 011a 0200     		.2byte	0x2
 823 011c 77       		.byte	0x77
 824 011d 10       		.sleb128 16
 825 011e 00000000 		.4byte	0x0
 826 0122 00000000 		.4byte	0x0
 827              	.LLST6:
 828 0126 00000000 		.4byte	.LFB6
 829 012a 02000000 		.4byte	.LCFI15
 830 012e 0100     		.2byte	0x1
 831 0130 5D       		.byte	0x5d
 832 0131 02000000 		.4byte	.LCFI15
 833 0135 04000000 		.4byte	.LCFI16
 834 0139 0200     		.2byte	0x2
 835 013b 7D       		.byte	0x7d
 836 013c 04       		.sleb128 4
 837 013d 04000000 		.4byte	.LCFI16
 838 0141 06000000 		.4byte	.LCFI17
 839 0145 0200     		.2byte	0x2
 840 0147 7D       		.byte	0x7d
 841 0148 10       		.sleb128 16
 842 0149 06000000 		.4byte	.LCFI17
 843 014d 3E000000 		.4byte	.LFE6
 844 0151 0200     		.2byte	0x2
 845 0153 77       		.byte	0x77
 846 0154 10       		.sleb128 16
 847 0155 00000000 		.4byte	0x0
 848 0159 00000000 		.4byte	0x0
 849              	.LLST7:
 850 015d 00000000 		.4byte	.LFB7
 851 0161 02000000 		.4byte	.LCFI18
 852 0165 0100     		.2byte	0x1
 853 0167 5D       		.byte	0x5d
 854 0168 02000000 		.4byte	.LCFI18
 855 016c 04000000 		.4byte	.LCFI19
 856 0170 0200     		.2byte	0x2
 857 0172 7D       		.byte	0x7d
 858 0173 04       		.sleb128 4
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 24


 859 0174 04000000 		.4byte	.LCFI19
 860 0178 1C000000 		.4byte	.LFE7
 861 017c 0200     		.2byte	0x2
 862 017e 77       		.byte	0x77
 863 017f 04       		.sleb128 4
 864 0180 00000000 		.4byte	0x0
 865 0184 00000000 		.4byte	0x0
 866              	.LLST8:
 867 0188 00000000 		.4byte	.LFB8
 868 018c 02000000 		.4byte	.LCFI20
 869 0190 0100     		.2byte	0x1
 870 0192 5D       		.byte	0x5d
 871 0193 02000000 		.4byte	.LCFI20
 872 0197 04000000 		.4byte	.LCFI21
 873 019b 0200     		.2byte	0x2
 874 019d 7D       		.byte	0x7d
 875 019e 08       		.sleb128 8
 876 019f 04000000 		.4byte	.LCFI21
 877 01a3 06000000 		.4byte	.LCFI22
 878 01a7 0200     		.2byte	0x2
 879 01a9 7D       		.byte	0x7d
 880 01aa 18       		.sleb128 24
 881 01ab 06000000 		.4byte	.LCFI22
 882 01af E6000000 		.4byte	.LFE8
 883 01b3 0200     		.2byte	0x2
 884 01b5 77       		.byte	0x77
 885 01b6 18       		.sleb128 24
 886 01b7 00000000 		.4byte	0x0
 887 01bb 00000000 		.4byte	0x0
 888              	.LLST9:
 889 01bf 00000000 		.4byte	.LFB9
 890 01c3 02000000 		.4byte	.LCFI23
 891 01c7 0100     		.2byte	0x1
 892 01c9 5D       		.byte	0x5d
 893 01ca 02000000 		.4byte	.LCFI23
 894 01ce 04000000 		.4byte	.LCFI24
 895 01d2 0200     		.2byte	0x2
 896 01d4 7D       		.byte	0x7d
 897 01d5 04       		.sleb128 4
 898 01d6 04000000 		.4byte	.LCFI24
 899 01da 1C000000 		.4byte	.LFE9
 900 01de 0200     		.2byte	0x2
 901 01e0 77       		.byte	0x77
 902 01e1 04       		.sleb128 4
 903 01e2 00000000 		.4byte	0x0
 904 01e6 00000000 		.4byte	0x0
 905              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 906              		.section	.debug_info
 907 0000 25020000 		.4byte	0x225
 908 0004 0200     		.2byte	0x2
 909 0006 00000000 		.4byte	.Ldebug_abbrev0
 910 000a 04       		.byte	0x4
 911 000b 01       		.uleb128 0x1
 912 000c 99010000 		.4byte	.LASF32
 913 0010 01       		.byte	0x1
 914 0011 3A000000 		.4byte	.LASF33
 915 0015 EF000000 		.4byte	.LASF34
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 25


 916 0019 00000000 		.4byte	0x0
 917 001d 00000000 		.4byte	0x0
 918 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 919 0025 00000000 		.4byte	.Ldebug_line0
 920 0029 02       		.uleb128 0x2
 921 002a 01       		.byte	0x1
 922 002b 06       		.byte	0x6
 923 002c EF010000 		.4byte	.LASF0
 924 0030 02       		.uleb128 0x2
 925 0031 01       		.byte	0x1
 926 0032 08       		.byte	0x8
 927 0033 85000000 		.4byte	.LASF1
 928 0037 02       		.uleb128 0x2
 929 0038 02       		.byte	0x2
 930 0039 05       		.byte	0x5
 931 003a B2010000 		.4byte	.LASF2
 932 003e 02       		.uleb128 0x2
 933 003f 02       		.byte	0x2
 934 0040 07       		.byte	0x7
 935 0041 BB000000 		.4byte	.LASF3
 936 0045 02       		.uleb128 0x2
 937 0046 04       		.byte	0x4
 938 0047 05       		.byte	0x5
 939 0048 DC010000 		.4byte	.LASF4
 940 004c 02       		.uleb128 0x2
 941 004d 04       		.byte	0x4
 942 004e 07       		.byte	0x7
 943 004f A9000000 		.4byte	.LASF5
 944 0053 02       		.uleb128 0x2
 945 0054 08       		.byte	0x8
 946 0055 05       		.byte	0x5
 947 0056 00000000 		.4byte	.LASF6
 948 005a 02       		.uleb128 0x2
 949 005b 08       		.byte	0x8
 950 005c 07       		.byte	0x7
 951 005d 52010000 		.4byte	.LASF7
 952 0061 03       		.uleb128 0x3
 953 0062 04       		.byte	0x4
 954 0063 05       		.byte	0x5
 955 0064 696E7400 		.ascii	"int\000"
 956 0068 02       		.uleb128 0x2
 957 0069 04       		.byte	0x4
 958 006a 07       		.byte	0x7
 959 006b 3D010000 		.4byte	.LASF8
 960 006f 02       		.uleb128 0x2
 961 0070 01       		.byte	0x1
 962 0071 08       		.byte	0x8
 963 0072 A5010000 		.4byte	.LASF9
 964 0076 04       		.uleb128 0x4
 965 0077 BC010000 		.4byte	.LASF10
 966 007b 02       		.byte	0x2
 967 007c 2A       		.byte	0x2a
 968 007d 30000000 		.4byte	0x30
 969 0081 04       		.uleb128 0x4
 970 0082 E0000000 		.4byte	.LASF11
 971 0086 02       		.byte	0x2
 972 0087 2B       		.byte	0x2b
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 26


 973 0088 3E000000 		.4byte	0x3e
 974 008c 05       		.uleb128 0x5
 975 008d 01       		.byte	0x1
 976 008e 93000000 		.4byte	.LASF12
 977 0092 01       		.byte	0x1
 978 0093 2F       		.byte	0x2f
 979 0094 01       		.byte	0x1
 980 0095 00000000 		.4byte	.LFB0
 981 0099 26000000 		.4byte	.LFE0
 982 009d 00000000 		.4byte	.LLST0
 983 00a1 05       		.uleb128 0x5
 984 00a2 01       		.byte	0x1
 985 00a3 78000000 		.4byte	.LASF13
 986 00a7 01       		.byte	0x1
 987 00a8 47       		.byte	0x47
 988 00a9 01       		.byte	0x1
 989 00aa 00000000 		.4byte	.LFB1
 990 00ae 24000000 		.4byte	.LFE1
 991 00b2 2B000000 		.4byte	.LLST1
 992 00b6 06       		.uleb128 0x6
 993 00b7 01       		.byte	0x1
 994 00b8 FB010000 		.4byte	.LASF14
 995 00bc 01       		.byte	0x1
 996 00bd 99       		.byte	0x99
 997 00be 01       		.byte	0x1
 998 00bf 00000000 		.4byte	.LFB2
 999 00c3 52000000 		.4byte	.LFE2
 1000 00c7 56000000 		.4byte	.LLST2
 1001 00cb DE000000 		.4byte	0xde
 1002 00cf 07       		.uleb128 0x7
 1003 00d0 29000000 		.4byte	.LASF16
 1004 00d4 01       		.byte	0x1
 1005 00d5 99       		.byte	0x99
 1006 00d6 76000000 		.4byte	0x76
 1007 00da 02       		.byte	0x2
 1008 00db 91       		.byte	0x91
 1009 00dc 77       		.sleb128 -9
 1010 00dd 00       		.byte	0x0
 1011 00de 06       		.uleb128 0x6
 1012 00df 01       		.byte	0x1
 1013 00e0 5D000000 		.4byte	.LASF15
 1014 00e4 01       		.byte	0x1
 1015 00e5 BC       		.byte	0xbc
 1016 00e6 01       		.byte	0x1
 1017 00e7 00000000 		.4byte	.LFB3
 1018 00eb D6010000 		.4byte	.LFE3
 1019 00ef 8D000000 		.4byte	.LLST3
 1020 00f3 3E010000 		.4byte	0x13e
 1021 00f7 07       		.uleb128 0x7
 1022 00f8 CE000000 		.4byte	.LASF17
 1023 00fc 01       		.byte	0x1
 1024 00fd BC       		.byte	0xbc
 1025 00fe 81000000 		.4byte	0x81
 1026 0102 02       		.byte	0x2
 1027 0103 91       		.byte	0x91
 1028 0104 6E       		.sleb128 -18
 1029 0105 07       		.uleb128 0x7
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 27


 1030 0106 E7000000 		.4byte	.LASF18
 1031 010a 01       		.byte	0x1
 1032 010b BC       		.byte	0xbc
 1033 010c 76000000 		.4byte	0x76
 1034 0110 02       		.byte	0x2
 1035 0111 91       		.byte	0x91
 1036 0112 6D       		.sleb128 -19
 1037 0113 08       		.uleb128 0x8
 1038 0114 A1000000 		.4byte	.LASF19
 1039 0118 01       		.byte	0x1
 1040 0119 BE       		.byte	0xbe
 1041 011a 76000000 		.4byte	0x76
 1042 011e 02       		.byte	0x2
 1043 011f 91       		.byte	0x91
 1044 0120 74       		.sleb128 -12
 1045 0121 08       		.uleb128 0x8
 1046 0122 4A010000 		.4byte	.LASF20
 1047 0126 01       		.byte	0x1
 1048 0127 C0       		.byte	0xc0
 1049 0128 76000000 		.4byte	0x76
 1050 012c 02       		.byte	0x2
 1051 012d 91       		.byte	0x91
 1052 012e 75       		.sleb128 -11
 1053 012f 08       		.uleb128 0x8
 1054 0130 2F000000 		.4byte	.LASF21
 1055 0134 01       		.byte	0x1
 1056 0135 C1       		.byte	0xc1
 1057 0136 81000000 		.4byte	0x81
 1058 013a 02       		.byte	0x2
 1059 013b 91       		.byte	0x91
 1060 013c 76       		.sleb128 -10
 1061 013d 00       		.byte	0x0
 1062 013e 09       		.uleb128 0x9
 1063 013f 01       		.byte	0x1
 1064 0140 0E000000 		.4byte	.LASF25
 1065 0144 01       		.byte	0x1
 1066 0145 1E01     		.2byte	0x11e
 1067 0147 01       		.byte	0x1
 1068 0148 81000000 		.4byte	0x81
 1069 014c 00000000 		.4byte	.LFB4
 1070 0150 18000000 		.4byte	.LFE4
 1071 0154 C4000000 		.4byte	.LLST4
 1072 0158 0A       		.uleb128 0xa
 1073 0159 01       		.byte	0x1
 1074 015a 81010000 		.4byte	.LASF22
 1075 015e 01       		.byte	0x1
 1076 015f 4001     		.2byte	0x140
 1077 0161 01       		.byte	0x1
 1078 0162 00000000 		.4byte	.LFB5
 1079 0166 36000000 		.4byte	.LFE5
 1080 016a EF000000 		.4byte	.LLST5
 1081 016e 82010000 		.4byte	0x182
 1082 0172 0B       		.uleb128 0xb
 1083 0173 1B010000 		.4byte	.LASF23
 1084 0177 01       		.byte	0x1
 1085 0178 4001     		.2byte	0x140
 1086 017a 76000000 		.4byte	0x76
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 28


 1087 017e 02       		.byte	0x2
 1088 017f 91       		.byte	0x91
 1089 0180 77       		.sleb128 -9
 1090 0181 00       		.byte	0x0
 1091 0182 0A       		.uleb128 0xa
 1092 0183 01       		.byte	0x1
 1093 0184 23010000 		.4byte	.LASF24
 1094 0188 01       		.byte	0x1
 1095 0189 6201     		.2byte	0x162
 1096 018b 01       		.byte	0x1
 1097 018c 00000000 		.4byte	.LFB6
 1098 0190 3E000000 		.4byte	.LFE6
 1099 0194 26010000 		.4byte	.LLST6
 1100 0198 AC010000 		.4byte	0x1ac
 1101 019c 0B       		.uleb128 0xb
 1102 019d 1B010000 		.4byte	.LASF23
 1103 01a1 01       		.byte	0x1
 1104 01a2 6201     		.2byte	0x162
 1105 01a4 76000000 		.4byte	0x76
 1106 01a8 02       		.byte	0x2
 1107 01a9 91       		.byte	0x91
 1108 01aa 77       		.sleb128 -9
 1109 01ab 00       		.byte	0x0
 1110 01ac 09       		.uleb128 0x9
 1111 01ad 01       		.byte	0x1
 1112 01ae 69010000 		.4byte	.LASF26
 1113 01b2 01       		.byte	0x1
 1114 01b3 7601     		.2byte	0x176
 1115 01b5 01       		.byte	0x1
 1116 01b6 76000000 		.4byte	0x76
 1117 01ba 00000000 		.4byte	.LFB7
 1118 01be 1C000000 		.4byte	.LFE7
 1119 01c2 5D010000 		.4byte	.LLST7
 1120 01c6 0A       		.uleb128 0xa
 1121 01c7 01       		.byte	0x1
 1122 01c8 C2010000 		.4byte	.LASF27
 1123 01cc 01       		.byte	0x1
 1124 01cd 9401     		.2byte	0x194
 1125 01cf 01       		.byte	0x1
 1126 01d0 00000000 		.4byte	.LFB8
 1127 01d4 E6000000 		.4byte	.LFE8
 1128 01d8 88010000 		.4byte	.LLST8
 1129 01dc 0E020000 		.4byte	0x20e
 1130 01e0 0B       		.uleb128 0xb
 1131 01e1 E5010000 		.4byte	.LASF28
 1132 01e5 01       		.byte	0x1
 1133 01e6 9401     		.2byte	0x194
 1134 01e8 76000000 		.4byte	0x76
 1135 01ec 02       		.byte	0x2
 1136 01ed 91       		.byte	0x91
 1137 01ee 6F       		.sleb128 -17
 1138 01ef 0C       		.uleb128 0xc
 1139 01f0 AA010000 		.4byte	.LASF29
 1140 01f4 01       		.byte	0x1
 1141 01f5 9601     		.2byte	0x196
 1142 01f7 81000000 		.4byte	0x81
 1143 01fb 02       		.byte	0x2
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 29


 1144 01fc 91       		.byte	0x91
 1145 01fd 74       		.sleb128 -12
 1146 01fe 0C       		.uleb128 0xc
 1147 01ff D9000000 		.4byte	.LASF30
 1148 0203 01       		.byte	0x1
 1149 0204 9701     		.2byte	0x197
 1150 0206 76000000 		.4byte	0x76
 1151 020a 02       		.byte	0x2
 1152 020b 91       		.byte	0x91
 1153 020c 77       		.sleb128 -9
 1154 020d 00       		.byte	0x0
 1155 020e 09       		.uleb128 0x9
 1156 020f 01       		.byte	0x1
 1157 0210 10020000 		.4byte	.LASF31
 1158 0214 01       		.byte	0x1
 1159 0215 BE01     		.2byte	0x1be
 1160 0217 01       		.byte	0x1
 1161 0218 76000000 		.4byte	0x76
 1162 021c 00000000 		.4byte	.LFB9
 1163 0220 1C000000 		.4byte	.LFE9
 1164 0224 BF010000 		.4byte	.LLST9
 1165 0228 00       		.byte	0x0
 1166              		.section	.debug_abbrev
 1167 0000 01       		.uleb128 0x1
 1168 0001 11       		.uleb128 0x11
 1169 0002 01       		.byte	0x1
 1170 0003 25       		.uleb128 0x25
 1171 0004 0E       		.uleb128 0xe
 1172 0005 13       		.uleb128 0x13
 1173 0006 0B       		.uleb128 0xb
 1174 0007 03       		.uleb128 0x3
 1175 0008 0E       		.uleb128 0xe
 1176 0009 1B       		.uleb128 0x1b
 1177 000a 0E       		.uleb128 0xe
 1178 000b 11       		.uleb128 0x11
 1179 000c 01       		.uleb128 0x1
 1180 000d 52       		.uleb128 0x52
 1181 000e 01       		.uleb128 0x1
 1182 000f 55       		.uleb128 0x55
 1183 0010 06       		.uleb128 0x6
 1184 0011 10       		.uleb128 0x10
 1185 0012 06       		.uleb128 0x6
 1186 0013 00       		.byte	0x0
 1187 0014 00       		.byte	0x0
 1188 0015 02       		.uleb128 0x2
 1189 0016 24       		.uleb128 0x24
 1190 0017 00       		.byte	0x0
 1191 0018 0B       		.uleb128 0xb
 1192 0019 0B       		.uleb128 0xb
 1193 001a 3E       		.uleb128 0x3e
 1194 001b 0B       		.uleb128 0xb
 1195 001c 03       		.uleb128 0x3
 1196 001d 0E       		.uleb128 0xe
 1197 001e 00       		.byte	0x0
 1198 001f 00       		.byte	0x0
 1199 0020 03       		.uleb128 0x3
 1200 0021 24       		.uleb128 0x24
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 30


 1201 0022 00       		.byte	0x0
 1202 0023 0B       		.uleb128 0xb
 1203 0024 0B       		.uleb128 0xb
 1204 0025 3E       		.uleb128 0x3e
 1205 0026 0B       		.uleb128 0xb
 1206 0027 03       		.uleb128 0x3
 1207 0028 08       		.uleb128 0x8
 1208 0029 00       		.byte	0x0
 1209 002a 00       		.byte	0x0
 1210 002b 04       		.uleb128 0x4
 1211 002c 16       		.uleb128 0x16
 1212 002d 00       		.byte	0x0
 1213 002e 03       		.uleb128 0x3
 1214 002f 0E       		.uleb128 0xe
 1215 0030 3A       		.uleb128 0x3a
 1216 0031 0B       		.uleb128 0xb
 1217 0032 3B       		.uleb128 0x3b
 1218 0033 0B       		.uleb128 0xb
 1219 0034 49       		.uleb128 0x49
 1220 0035 13       		.uleb128 0x13
 1221 0036 00       		.byte	0x0
 1222 0037 00       		.byte	0x0
 1223 0038 05       		.uleb128 0x5
 1224 0039 2E       		.uleb128 0x2e
 1225 003a 00       		.byte	0x0
 1226 003b 3F       		.uleb128 0x3f
 1227 003c 0C       		.uleb128 0xc
 1228 003d 03       		.uleb128 0x3
 1229 003e 0E       		.uleb128 0xe
 1230 003f 3A       		.uleb128 0x3a
 1231 0040 0B       		.uleb128 0xb
 1232 0041 3B       		.uleb128 0x3b
 1233 0042 0B       		.uleb128 0xb
 1234 0043 27       		.uleb128 0x27
 1235 0044 0C       		.uleb128 0xc
 1236 0045 11       		.uleb128 0x11
 1237 0046 01       		.uleb128 0x1
 1238 0047 12       		.uleb128 0x12
 1239 0048 01       		.uleb128 0x1
 1240 0049 40       		.uleb128 0x40
 1241 004a 06       		.uleb128 0x6
 1242 004b 00       		.byte	0x0
 1243 004c 00       		.byte	0x0
 1244 004d 06       		.uleb128 0x6
 1245 004e 2E       		.uleb128 0x2e
 1246 004f 01       		.byte	0x1
 1247 0050 3F       		.uleb128 0x3f
 1248 0051 0C       		.uleb128 0xc
 1249 0052 03       		.uleb128 0x3
 1250 0053 0E       		.uleb128 0xe
 1251 0054 3A       		.uleb128 0x3a
 1252 0055 0B       		.uleb128 0xb
 1253 0056 3B       		.uleb128 0x3b
 1254 0057 0B       		.uleb128 0xb
 1255 0058 27       		.uleb128 0x27
 1256 0059 0C       		.uleb128 0xc
 1257 005a 11       		.uleb128 0x11
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 31


 1258 005b 01       		.uleb128 0x1
 1259 005c 12       		.uleb128 0x12
 1260 005d 01       		.uleb128 0x1
 1261 005e 40       		.uleb128 0x40
 1262 005f 06       		.uleb128 0x6
 1263 0060 01       		.uleb128 0x1
 1264 0061 13       		.uleb128 0x13
 1265 0062 00       		.byte	0x0
 1266 0063 00       		.byte	0x0
 1267 0064 07       		.uleb128 0x7
 1268 0065 05       		.uleb128 0x5
 1269 0066 00       		.byte	0x0
 1270 0067 03       		.uleb128 0x3
 1271 0068 0E       		.uleb128 0xe
 1272 0069 3A       		.uleb128 0x3a
 1273 006a 0B       		.uleb128 0xb
 1274 006b 3B       		.uleb128 0x3b
 1275 006c 0B       		.uleb128 0xb
 1276 006d 49       		.uleb128 0x49
 1277 006e 13       		.uleb128 0x13
 1278 006f 02       		.uleb128 0x2
 1279 0070 0A       		.uleb128 0xa
 1280 0071 00       		.byte	0x0
 1281 0072 00       		.byte	0x0
 1282 0073 08       		.uleb128 0x8
 1283 0074 34       		.uleb128 0x34
 1284 0075 00       		.byte	0x0
 1285 0076 03       		.uleb128 0x3
 1286 0077 0E       		.uleb128 0xe
 1287 0078 3A       		.uleb128 0x3a
 1288 0079 0B       		.uleb128 0xb
 1289 007a 3B       		.uleb128 0x3b
 1290 007b 0B       		.uleb128 0xb
 1291 007c 49       		.uleb128 0x49
 1292 007d 13       		.uleb128 0x13
 1293 007e 02       		.uleb128 0x2
 1294 007f 0A       		.uleb128 0xa
 1295 0080 00       		.byte	0x0
 1296 0081 00       		.byte	0x0
 1297 0082 09       		.uleb128 0x9
 1298 0083 2E       		.uleb128 0x2e
 1299 0084 00       		.byte	0x0
 1300 0085 3F       		.uleb128 0x3f
 1301 0086 0C       		.uleb128 0xc
 1302 0087 03       		.uleb128 0x3
 1303 0088 0E       		.uleb128 0xe
 1304 0089 3A       		.uleb128 0x3a
 1305 008a 0B       		.uleb128 0xb
 1306 008b 3B       		.uleb128 0x3b
 1307 008c 05       		.uleb128 0x5
 1308 008d 27       		.uleb128 0x27
 1309 008e 0C       		.uleb128 0xc
 1310 008f 49       		.uleb128 0x49
 1311 0090 13       		.uleb128 0x13
 1312 0091 11       		.uleb128 0x11
 1313 0092 01       		.uleb128 0x1
 1314 0093 12       		.uleb128 0x12
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 32


 1315 0094 01       		.uleb128 0x1
 1316 0095 40       		.uleb128 0x40
 1317 0096 06       		.uleb128 0x6
 1318 0097 00       		.byte	0x0
 1319 0098 00       		.byte	0x0
 1320 0099 0A       		.uleb128 0xa
 1321 009a 2E       		.uleb128 0x2e
 1322 009b 01       		.byte	0x1
 1323 009c 3F       		.uleb128 0x3f
 1324 009d 0C       		.uleb128 0xc
 1325 009e 03       		.uleb128 0x3
 1326 009f 0E       		.uleb128 0xe
 1327 00a0 3A       		.uleb128 0x3a
 1328 00a1 0B       		.uleb128 0xb
 1329 00a2 3B       		.uleb128 0x3b
 1330 00a3 05       		.uleb128 0x5
 1331 00a4 27       		.uleb128 0x27
 1332 00a5 0C       		.uleb128 0xc
 1333 00a6 11       		.uleb128 0x11
 1334 00a7 01       		.uleb128 0x1
 1335 00a8 12       		.uleb128 0x12
 1336 00a9 01       		.uleb128 0x1
 1337 00aa 40       		.uleb128 0x40
 1338 00ab 06       		.uleb128 0x6
 1339 00ac 01       		.uleb128 0x1
 1340 00ad 13       		.uleb128 0x13
 1341 00ae 00       		.byte	0x0
 1342 00af 00       		.byte	0x0
 1343 00b0 0B       		.uleb128 0xb
 1344 00b1 05       		.uleb128 0x5
 1345 00b2 00       		.byte	0x0
 1346 00b3 03       		.uleb128 0x3
 1347 00b4 0E       		.uleb128 0xe
 1348 00b5 3A       		.uleb128 0x3a
 1349 00b6 0B       		.uleb128 0xb
 1350 00b7 3B       		.uleb128 0x3b
 1351 00b8 05       		.uleb128 0x5
 1352 00b9 49       		.uleb128 0x49
 1353 00ba 13       		.uleb128 0x13
 1354 00bb 02       		.uleb128 0x2
 1355 00bc 0A       		.uleb128 0xa
 1356 00bd 00       		.byte	0x0
 1357 00be 00       		.byte	0x0
 1358 00bf 0C       		.uleb128 0xc
 1359 00c0 34       		.uleb128 0x34
 1360 00c1 00       		.byte	0x0
 1361 00c2 03       		.uleb128 0x3
 1362 00c3 0E       		.uleb128 0xe
 1363 00c4 3A       		.uleb128 0x3a
 1364 00c5 0B       		.uleb128 0xb
 1365 00c6 3B       		.uleb128 0x3b
 1366 00c7 05       		.uleb128 0x5
 1367 00c8 49       		.uleb128 0x49
 1368 00c9 13       		.uleb128 0x13
 1369 00ca 02       		.uleb128 0x2
 1370 00cb 0A       		.uleb128 0xa
 1371 00cc 00       		.byte	0x0
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 33


 1372 00cd 00       		.byte	0x0
 1373 00ce 00       		.byte	0x0
 1374              		.section	.debug_pubnames,"",%progbits
 1375 0000 1A010000 		.4byte	0x11a
 1376 0004 0200     		.2byte	0x2
 1377 0006 00000000 		.4byte	.Ldebug_info0
 1378 000a 29020000 		.4byte	0x229
 1379 000e 8C000000 		.4byte	0x8c
 1380 0012 436C6F63 		.ascii	"Clock_1_Start\000"
 1380      6B5F315F 
 1380      53746172 
 1380      7400
 1381 0020 A1000000 		.4byte	0xa1
 1382 0024 436C6F63 		.ascii	"Clock_1_Stop\000"
 1382      6B5F315F 
 1382      53746F70 
 1382      00
 1383 0031 B6000000 		.4byte	0xb6
 1384 0035 436C6F63 		.ascii	"Clock_1_StandbyPower\000"
 1384      6B5F315F 
 1384      5374616E 
 1384      64627950 
 1384      6F776572 
 1385 004a DE000000 		.4byte	0xde
 1386 004e 436C6F63 		.ascii	"Clock_1_SetDividerRegister\000"
 1386      6B5F315F 
 1386      53657444 
 1386      69766964 
 1386      65725265 
 1387 0069 3E010000 		.4byte	0x13e
 1388 006d 436C6F63 		.ascii	"Clock_1_GetDividerRegister\000"
 1388      6B5F315F 
 1388      47657444 
 1388      69766964 
 1388      65725265 
 1389 0088 58010000 		.4byte	0x158
 1390 008c 436C6F63 		.ascii	"Clock_1_SetModeRegister\000"
 1390      6B5F315F 
 1390      5365744D 
 1390      6F646552 
 1390      65676973 
 1391 00a4 82010000 		.4byte	0x182
 1392 00a8 436C6F63 		.ascii	"Clock_1_ClearModeRegister\000"
 1392      6B5F315F 
 1392      436C6561 
 1392      724D6F64 
 1392      65526567 
 1393 00c2 AC010000 		.4byte	0x1ac
 1394 00c6 436C6F63 		.ascii	"Clock_1_GetModeRegister\000"
 1394      6B5F315F 
 1394      4765744D 
 1394      6F646552 
 1394      65676973 
 1395 00de C6010000 		.4byte	0x1c6
 1396 00e2 436C6F63 		.ascii	"Clock_1_SetSourceRegister\000"
 1396      6B5F315F 
 1396      53657453 
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 34


 1396      6F757263 
 1396      65526567 
 1397 00fc 0E020000 		.4byte	0x20e
 1398 0100 436C6F63 		.ascii	"Clock_1_GetSourceRegister\000"
 1398      6B5F315F 
 1398      47657453 
 1398      6F757263 
 1398      65526567 
 1399 011a 00000000 		.4byte	0x0
 1400              		.section	.debug_aranges,"",%progbits
 1401 0000 64000000 		.4byte	0x64
 1402 0004 0200     		.2byte	0x2
 1403 0006 00000000 		.4byte	.Ldebug_info0
 1404 000a 04       		.byte	0x4
 1405 000b 00       		.byte	0x0
 1406 000c 0000     		.2byte	0x0
 1407 000e 0000     		.2byte	0x0
 1408 0010 00000000 		.4byte	.LFB0
 1409 0014 26000000 		.4byte	.LFE0-.LFB0
 1410 0018 00000000 		.4byte	.LFB1
 1411 001c 24000000 		.4byte	.LFE1-.LFB1
 1412 0020 00000000 		.4byte	.LFB2
 1413 0024 52000000 		.4byte	.LFE2-.LFB2
 1414 0028 00000000 		.4byte	.LFB3
 1415 002c D6010000 		.4byte	.LFE3-.LFB3
 1416 0030 00000000 		.4byte	.LFB4
 1417 0034 18000000 		.4byte	.LFE4-.LFB4
 1418 0038 00000000 		.4byte	.LFB5
 1419 003c 36000000 		.4byte	.LFE5-.LFB5
 1420 0040 00000000 		.4byte	.LFB6
 1421 0044 3E000000 		.4byte	.LFE6-.LFB6
 1422 0048 00000000 		.4byte	.LFB7
 1423 004c 1C000000 		.4byte	.LFE7-.LFB7
 1424 0050 00000000 		.4byte	.LFB8
 1425 0054 E6000000 		.4byte	.LFE8-.LFB8
 1426 0058 00000000 		.4byte	.LFB9
 1427 005c 1C000000 		.4byte	.LFE9-.LFB9
 1428 0060 00000000 		.4byte	0x0
 1429 0064 00000000 		.4byte	0x0
 1430              		.section	.debug_ranges,"",%progbits
 1431              	.Ldebug_ranges0:
 1432 0000 00000000 		.4byte	.Ltext0
 1433 0004 00000000 		.4byte	.Letext0
 1434 0008 00000000 		.4byte	.LFB0
 1435 000c 26000000 		.4byte	.LFE0
 1436 0010 00000000 		.4byte	.LFB1
 1437 0014 24000000 		.4byte	.LFE1
 1438 0018 00000000 		.4byte	.LFB2
 1439 001c 52000000 		.4byte	.LFE2
 1440 0020 00000000 		.4byte	.LFB3
 1441 0024 D6010000 		.4byte	.LFE3
 1442 0028 00000000 		.4byte	.LFB4
 1443 002c 18000000 		.4byte	.LFE4
 1444 0030 00000000 		.4byte	.LFB5
 1445 0034 36000000 		.4byte	.LFE5
 1446 0038 00000000 		.4byte	.LFB6
 1447 003c 3E000000 		.4byte	.LFE6
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 35


 1448 0040 00000000 		.4byte	.LFB7
 1449 0044 1C000000 		.4byte	.LFE7
 1450 0048 00000000 		.4byte	.LFB8
 1451 004c E6000000 		.4byte	.LFE8
 1452 0050 00000000 		.4byte	.LFB9
 1453 0054 1C000000 		.4byte	.LFE9
 1454 0058 00000000 		.4byte	0x0
 1455 005c 00000000 		.4byte	0x0
 1456              		.section	.debug_str,"MS",%progbits,1
 1457              	.LASF6:
 1458 0000 6C6F6E67 		.ascii	"long long int\000"
 1458      206C6F6E 
 1458      6720696E 
 1458      7400
 1459              	.LASF25:
 1460 000e 436C6F63 		.ascii	"Clock_1_GetDividerRegister\000"
 1460      6B5F315F 
 1460      47657444 
 1460      69766964 
 1460      65725265 
 1461              	.LASF16:
 1462 0029 73746174 		.ascii	"state\000"
 1462      6500
 1463              	.LASF21:
 1464 002f 6F6C6444 		.ascii	"oldDivider\000"
 1464      69766964 
 1464      657200
 1465              	.LASF33:
 1466 003a 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\Clock_1.c\000"
 1466      6E657261 
 1466      7465645F 
 1466      536F7572 
 1466      63655C50 
 1467              	.LASF15:
 1468 005d 436C6F63 		.ascii	"Clock_1_SetDividerRegister\000"
 1468      6B5F315F 
 1468      53657444 
 1468      69766964 
 1468      65725265 
 1469              	.LASF13:
 1470 0078 436C6F63 		.ascii	"Clock_1_Stop\000"
 1470      6B5F315F 
 1470      53746F70 
 1470      00
 1471              	.LASF1:
 1472 0085 756E7369 		.ascii	"unsigned char\000"
 1472      676E6564 
 1472      20636861 
 1472      7200
 1473              	.LASF12:
 1474 0093 436C6F63 		.ascii	"Clock_1_Start\000"
 1474      6B5F315F 
 1474      53746172 
 1474      7400
 1475              	.LASF19:
 1476 00a1 656E6162 		.ascii	"enabled\000"
 1476      6C656400 
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 36


 1477              	.LASF5:
 1478 00a9 6C6F6E67 		.ascii	"long unsigned int\000"
 1478      20756E73 
 1478      69676E65 
 1478      6420696E 
 1478      7400
 1479              	.LASF3:
 1480 00bb 73686F72 		.ascii	"short unsigned int\000"
 1480      7420756E 
 1480      7369676E 
 1480      65642069 
 1480      6E7400
 1481              	.LASF17:
 1482 00ce 636C6B44 		.ascii	"clkDivider\000"
 1482      69766964 
 1482      657200
 1483              	.LASF30:
 1484 00d9 6F6C6453 		.ascii	"oldSrc\000"
 1484      726300
 1485              	.LASF11:
 1486 00e0 75696E74 		.ascii	"uint16\000"
 1486      313600
 1487              	.LASF18:
 1488 00e7 72657374 		.ascii	"restart\000"
 1488      61727400 
 1489              	.LASF34:
 1490 00ef 493A5C43 		.ascii	"I:\\ControllerKinect\\Receiver\\Receiver.cydsn\000"
 1490      6F6E7472 
 1490      6F6C6C65 
 1490      724B696E 
 1490      6563745C 
 1491              	.LASF23:
 1492 011b 636C6B4D 		.ascii	"clkMode\000"
 1492      6F646500 
 1493              	.LASF24:
 1494 0123 436C6F63 		.ascii	"Clock_1_ClearModeRegister\000"
 1494      6B5F315F 
 1494      436C6561 
 1494      724D6F64 
 1494      65526567 
 1495              	.LASF8:
 1496 013d 756E7369 		.ascii	"unsigned int\000"
 1496      676E6564 
 1496      20696E74 
 1496      00
 1497              	.LASF20:
 1498 014a 63757272 		.ascii	"currSrc\000"
 1498      53726300 
 1499              	.LASF7:
 1500 0152 6C6F6E67 		.ascii	"long long unsigned int\000"
 1500      206C6F6E 
 1500      6720756E 
 1500      7369676E 
 1500      65642069 
 1501              	.LASF26:
 1502 0169 436C6F63 		.ascii	"Clock_1_GetModeRegister\000"
 1502      6B5F315F 
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 37


 1502      4765744D 
 1502      6F646552 
 1502      65676973 
 1503              	.LASF22:
 1504 0181 436C6F63 		.ascii	"Clock_1_SetModeRegister\000"
 1504      6B5F315F 
 1504      5365744D 
 1504      6F646552 
 1504      65676973 
 1505              	.LASF32:
 1506 0199 474E5520 		.ascii	"GNU C 4.4.1\000"
 1506      4320342E 
 1506      342E3100 
 1507              	.LASF9:
 1508 01a5 63686172 		.ascii	"char\000"
 1508      00
 1509              	.LASF29:
 1510 01aa 63757272 		.ascii	"currDiv\000"
 1510      44697600 
 1511              	.LASF2:
 1512 01b2 73686F72 		.ascii	"short int\000"
 1512      7420696E 
 1512      7400
 1513              	.LASF10:
 1514 01bc 75696E74 		.ascii	"uint8\000"
 1514      3800
 1515              	.LASF27:
 1516 01c2 436C6F63 		.ascii	"Clock_1_SetSourceRegister\000"
 1516      6B5F315F 
 1516      53657453 
 1516      6F757263 
 1516      65526567 
 1517              	.LASF4:
 1518 01dc 6C6F6E67 		.ascii	"long int\000"
 1518      20696E74 
 1518      00
 1519              	.LASF28:
 1520 01e5 636C6B53 		.ascii	"clkSource\000"
 1520      6F757263 
 1520      6500
 1521              	.LASF0:
 1522 01ef 7369676E 		.ascii	"signed char\000"
 1522      65642063 
 1522      68617200 
 1523              	.LASF14:
 1524 01fb 436C6F63 		.ascii	"Clock_1_StandbyPower\000"
 1524      6B5F315F 
 1524      5374616E 
 1524      64627950 
 1524      6F776572 
 1525              	.LASF31:
 1526 0210 436C6F63 		.ascii	"Clock_1_GetSourceRegister\000"
 1526      6B5F315F 
 1526      47657453 
 1526      6F757263 
 1526      65526567 
 1527              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
ARM GAS  C:\Users\awkward\AppData\Local\Temp\ccKtvd3V.s 			page 38


