<p><a href="https://www.google.td/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwir_ML9pJn9AhUHLkQIHXKxBkkQFnoECAUQAg&usg=AOvVaw2JZ_MzuxQcHDMuO9jvPLtE">Optimal Placement of Cores, Caches and Memory Controllers NoC </a></p>
<p><a href="https://www.google.td/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwir_ML9pJn9AhUHLkQIHXKxBkkQFnoECAUQAg&usg=AOvVaw2JZ_MzuxQcHDMuO9jvPLtE">Optimal Placement of Cores, Caches and Memory Controllers NoC </a></p>
<p><a href="https://www.google.td/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwir_ML9pJn9AhUHLkQIHXKxBkkQFnoECAUQAg&usg=AOvVaw2JZ_MzuxQcHDMuO9jvPLtE">Optimal Placement of Cores, Caches and Memory Controllers NoC </a></p>
