# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../not_gate.srcs/sources_1/new/not_gate.vhd" \
"../../../../not_gate.srcs/sim_1/new/Tb_not_gate.vhd" \

# Do not sort compile order
nosort
