m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_mux
Epcinc
Z0 w1610447670
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_PCinc
Z5 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd
Z6 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd
l0
L5
VJLA3BYa:3WZ9^]U?:B<]n0
!s100 h=WYK42<VYDSUWLiY]8^91
Z7 OV;C;10.5b;63
32
Z8 !s110 1611043240
!i10b 1
Z9 !s108 1611043240.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd|
Z11 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehaviour
R1
R2
R3
DEx4 work 5 pcinc 0 22 JLA3BYa:3WZ9^]U?:B<]n0
l13
L12
VLOazNTW3CaHSlXLj@GV?90
!s100 1HFDDiSbdif<JzZzTVF:20
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etest_pcinc
Z14 w1611042558
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z17 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_PCinc/test_PCinc.vhd
Z18 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_PCinc/test_PCinc.vhd
l0
L6
VH[7A2a@:]5L`LcU@0nmo=1
!s100 TJk^KThGO>l`0H41[iD3:1
R7
32
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_PCinc/test_PCinc.vhd|
Z20 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_PCinc/test_PCinc.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R2
R3
Z21 DEx4 work 10 test_pcinc 0 22 H[7A2a@:]5L`LcU@0nmo=1
l21
L10
Z22 VNz33G^?S^T;5[Xn5Y6AnW3
Z23 !s100 e29@U0oc3kcWX^CSCEbbO2
R7
32
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
