=====
SETUP
14.378
11.466
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0
11.466
=====
SETUP
14.378
11.466
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0
11.466
=====
SETUP
14.380
11.463
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0
11.463
=====
SETUP
14.380
11.463
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0
11.463
=====
SETUP
14.380
11.463
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0
11.463
=====
SETUP
14.380
11.463
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0
11.463
=====
SETUP
14.410
11.434
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
11.434
=====
SETUP
14.436
11.407
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.122
u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0
10.296
10.866
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0
11.407
=====
SETUP
14.436
11.407
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.122
u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0
10.296
10.866
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0
11.407
=====
SETUP
14.483
11.360
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11
6.281
6.734
u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9
7.405
7.867
u_v9918/u_v9958_core/u_vdp_command/n1788_s15
8.041
8.596
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
9.003
9.558
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s5
10.087
10.636
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_2_s0
11.360
=====
SETUP
14.483
11.360
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11
6.281
6.734
u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9
7.405
7.867
u_v9918/u_v9958_core/u_vdp_command/n1788_s15
8.041
8.596
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
9.003
9.558
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s5
10.087
10.636
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_3_s0
11.360
=====
SETUP
14.523
11.320
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s14
6.281
6.652
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s9
6.899
7.416
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s6
7.984
8.355
u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s4
8.547
9.064
u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s2
9.880
10.450
u_v9918/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0
11.320
=====
SETUP
14.535
11.308
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4
5.029
5.584
u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4
6.552
7.014
u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1
7.186
7.557
u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4
8.570
9.087
u_v9918/u_v9958_core/u_vdp_color_bus/n893_s3
10.759
11.308
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
11.308
=====
SETUP
14.535
11.308
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4
5.029
5.584
u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4
6.552
7.014
u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1
7.186
7.557
u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4
8.570
9.087
u_v9918/u_v9958_core/u_vdp_color_bus/n892_s2
10.759
11.308
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_oe_n_s0
11.308
=====
SETUP
14.565
11.278
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0
11.278
=====
SETUP
14.565
11.278
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3197_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0
11.278
=====
SETUP
14.568
11.276
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.113
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s0
10.370
10.919
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0
11.276
=====
SETUP
14.572
11.271
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_text12/n74_s2
4.254
4.625
u_v9918/u_v9958_core/u_vdp_text12/n74_s1
4.629
5.000
u_v9918/u_v9958_core/u_vdp_text12/n74_s0
5.188
5.559
u_v9918/u_v9958_core/u_vdp_text12/n967_s0
5.994
6.365
u_v9918/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
6.383
6.938
u_v9918/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
6.938
7.041
u_v9918/u_v9958_core/u_vdp_color_decoder/n226_s7
7.925
8.474
u_v9918/u_v9958_core/u_vdp_color_decoder/n226_s3
8.475
9.030
u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s9
9.436
10.006
u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s4
10.178
10.727
u_v9918/u_v9958_core/u_vdp_color_decoder/n227_s0
10.900
11.271
u_v9918/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
11.271
=====
SETUP
14.604
11.240
25.843
u_v9918/u_v9958_core/u_vdp_color_bus/ff_dram_rdata_0_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
3.765
4.282
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
5.247
5.618
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
5.618
5.653
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
5.653
5.688
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
5.688
5.724
u_v9918/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
5.724
6.194
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s8
7.007
7.469
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s6
7.471
8.041
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s4
8.043
8.496
u_v9918/u_v9958_core/u_vdp_sprite/n3217_s2
8.743
9.196
u_v9918/u_v9958_core/u_vdp_sprite/n3187_s1
9.660
10.122
u_v9918/u_v9958_core/u_vdp_sprite/n3207_s0
10.296
10.866
u_v9918/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0
11.240
=====
SETUP
14.628
11.215
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_color_decoder/n73_s4
5.029
5.584
u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s4
6.552
7.014
u_v9918/u_v9958_core/u_vdp_color_bus/n1530_s1
7.186
7.557
u_v9918/u_v9958_core/u_vdp_color_bus/n828_s4
8.570
9.087
u_v9918/u_v9958_core/u_vdp_color_bus/n834_s1
10.844
11.215
u_v9918/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_1_s0
11.215
=====
SETUP
14.628
11.215
25.843
u_v9918/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1
4.560
5.013
u_v9918/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0
5.426
5.943
u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
6.860
7.430
u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
7.430
7.900
u_v9918/u_v9958_core/u_vdp_graphic4567/n701_s
8.147
8.696
u_v9918/u_v9958_core/u_vdp_graphic4567/n700_s
8.696
9.166
u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
9.175
9.724
u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_0_s3
9.897
10.414
u_v9918/u_v9958_core/u_vdp_graphic4567/w_b_2_s2
10.666
11.215
u_v9918/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0
11.215
=====
SETUP
14.634
11.210
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11
6.281
6.734
u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9
7.405
7.867
u_v9918/u_v9958_core/u_vdp_command/n1788_s15
8.041
8.596
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
9.003
9.558
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5
10.087
10.636
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_5_s0
11.210
=====
SETUP
14.634
11.210
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11
6.281
6.734
u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9
7.405
7.867
u_v9918/u_v9958_core/u_vdp_command/n1788_s15
8.041
8.596
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
9.003
9.558
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5
10.087
10.636
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s0
11.210
=====
SETUP
14.635
11.208
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11
6.281
6.734
u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9
7.405
7.867
u_v9918/u_v9958_core/u_vdp_command/n1788_s15
8.041
8.596
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
9.003
9.558
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5
10.087
10.636
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0
11.208
=====
SETUP
14.635
11.208
25.843
u_v9918/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9918/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.340
4.857
u_v9918/u_v9958_core/u_vdp_command/ff_r34r35_sy_9_s11
6.281
6.734
u_v9918/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s9
7.405
7.867
u_v9918/u_v9958_core/u_vdp_command/n1788_s15
8.041
8.596
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
9.003
9.558
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5
10.087
10.636
u_v9918/u_v9958_core/u_vdp_command/ff_r44_clr_1_s0
11.208
=====
HOLD
0.060
2.042
1.982
u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.074
2.164
2.090
u_v9918/ff_wdata_7_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_7_s
2.164
=====
HOLD
0.074
2.164
2.090
u_v9918/ff_wdata_6_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_6_s
2.164
=====
HOLD
0.198
2.288
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.198
2.288
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.198
2.288
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.210
2.168
1.959
u_v9918/ff_address_13_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_5_s
2.168
=====
HOLD
0.211
2.170
1.959
u_v9918/ff_address_11_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_6_s
2.170
=====
HOLD
0.212
2.171
1.959
u_v9918/ff_address_10_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_6_s
2.171
=====
HOLD
0.213
2.303
2.090
u_v9918/ff_wdata_5_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_5_s
2.303
=====
HOLD
0.213
2.303
2.090
u_v9918/ff_wdata_4_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_4_s
2.303
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_3_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_2_s0
1.841
2.043
u_v9918/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.313
2.164
1.851
u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s1
1.841
2.042
u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s
2.164
=====
HOLD
0.316
2.167
1.851
u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_1_s3
1.841
2.042
u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.167
=====
HOLD
0.316
2.167
1.851
u_v9918/u_v9958_core/u_vdp_palette_ram/ff_d_r_0_s3
1.841
2.042
u_v9918/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.167
