// Seed: 2349849829
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  if (|1) begin
    assign id_4 = 1;
  end
  assign id_3 = 1;
  always id_0 = (1);
  assign id_3 = id_1;
  logic id_5;
  logic id_6;
  logic
      id_7,
      id_8,
      id_9,
      id_10 = 1,
      id_11,
      id_12,
      id_13 = 1 != 1,
      id_14 = id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25 = 1,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  assign id_4[1] = ~id_0;
  uwire id_6, id_7, id_8, id_9;
  assign id_7 = id_7[1];
  logic id_10;
endmodule
`define pp_6 0
