# vsim testbench 
# Start time: 19:34:36 on Mar 02,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.mips
# Loading work.pc_gen
# Loading work.pc_if
# Loading work.IF_comb
# Loading work.if_id
# Loading work.ID_comb
# Loading work.regfile
# Loading work.id_ex
# Loading work.EX_comb
# Loading work.alu
# Loading work.ex_mem
# Loading work.MEM_comb
# Loading work.mem_wb
# Loading work.WB_comb
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.hazard_unit
# Loading work.imem
# Loading work.dmem
do wave.do
run
run
restart
do wave.do
add wave -position insertpoint sim:/testbench/dut/dmem/*
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/NCSU_classes_files/spring20/633/Project/Heterogeneous-multicore/my_5_stage_proc/wave.do
# End time: 20:14:21 on Mar 02,2020, Elapsed time: 0:39:45
# Errors: 0, Warnings: 0
