// Seed: 3902112909
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`timescale 1ps / 1ps
`define pp_17 0
`define pp_18 0
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output logic id_6
);
  logic id_7 = id_1 * id_1;
endmodule
`timescale 1ps / 1 ps `timescale 1ps / 1 ps
`define pp_19 0
`define pp_20 0
`define pp_21 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_1 (
    output logic id_0
    , id_7
);
  always @(negedge 1 or posedge id_5) begin
    id_2 <= (id_4);
    id_0 = id_5;
  end
  logic id_8;
  logic id_9;
endmodule
