/***************************************************************************
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jun  8 16:48:39 2015
 *                 MD5 Checksum         aa6f8a52532334e5d986d273d2283ed2
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.014001
 *                 Operating System     linux
 *
 * Spec Versions:  an_x1_control        1
 *                 an_x1_sw_mgmt        1
 *                 an_x1_timers         1
 *                 an_x4_abilities      1
 *                 an_x4_status         1
 *                 an_x4_sw_mgmt        1
 *                 cl82                 1
 *                 cl82_am              1
 *                 cl82_shared          1
 *                 ieee0_cl22           1
 *                 ilkn_x4_control0     1
 *                 ilkn_x4_status0      1
 *                 main0                1
 *                 pmd_x1               1
 *                 pmd_x4               1
 *                 rx_x1_control0       1
 *                 rx_x1_ecc            1
 *                 rx_x1_status0        1
 *                 rx_x2_control0       1
 *                 rx_x4_cl91_status0   1
 *                 rx_x4_cl91_status1   1
 *                 rx_x4_control0       1
 *                 rx_x4_ecc            1
 *                 rx_x4_fec_control    1
 *                 rx_x4_status0        1
 *                 rx_x4_status1        1
 *                 rx_x4_status2        1
 *                 rx_x4_status3        1
 *                 rx_x4_status4        1
 *                 rx_x4_status5        1
 *                 sc_x1_control        1
 *                 sc_x1_speed_override01
 *                 sc_x1_speed_override11
 *                 sc_x1_speed_override21
 *                 sc_x1_speed_override31
 *                 sc_x4_control        1
 *                 sc_x4_field_override_enable1
 *                 sc_x4_final_config_status1
 *                 test1                1
 *                 testshared0          1
 *                 testshared1          1
 *                 tx_x1_control0       1
 *                 tx_x2_control0       1
 *                 tx_x2_status0        1
 *                 tx_x4_control0       1
 *                 tx_x4_credit_gen0    1
 *                 tx_x4_status0        1
 *
 * RDB Files:  /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/WC4_TSC_ALL.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/ieee0_cl22_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/testshared0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/testshared1_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/cl82_shared_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/cl82_am_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/test1_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/main0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x1_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x1_ecc_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x1_status0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/pmd_x1_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/pmd_x4_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/an_x1_control_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/an_x4_abilities_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/an_x1_timers_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/an_x4_status_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/an_x4_sw_mgmt_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/an_x1_sw_mgmt_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/cl82_user_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/tx_x2_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/tx_x2_status0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x2_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/tx_x4_credit_gen0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/tx_x4_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/tx_x4_status0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_fec_control_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_status0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_status1_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_status2_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_status3_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_status4_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_status5_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_cl91_status0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_cl91_status1_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/tx_x1_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/ilkn_x4_control0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/ilkn_x4_status0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/rx_x4_ecc_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x4_control_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_control_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override0_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override1_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override2_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override3_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x4_final_config_status_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/sc_x4_field_override_enable_regs.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/WC4_ieeeBlockCL22.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/WC4_userBlocks1.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/WC4_userBlocks2.rdb
 *             /projects/TSC_ext6/alaleedh/tscf_16nm/tscf_16nm/rtl/rdb/WC4_userBlocks4.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 */

#ifndef TEF_TMP__
#define TEF_TMP__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 */
/****************************************************************************
 * Enums: an_x4_abilities_cl36TxEEEStates_l
 */
#define an_x4_abilities_cl36TxEEEStates_l_TX_REFRESH       8
#define an_x4_abilities_cl36TxEEEStates_l_TX_QUIET         4
#define an_x4_abilities_cl36TxEEEStates_l_TX_SLEEP         2
#define an_x4_abilities_cl36TxEEEStates_l_TX_ACTIVE        1

/****************************************************************************
 * Enums: an_x4_abilities_cl36TxEEEStates_c
 */
#define an_x4_abilities_cl36TxEEEStates_c_TX_REFRESH       3
#define an_x4_abilities_cl36TxEEEStates_c_TX_QUIET         2
#define an_x4_abilities_cl36TxEEEStates_c_TX_SLEEP         1
#define an_x4_abilities_cl36TxEEEStates_c_TX_ACTIVE        0

/****************************************************************************
 * Enums: an_x4_abilities_cl49TxEEEStates_l
 */
#define an_x4_abilities_cl49TxEEEStates_l_SCR_RESET_2      64
#define an_x4_abilities_cl49TxEEEStates_l_SCR_RESET_1      32
#define an_x4_abilities_cl49TxEEEStates_l_TX_WAKE          16
#define an_x4_abilities_cl49TxEEEStates_l_TX_REFRESH       8
#define an_x4_abilities_cl49TxEEEStates_l_TX_QUIET         4
#define an_x4_abilities_cl49TxEEEStates_l_TX_SLEEP         2
#define an_x4_abilities_cl49TxEEEStates_l_TX_ACTIVE        1

/****************************************************************************
 * Enums: an_x4_abilities_fec_req_enum
 */
#define an_x4_abilities_fec_req_enum_FEC_not_supported     0
#define an_x4_abilities_fec_req_enum_FEC_supported_but_not_requested 1
#define an_x4_abilities_fec_req_enum_invalid_setting       2
#define an_x4_abilities_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: an_x4_abilities_cl73_pause_enum
 */
#define an_x4_abilities_cl73_pause_enum_No_PAUSE_ability   0
#define an_x4_abilities_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define an_x4_abilities_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define an_x4_abilities_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: an_x4_abilities_cl49TxEEEStates_c
 */
#define an_x4_abilities_cl49TxEEEStates_c_SCR_RESET_2      6
#define an_x4_abilities_cl49TxEEEStates_c_SCR_RESET_1      5
#define an_x4_abilities_cl49TxEEEStates_c_TX_WAKE          4
#define an_x4_abilities_cl49TxEEEStates_c_TX_REFRESH       3
#define an_x4_abilities_cl49TxEEEStates_c_TX_QUIET         2
#define an_x4_abilities_cl49TxEEEStates_c_TX_SLEEP         1
#define an_x4_abilities_cl49TxEEEStates_c_TX_ACTIVE        0

/****************************************************************************
 * Enums: an_x4_abilities_cl36RxEEEStates_l
 */
#define an_x4_abilities_cl36RxEEEStates_l_RX_LINK_FAIL     32
#define an_x4_abilities_cl36RxEEEStates_l_RX_WTF           16
#define an_x4_abilities_cl36RxEEEStates_l_RX_WAKE          8
#define an_x4_abilities_cl36RxEEEStates_l_RX_QUIET         4
#define an_x4_abilities_cl36RxEEEStates_l_RX_SLEEP         2
#define an_x4_abilities_cl36RxEEEStates_l_RX_ACTIVE        1

/****************************************************************************
 * Enums: an_x4_abilities_cl36RxEEEStates_c
 */
#define an_x4_abilities_cl36RxEEEStates_c_RX_LINK_FAIL     5
#define an_x4_abilities_cl36RxEEEStates_c_RX_WTF           4
#define an_x4_abilities_cl36RxEEEStates_c_RX_WAKE          3
#define an_x4_abilities_cl36RxEEEStates_c_RX_QUIET         2
#define an_x4_abilities_cl36RxEEEStates_c_RX_SLEEP         1
#define an_x4_abilities_cl36RxEEEStates_c_RX_ACTIVE        0

/****************************************************************************
 * Enums: an_x4_abilities_cl49RxEEEStates_l
 */
#define an_x4_abilities_cl49RxEEEStates_l_RX_LINK_FAIL     32
#define an_x4_abilities_cl49RxEEEStates_l_RX_WTF           16
#define an_x4_abilities_cl49RxEEEStates_l_RX_WAKE          8
#define an_x4_abilities_cl49RxEEEStates_l_RX_QUIET         4
#define an_x4_abilities_cl49RxEEEStates_l_RX_SLEEP         2
#define an_x4_abilities_cl49RxEEEStates_l_RX_ACTIVE        1

/****************************************************************************
 * Enums: an_x4_abilities_cl49RxEEEStates_c
 */
#define an_x4_abilities_cl49RxEEEStates_c_RX_LINK_FAIL     5
#define an_x4_abilities_cl49RxEEEStates_c_RX_WTF           4
#define an_x4_abilities_cl49RxEEEStates_c_RX_WAKE          3
#define an_x4_abilities_cl49RxEEEStates_c_RX_QUIET         2
#define an_x4_abilities_cl49RxEEEStates_c_RX_SLEEP         1
#define an_x4_abilities_cl49RxEEEStates_c_RX_ACTIVE        0

/****************************************************************************
 * Enums: an_x4_abilities_cl48TxEEEStates_l
 */
#define an_x4_abilities_cl48TxEEEStates_l_TX_REFRESH       8
#define an_x4_abilities_cl48TxEEEStates_l_TX_QUIET         4
#define an_x4_abilities_cl48TxEEEStates_l_TX_SLEEP         2
#define an_x4_abilities_cl48TxEEEStates_l_TX_ACTIVE        1

/****************************************************************************
 * Enums: an_x4_abilities_cl48TxEEEStates_c
 */
#define an_x4_abilities_cl48TxEEEStates_c_TX_REFRESH       3
#define an_x4_abilities_cl48TxEEEStates_c_TX_QUIET         2
#define an_x4_abilities_cl48TxEEEStates_c_TX_SLEEP         1
#define an_x4_abilities_cl48TxEEEStates_c_TX_ACTIVE        0

/****************************************************************************
 * Enums: an_x4_abilities_cl48RxEEEStates_l
 */
#define an_x4_abilities_cl48RxEEEStates_l_RX_LINK_FAIL     32
#define an_x4_abilities_cl48RxEEEStates_l_RX_WAKE          16
#define an_x4_abilities_cl48RxEEEStates_l_RX_QUIET         8
#define an_x4_abilities_cl48RxEEEStates_l_RX_DEACT         4
#define an_x4_abilities_cl48RxEEEStates_l_RX_SLEEP         2
#define an_x4_abilities_cl48RxEEEStates_l_RX_ACTIVE        1

/****************************************************************************
 * Enums: an_x4_abilities_cl48RxEEEStates_c
 */
#define an_x4_abilities_cl48RxEEEStates_c_RX_LINK_FAIL     5
#define an_x4_abilities_cl48RxEEEStates_c_RX_WAKE          4
#define an_x4_abilities_cl48RxEEEStates_c_RX_QUIET         3
#define an_x4_abilities_cl48RxEEEStates_c_RX_DEACT         2
#define an_x4_abilities_cl48RxEEEStates_c_RX_SLEEP         1
#define an_x4_abilities_cl48RxEEEStates_c_RX_ACTIVE        0

/****************************************************************************
 * Enums: an_x4_abilities_IQP_Options
 */
#define an_x4_abilities_IQP_Options_i50uA                  0
#define an_x4_abilities_IQP_Options_i100uA                 1
#define an_x4_abilities_IQP_Options_i150uA                 2
#define an_x4_abilities_IQP_Options_i200uA                 3
#define an_x4_abilities_IQP_Options_i250uA                 4
#define an_x4_abilities_IQP_Options_i300uA                 5
#define an_x4_abilities_IQP_Options_i350uA                 6
#define an_x4_abilities_IQP_Options_i400uA                 7
#define an_x4_abilities_IQP_Options_i450uA                 8
#define an_x4_abilities_IQP_Options_i500uA                 9
#define an_x4_abilities_IQP_Options_i550uA                 10
#define an_x4_abilities_IQP_Options_i600uA                 11
#define an_x4_abilities_IQP_Options_i650uA                 12
#define an_x4_abilities_IQP_Options_i700uA                 13
#define an_x4_abilities_IQP_Options_i750uA                 14
#define an_x4_abilities_IQP_Options_i800uA                 15

/****************************************************************************
 * Enums: an_x4_abilities_IDriver_Options
 */
#define an_x4_abilities_IDriver_Options_v680mV             0
#define an_x4_abilities_IDriver_Options_v730mV             1
#define an_x4_abilities_IDriver_Options_v780mV             2
#define an_x4_abilities_IDriver_Options_v830mV             3
#define an_x4_abilities_IDriver_Options_v880mV             4
#define an_x4_abilities_IDriver_Options_v930mV             5
#define an_x4_abilities_IDriver_Options_v980mV             6
#define an_x4_abilities_IDriver_Options_v1010mV            7
#define an_x4_abilities_IDriver_Options_v1040mV            8
#define an_x4_abilities_IDriver_Options_v1060mV            9
#define an_x4_abilities_IDriver_Options_v1070mV            10
#define an_x4_abilities_IDriver_Options_v1080mV            11
#define an_x4_abilities_IDriver_Options_v1085mV            12
#define an_x4_abilities_IDriver_Options_v1090mV            13
#define an_x4_abilities_IDriver_Options_v1095mV            14
#define an_x4_abilities_IDriver_Options_v1100mV            15

/****************************************************************************
 * Enums: an_x4_abilities_operationModes
 */
#define an_x4_abilities_operationModes_XGXS                0
#define an_x4_abilities_operationModes_XGXG_nCC            1
#define an_x4_abilities_operationModes_Indlane_OS8         4
#define an_x4_abilities_operationModes_IndLane_OS5         5
#define an_x4_abilities_operationModes_PCI                 7
#define an_x4_abilities_operationModes_XGXS_nLQ            8
#define an_x4_abilities_operationModes_XGXS_nLQnCC         9
#define an_x4_abilities_operationModes_PBypass             10
#define an_x4_abilities_operationModes_PBypass_nDSK        11
#define an_x4_abilities_operationModes_ComboCoreMode       12
#define an_x4_abilities_operationModes_Clocks_off          15

/****************************************************************************
 * Enums: an_x4_abilities_actualSpeeds
 */
#define an_x4_abilities_actualSpeeds_dr_10M                0
#define an_x4_abilities_actualSpeeds_dr_100M               1
#define an_x4_abilities_actualSpeeds_dr_1G                 2
#define an_x4_abilities_actualSpeeds_dr_2p5G               3
#define an_x4_abilities_actualSpeeds_dr_5G_X4              4
#define an_x4_abilities_actualSpeeds_dr_6G_X4              5
#define an_x4_abilities_actualSpeeds_dr_10G_HiG            6
#define an_x4_abilities_actualSpeeds_dr_10G_CX4            7
#define an_x4_abilities_actualSpeeds_dr_12G_HiG            8
#define an_x4_abilities_actualSpeeds_dr_12p5G_X4           9
#define an_x4_abilities_actualSpeeds_dr_13G_X4             10
#define an_x4_abilities_actualSpeeds_dr_15G_X4             11
#define an_x4_abilities_actualSpeeds_dr_16G_X4             12
#define an_x4_abilities_actualSpeeds_dr_1G_KX              13
#define an_x4_abilities_actualSpeeds_dr_10G_KX4            14
#define an_x4_abilities_actualSpeeds_dr_10G_KR             15
#define an_x4_abilities_actualSpeeds_dr_5G                 16
#define an_x4_abilities_actualSpeeds_dr_6p4G               17
#define an_x4_abilities_actualSpeeds_dr_20G_X4             18
#define an_x4_abilities_actualSpeeds_dr_21G_X4             19
#define an_x4_abilities_actualSpeeds_dr_25G_X4             20
#define an_x4_abilities_actualSpeeds_dr_10G_HiG_DXGXS      21
#define an_x4_abilities_actualSpeeds_dr_10G_DXGXS          22
#define an_x4_abilities_actualSpeeds_dr_10p5G_HiG_DXGXS    23
#define an_x4_abilities_actualSpeeds_dr_10p5G_DXGXS        24
#define an_x4_abilities_actualSpeeds_dr_12p773G_HiG_DXGXS  25
#define an_x4_abilities_actualSpeeds_dr_12p773G_DXGXS      26
#define an_x4_abilities_actualSpeeds_dr_10G_XFI            27
#define an_x4_abilities_actualSpeeds_dr_40G                28
#define an_x4_abilities_actualSpeeds_dr_20G_HiG_DXGXS      29
#define an_x4_abilities_actualSpeeds_dr_20G_DXGXS          30
#define an_x4_abilities_actualSpeeds_dr_10G_SFI            31
#define an_x4_abilities_actualSpeeds_dr_31p5G              32
#define an_x4_abilities_actualSpeeds_dr_32p7G              33
#define an_x4_abilities_actualSpeeds_dr_20G_SCR            34
#define an_x4_abilities_actualSpeeds_dr_10G_HiG_DXGXS_SCR  35
#define an_x4_abilities_actualSpeeds_dr_10G_DXGXS_SCR      36
#define an_x4_abilities_actualSpeeds_dr_12G_R2             37
#define an_x4_abilities_actualSpeeds_dr_10G_X2             38
#define an_x4_abilities_actualSpeeds_dr_40G_KR4            39
#define an_x4_abilities_actualSpeeds_dr_40G_CR4            40
#define an_x4_abilities_actualSpeeds_dr_100G_CR10          41
#define an_x4_abilities_actualSpeeds_dr_15p75G_DXGXS       44
#define an_x4_abilities_actualSpeeds_dr_20G_KR2            57
#define an_x4_abilities_actualSpeeds_dr_20G_CR2            58

/****************************************************************************
 * Enums: an_x4_abilities_actualSpeedsMisc1
 */
#define an_x4_abilities_actualSpeedsMisc1_dr_2500BRCM_X1   16
#define an_x4_abilities_actualSpeedsMisc1_dr_5000BRCM_X4   17
#define an_x4_abilities_actualSpeedsMisc1_dr_6000BRCM_X4   18
#define an_x4_abilities_actualSpeedsMisc1_dr_10GHiGig_X4   19
#define an_x4_abilities_actualSpeedsMisc1_dr_10GBASE_CX4   20
#define an_x4_abilities_actualSpeedsMisc1_dr_12GHiGig_X4   21
#define an_x4_abilities_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define an_x4_abilities_actualSpeedsMisc1_dr_13GHiGig_X4   23
#define an_x4_abilities_actualSpeedsMisc1_dr_15GHiGig_X4   24
#define an_x4_abilities_actualSpeedsMisc1_dr_16GHiGig_X4   25
#define an_x4_abilities_actualSpeedsMisc1_dr_5000BRCM_X1   26
#define an_x4_abilities_actualSpeedsMisc1_dr_6363BRCM_X1   27
#define an_x4_abilities_actualSpeedsMisc1_dr_20GHiGig_X4   28
#define an_x4_abilities_actualSpeedsMisc1_dr_21GHiGig_X4   29
#define an_x4_abilities_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define an_x4_abilities_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: an_x4_abilities_IndLaneModes
 */
#define an_x4_abilities_IndLaneModes_SWSDR_div2            0
#define an_x4_abilities_IndLaneModes_SWSDR_div1            1
#define an_x4_abilities_IndLaneModes_DWSDR_div2            2
#define an_x4_abilities_IndLaneModes_DWSDR_div1            3

/****************************************************************************
 * Enums: an_x4_abilities_prbsSelect
 */
#define an_x4_abilities_prbsSelect_prbs7                   0
#define an_x4_abilities_prbsSelect_prbs15                  1
#define an_x4_abilities_prbsSelect_prbs23                  2
#define an_x4_abilities_prbsSelect_prbs31                  3

/****************************************************************************
 * Enums: an_x4_abilities_vcoDivider
 */
#define an_x4_abilities_vcoDivider_div32                   0
#define an_x4_abilities_vcoDivider_div36                   1
#define an_x4_abilities_vcoDivider_div40                   2
#define an_x4_abilities_vcoDivider_div42                   3
#define an_x4_abilities_vcoDivider_div48                   4
#define an_x4_abilities_vcoDivider_div50                   5
#define an_x4_abilities_vcoDivider_div52                   6
#define an_x4_abilities_vcoDivider_div54                   7
#define an_x4_abilities_vcoDivider_div60                   8
#define an_x4_abilities_vcoDivider_div64                   9
#define an_x4_abilities_vcoDivider_div66                   10
#define an_x4_abilities_vcoDivider_div68                   11
#define an_x4_abilities_vcoDivider_div70                   12
#define an_x4_abilities_vcoDivider_div80                   13
#define an_x4_abilities_vcoDivider_div92                   14
#define an_x4_abilities_vcoDivider_div100                  15

/****************************************************************************
 * Enums: an_x4_abilities_refClkSelect
 */
#define an_x4_abilities_refClkSelect_clk_25MHz             0
#define an_x4_abilities_refClkSelect_clk_100MHz            1
#define an_x4_abilities_refClkSelect_clk_125MHz            2
#define an_x4_abilities_refClkSelect_clk_156p25MHz         3
#define an_x4_abilities_refClkSelect_clk_187p5MHz          4
#define an_x4_abilities_refClkSelect_clk_161p25Mhz         5
#define an_x4_abilities_refClkSelect_clk_50Mhz             6
#define an_x4_abilities_refClkSelect_clk_106p25Mhz         7

/****************************************************************************
 * Enums: an_x4_abilities_aerMMDdevTypeSelect
 */
#define an_x4_abilities_aerMMDdevTypeSelect_combo_core     0
#define an_x4_abilities_aerMMDdevTypeSelect_PMA_PMD        1
#define an_x4_abilities_aerMMDdevTypeSelect_PCS            3
#define an_x4_abilities_aerMMDdevTypeSelect_PHY            4
#define an_x4_abilities_aerMMDdevTypeSelect_DTE            5
#define an_x4_abilities_aerMMDdevTypeSelect_CL73_AN        7

/****************************************************************************
 * Enums: an_x4_abilities_aerMMDportSelect
 */
#define an_x4_abilities_aerMMDportSelect_ln0               0
#define an_x4_abilities_aerMMDportSelect_ln1               1
#define an_x4_abilities_aerMMDportSelect_ln2               2
#define an_x4_abilities_aerMMDportSelect_ln3               3
#define an_x4_abilities_aerMMDportSelect_BCST_ln0_1_2_3    511
#define an_x4_abilities_aerMMDportSelect_BCST_ln0_1        512
#define an_x4_abilities_aerMMDportSelect_BCST_ln2_3        513

/****************************************************************************
 * Enums: an_x4_abilities_firmwareModeSelect
 */
#define an_x4_abilities_firmwareModeSelect_DEFAULT         0
#define an_x4_abilities_firmwareModeSelect_SFP_OPT_LR      1
#define an_x4_abilities_firmwareModeSelect_SFP_DAC         2
#define an_x4_abilities_firmwareModeSelect_XLAUI           3
#define an_x4_abilities_firmwareModeSelect_LONG_CH_6G      4

/****************************************************************************
 * Enums: an_x4_abilities_tempIdxSelect
 */
#define an_x4_abilities_tempIdxSelect_LTE__22p9C           15
#define an_x4_abilities_tempIdxSelect_LTE__12p6C           14
#define an_x4_abilities_tempIdxSelect_LTE__3p0C            13
#define an_x4_abilities_tempIdxSelect_LTE_6p7C             12
#define an_x4_abilities_tempIdxSelect_LTE_16p4C            11
#define an_x4_abilities_tempIdxSelect_LTE_26p6C            10
#define an_x4_abilities_tempIdxSelect_LTE_36p3C            9
#define an_x4_abilities_tempIdxSelect_LTE_46p0C            8
#define an_x4_abilities_tempIdxSelect_LTE_56p2C            7
#define an_x4_abilities_tempIdxSelect_LTE_65p9C            6
#define an_x4_abilities_tempIdxSelect_LTE_75p6C            5
#define an_x4_abilities_tempIdxSelect_LTE_85p3C            4
#define an_x4_abilities_tempIdxSelect_LTE_95p5C            3
#define an_x4_abilities_tempIdxSelect_LTE_105p2C           2
#define an_x4_abilities_tempIdxSelect_LTE_114p9C           1
#define an_x4_abilities_tempIdxSelect_LTE_125p1C           0

/****************************************************************************
 * Enums: an_x4_abilities_port_mode
 */
#define an_x4_abilities_port_mode_QUAD_PORT                0
#define an_x4_abilities_port_mode_TRI_1_PORT               1
#define an_x4_abilities_port_mode_TRI_2_PORT               2
#define an_x4_abilities_port_mode_DUAL_PORT                3
#define an_x4_abilities_port_mode_SINGLE_PORT              4

/****************************************************************************
 * Enums: an_x4_abilities_rev_letter_enum
 */
#define an_x4_abilities_rev_letter_enum_REV_A              0
#define an_x4_abilities_rev_letter_enum_REV_B              1
#define an_x4_abilities_rev_letter_enum_REV_C              2
#define an_x4_abilities_rev_letter_enum_REV_D              3

/****************************************************************************
 * Enums: an_x4_abilities_rev_number_enum
 */
#define an_x4_abilities_rev_number_enum_REV_0              0
#define an_x4_abilities_rev_number_enum_REV_1              1
#define an_x4_abilities_rev_number_enum_REV_2              2
#define an_x4_abilities_rev_number_enum_REV_3              3
#define an_x4_abilities_rev_number_enum_REV_4              4
#define an_x4_abilities_rev_number_enum_REV_5              5
#define an_x4_abilities_rev_number_enum_REV_6              6
#define an_x4_abilities_rev_number_enum_REV_7              7

/****************************************************************************
 * Enums: an_x4_abilities_bonding_enum
 */
#define an_x4_abilities_bonding_enum_WIRE_BOND             0
#define an_x4_abilities_bonding_enum_FLIP_CHIP             1

/****************************************************************************
 * Enums: an_x4_abilities_tech_process
 */
#define an_x4_abilities_tech_process_PROCESS_90NM          0
#define an_x4_abilities_tech_process_PROCESS_65NM          1
#define an_x4_abilities_tech_process_PROCESS_40NM          2
#define an_x4_abilities_tech_process_PROCESS_28NM          3
#define an_x4_abilities_tech_process_PROCESS_16NM          4

/****************************************************************************
 * Enums: an_x4_abilities_model_num
 */
#define an_x4_abilities_model_num_SERDES_CL73              0
#define an_x4_abilities_model_num_XGXS_16G                 1
#define an_x4_abilities_model_num_HYPERCORE                2
#define an_x4_abilities_model_num_HYPERLITE                3
#define an_x4_abilities_model_num_PCIE_G2_PIPE             4
#define an_x4_abilities_model_num_SERDES_1p25GBd           5
#define an_x4_abilities_model_num_SATA2                    6
#define an_x4_abilities_model_num_QSGMII                   7
#define an_x4_abilities_model_num_XGXS10G                  8
#define an_x4_abilities_model_num_WARPCORE                 9
#define an_x4_abilities_model_num_XFICORE                  10
#define an_x4_abilities_model_num_RXFI                     11
#define an_x4_abilities_model_num_WARPLITE                 12
#define an_x4_abilities_model_num_PENTACORE                13
#define an_x4_abilities_model_num_ESM                      14
#define an_x4_abilities_model_num_QUAD_SGMII               15
#define an_x4_abilities_model_num_WARPCORE_3               16
#define an_x4_abilities_model_num_TSC                      17
#define an_x4_abilities_model_num_TSC4E                    18
#define an_x4_abilities_model_num_TSC12E                   19
#define an_x4_abilities_model_num_TSC4F                    20
#define an_x4_abilities_model_num_TSC4F_GEN2               21
#define an_x4_abilities_model_num_XGXS_CL73_90NM           29
#define an_x4_abilities_model_num_SERDES_CL73_90NM         30
#define an_x4_abilities_model_num_WARPCORE3                32
#define an_x4_abilities_model_num_WARPCORE4_TSC            33
#define an_x4_abilities_model_num_RXAUI                    34

/****************************************************************************
 * Enums: an_x4_abilities_payload
 */
#define an_x4_abilities_payload_REPEAT_2_BYTES             0
#define an_x4_abilities_payload_RAMPING                    1
#define an_x4_abilities_payload_CL48_CRPAT                 2
#define an_x4_abilities_payload_CL48_CJPAT                 3
#define an_x4_abilities_payload_CL36_LONG_CRPAT            4
#define an_x4_abilities_payload_CL36_SHORT_CRPAT           5

/****************************************************************************
 * Enums: an_x4_abilities_sc
 */
#define an_x4_abilities_sc_S_10G_CR1                       0
#define an_x4_abilities_sc_S_10G_KR1                       1
#define an_x4_abilities_sc_S_10G_X1                        2
#define an_x4_abilities_sc_S_10G_HG2_CR1                   4
#define an_x4_abilities_sc_S_10G_HG2_KR1                   5
#define an_x4_abilities_sc_S_10G_HG2_X1                    6
#define an_x4_abilities_sc_S_20G_CR1                       8
#define an_x4_abilities_sc_S_20G_KR1                       9
#define an_x4_abilities_sc_S_20G_X1                        10
#define an_x4_abilities_sc_S_20G_HG2_CR1                   12
#define an_x4_abilities_sc_S_20G_HG2_KR1                   13
#define an_x4_abilities_sc_S_20G_HG2_X1                    14
#define an_x4_abilities_sc_S_25G_CR1                       16
#define an_x4_abilities_sc_S_25G_KR1                       17
#define an_x4_abilities_sc_S_25G_X1                        18
#define an_x4_abilities_sc_S_25G_HG2_CR1                   20
#define an_x4_abilities_sc_S_25G_HG2_KR1                   21
#define an_x4_abilities_sc_S_25G_HG2_X1                    22
#define an_x4_abilities_sc_S_20G_CR2                       24
#define an_x4_abilities_sc_S_20G_KR2                       25
#define an_x4_abilities_sc_S_20G_X2                        26
#define an_x4_abilities_sc_S_20G_HG2_CR2                   28
#define an_x4_abilities_sc_S_20G_HG2_KR2                   29
#define an_x4_abilities_sc_S_20G_HG2_X2                    30
#define an_x4_abilities_sc_S_40G_CR2                       32
#define an_x4_abilities_sc_S_40G_KR2                       33
#define an_x4_abilities_sc_S_40G_X2                        34
#define an_x4_abilities_sc_S_40G_HG2_CR2                   36
#define an_x4_abilities_sc_S_40G_HG2_KR2                   37
#define an_x4_abilities_sc_S_40G_HG2_X2                    38
#define an_x4_abilities_sc_S_40G_CR4                       40
#define an_x4_abilities_sc_S_40G_KR4                       41
#define an_x4_abilities_sc_S_40G_X4                        42
#define an_x4_abilities_sc_S_40G_HG2_CR4                   44
#define an_x4_abilities_sc_S_40G_HG2_KR4                   45
#define an_x4_abilities_sc_S_40G_HG2_X4                    46
#define an_x4_abilities_sc_S_50G_CR2                       48
#define an_x4_abilities_sc_S_50G_KR2                       49
#define an_x4_abilities_sc_S_50G_X2                        50
#define an_x4_abilities_sc_S_50G_HG2_CR2                   52
#define an_x4_abilities_sc_S_50G_HG2_KR2                   53
#define an_x4_abilities_sc_S_50G_HG2_X2                    54
#define an_x4_abilities_sc_S_50G_CR4                       56
#define an_x4_abilities_sc_S_50G_KR4                       57
#define an_x4_abilities_sc_S_50G_X4                        58
#define an_x4_abilities_sc_S_50G_HG2_CR4                   60
#define an_x4_abilities_sc_S_50G_HG2_KR4                   61
#define an_x4_abilities_sc_S_50G_HG2_X4                    62
#define an_x4_abilities_sc_S_100G_CR4                      64
#define an_x4_abilities_sc_S_100G_KR4                      65
#define an_x4_abilities_sc_S_100G_X4                       66
#define an_x4_abilities_sc_S_100G_HG2_CR4                  68
#define an_x4_abilities_sc_S_100G_HG2_KR4                  69
#define an_x4_abilities_sc_S_100G_HG2_X4                   70
#define an_x4_abilities_sc_S_CL73_20GVCO                   72
#define an_x4_abilities_sc_S_CL73_25GVCO                   80
#define an_x4_abilities_sc_S_CL36_20GVCO                   88
#define an_x4_abilities_sc_S_CL36_25GVCO                   96
#define an_x4_abilities_sc_S_25G_CR_IEEE                   112
#define an_x4_abilities_sc_S_25G_CRS_IEEE                  113
#define an_x4_abilities_sc_S_25G_KR_IEEE                   114
#define an_x4_abilities_sc_S_25G_KRS_IEEE                  115

/****************************************************************************
 * Enums: an_x4_abilities_t_fifo_modes
 */
#define an_x4_abilities_t_fifo_modes_T_FIFO_INSERT_NO_AM   0
#define an_x4_abilities_t_fifo_modes_T_FIFO_INSERT_4_AM    1
#define an_x4_abilities_t_fifo_modes_T_FIFO_INSERT_20_AM   2
#define an_x4_abilities_t_fifo_modes_T_FIFO_INSERT_2_AM    3

/****************************************************************************
 * Enums: an_x4_abilities_t_enc_modes
 */
#define an_x4_abilities_t_enc_modes_T_ENC_MODE_BYPASS      0
#define an_x4_abilities_t_enc_modes_T_ENC_MODE_CL49        1
#define an_x4_abilities_t_enc_modes_T_ENC_MODE_CL82        2

/****************************************************************************
 * Enums: an_x4_abilities_btmx_mode
 */
#define an_x4_abilities_btmx_mode_BS_BTMX_MODE_1to1        0
#define an_x4_abilities_btmx_mode_BS_BTMX_MODE_2to1        1
#define an_x4_abilities_btmx_mode_BS_BTMX_MODE_5to1        2

/****************************************************************************
 * Enums: an_x4_abilities_t_type_cl82
 */
#define an_x4_abilities_t_type_cl82_T_TYPE_B1              5
#define an_x4_abilities_t_type_cl82_T_TYPE_C               4
#define an_x4_abilities_t_type_cl82_T_TYPE_S               3
#define an_x4_abilities_t_type_cl82_T_TYPE_T               2
#define an_x4_abilities_t_type_cl82_T_TYPE_D               1
#define an_x4_abilities_t_type_cl82_T_TYPE_E               0

/****************************************************************************
 * Enums: an_x4_abilities_txsm_state_cl82
 */
#define an_x4_abilities_txsm_state_cl82_TX_HIG_END         6
#define an_x4_abilities_txsm_state_cl82_TX_HIG_START       5
#define an_x4_abilities_txsm_state_cl82_TX_E               4
#define an_x4_abilities_txsm_state_cl82_TX_T               3
#define an_x4_abilities_txsm_state_cl82_TX_D               2
#define an_x4_abilities_txsm_state_cl82_TX_C               1
#define an_x4_abilities_txsm_state_cl82_TX_INIT            0

/****************************************************************************
 * Enums: an_x4_abilities_ltxsm_state_cl82
 */
#define an_x4_abilities_ltxsm_state_cl82_TX_HIG_END        64
#define an_x4_abilities_ltxsm_state_cl82_TX_HIG_START      32
#define an_x4_abilities_ltxsm_state_cl82_TX_E              16
#define an_x4_abilities_ltxsm_state_cl82_TX_T              8
#define an_x4_abilities_ltxsm_state_cl82_TX_D              4
#define an_x4_abilities_ltxsm_state_cl82_TX_C              2
#define an_x4_abilities_ltxsm_state_cl82_TX_INIT           1

/****************************************************************************
 * Enums: an_x4_abilities_r_type_coded_cl82
 */
#define an_x4_abilities_r_type_coded_cl82_R_TYPE_B1        32
#define an_x4_abilities_r_type_coded_cl82_R_TYPE_C         16
#define an_x4_abilities_r_type_coded_cl82_R_TYPE_S         8
#define an_x4_abilities_r_type_coded_cl82_R_TYPE_T         4
#define an_x4_abilities_r_type_coded_cl82_R_TYPE_D         2
#define an_x4_abilities_r_type_coded_cl82_R_TYPE_E         1

/****************************************************************************
 * Enums: an_x4_abilities_rxsm_state_cl82
 */
#define an_x4_abilities_rxsm_state_cl82_RX_HIG_END         64
#define an_x4_abilities_rxsm_state_cl82_RX_HIG_START       32
#define an_x4_abilities_rxsm_state_cl82_RX_E               16
#define an_x4_abilities_rxsm_state_cl82_RX_T               8
#define an_x4_abilities_rxsm_state_cl82_RX_D               4
#define an_x4_abilities_rxsm_state_cl82_RX_C               2
#define an_x4_abilities_rxsm_state_cl82_RX_INIT            1

/****************************************************************************
 * Enums: an_x4_abilities_deskew_state
 */
#define an_x4_abilities_deskew_state_ALIGN_ACQUIRED        2
#define an_x4_abilities_deskew_state_LOSS_OF_ALIGNMENT     1

/****************************************************************************
 * Enums: an_x4_abilities_os_mode_enum
 */
#define an_x4_abilities_os_mode_enum_OS_MODE_1             0
#define an_x4_abilities_os_mode_enum_OS_MODE_2             1
#define an_x4_abilities_os_mode_enum_OS_MODE_4             2
#define an_x4_abilities_os_mode_enum_OS_MODE_16p5          8
#define an_x4_abilities_os_mode_enum_OS_MODE_20p625        12

/****************************************************************************
 * Enums: an_x4_abilities_scr_modes
 */
#define an_x4_abilities_scr_modes_T_SCR_MODE_BYPASS        0
#define an_x4_abilities_scr_modes_T_SCR_MODE_CL49          1
#define an_x4_abilities_scr_modes_T_SCR_MODE_40G_2_LANE    2
#define an_x4_abilities_scr_modes_T_SCR_MODE_100G          3
#define an_x4_abilities_scr_modes_T_SCR_MODE_20G           4
#define an_x4_abilities_scr_modes_T_SCR_MODE_40G_4_LANE    5

/****************************************************************************
 * Enums: an_x4_abilities_descr_modes
 */
#define an_x4_abilities_descr_modes_R_DESCR_MODE_BYPASS    0
#define an_x4_abilities_descr_modes_R_DESCR_MODE_CL49      1
#define an_x4_abilities_descr_modes_R_DESCR_MODE_CL82      2

/****************************************************************************
 * Enums: an_x4_abilities_r_dec_tl_mode
 */
#define an_x4_abilities_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define an_x4_abilities_r_dec_tl_mode_R_DEC_TL_MODE_CL49   1
#define an_x4_abilities_r_dec_tl_mode_R_DEC_TL_MODE_CL82   2

/****************************************************************************
 * Enums: an_x4_abilities_r_dec_fsm_mode
 */
#define an_x4_abilities_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define an_x4_abilities_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define an_x4_abilities_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: an_x4_abilities_r_deskew_mode
 */
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_20G    1
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_100G   4
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_CL49   5
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define an_x4_abilities_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: an_x4_abilities_bs_dist_modes
 */
#define an_x4_abilities_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define an_x4_abilities_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define an_x4_abilities_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define an_x4_abilities_bs_dist_modes_BS_DIST_MODE_NO_TDM  3

/****************************************************************************
 * Enums: an_x4_abilities_cl49_t_type
 */
#define an_x4_abilities_cl49_t_type_BAD_T_TYPE             15
#define an_x4_abilities_cl49_t_type_T_TYPE_B0              11
#define an_x4_abilities_cl49_t_type_T_TYPE_OB              10
#define an_x4_abilities_cl49_t_type_T_TYPE_B1              9
#define an_x4_abilities_cl49_t_type_T_TYPE_DB              8
#define an_x4_abilities_cl49_t_type_T_TYPE_FC              7
#define an_x4_abilities_cl49_t_type_T_TYPE_TB              6
#define an_x4_abilities_cl49_t_type_T_TYPE_LI              5
#define an_x4_abilities_cl49_t_type_T_TYPE_C               4
#define an_x4_abilities_cl49_t_type_T_TYPE_S               3
#define an_x4_abilities_cl49_t_type_T_TYPE_T               2
#define an_x4_abilities_cl49_t_type_T_TYPE_D               1
#define an_x4_abilities_cl49_t_type_T_TYPE_E               0

/****************************************************************************
 * Enums: an_x4_abilities_cl49_txsm_states
 */
#define an_x4_abilities_cl49_txsm_states_TX_HIG_END        7
#define an_x4_abilities_cl49_txsm_states_TX_HIG_START      6
#define an_x4_abilities_cl49_txsm_states_TX_LI             5
#define an_x4_abilities_cl49_txsm_states_TX_E              4
#define an_x4_abilities_cl49_txsm_states_TX_T              3
#define an_x4_abilities_cl49_txsm_states_TX_D              2
#define an_x4_abilities_cl49_txsm_states_TX_C              1
#define an_x4_abilities_cl49_txsm_states_TX_INIT           0

/****************************************************************************
 * Enums: an_x4_abilities_cl49_ltxsm_states
 */
#define an_x4_abilities_cl49_ltxsm_states_TX_HIG_END       128
#define an_x4_abilities_cl49_ltxsm_states_TX_HIG_START     64
#define an_x4_abilities_cl49_ltxsm_states_TX_LI            32
#define an_x4_abilities_cl49_ltxsm_states_TX_E             16
#define an_x4_abilities_cl49_ltxsm_states_TX_T             8
#define an_x4_abilities_cl49_ltxsm_states_TX_D             4
#define an_x4_abilities_cl49_ltxsm_states_TX_C             2
#define an_x4_abilities_cl49_ltxsm_states_TX_INIT          1

/****************************************************************************
 * Enums: an_x4_abilities_burst_error_mode
 */
#define an_x4_abilities_burst_error_mode_BURST_ERROR_11_BITS 0
#define an_x4_abilities_burst_error_mode_BURST_ERROR_16_BITS 1
#define an_x4_abilities_burst_error_mode_BURST_ERROR_17_BITS 2
#define an_x4_abilities_burst_error_mode_BURST_ERROR_18_BITS 3
#define an_x4_abilities_burst_error_mode_BURST_ERROR_19_BITS 4
#define an_x4_abilities_burst_error_mode_BURST_ERROR_20_BITS 5
#define an_x4_abilities_burst_error_mode_BURST_ERROR_21_BITS 6
#define an_x4_abilities_burst_error_mode_BURST_ERROR_22_BITS 7
#define an_x4_abilities_burst_error_mode_BURST_ERROR_23_BITS 8
#define an_x4_abilities_burst_error_mode_BURST_ERROR_24_BITS 9
#define an_x4_abilities_burst_error_mode_BURST_ERROR_25_BITS 10
#define an_x4_abilities_burst_error_mode_BURST_ERROR_26_BITS 11
#define an_x4_abilities_burst_error_mode_BURST_ERROR_27_BITS 12
#define an_x4_abilities_burst_error_mode_BURST_ERROR_28_BITS 13
#define an_x4_abilities_burst_error_mode_BURST_ERROR_29_BITS 14
#define an_x4_abilities_burst_error_mode_BURST_ERROR_30_BITS 15
#define an_x4_abilities_burst_error_mode_BURST_ERROR_31_BITS 16
#define an_x4_abilities_burst_error_mode_BURST_ERROR_32_BITS 17
#define an_x4_abilities_burst_error_mode_BURST_ERROR_33_BITS 18
#define an_x4_abilities_burst_error_mode_BURST_ERROR_34_BITS 19
#define an_x4_abilities_burst_error_mode_BURST_ERROR_35_BITS 20
#define an_x4_abilities_burst_error_mode_BURST_ERROR_36_BITS 21
#define an_x4_abilities_burst_error_mode_BURST_ERROR_37_BITS 22
#define an_x4_abilities_burst_error_mode_BURST_ERROR_38_BITS 23
#define an_x4_abilities_burst_error_mode_BURST_ERROR_39_BITS 24
#define an_x4_abilities_burst_error_mode_BURST_ERROR_40_BITS 25
#define an_x4_abilities_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: an_x4_abilities_bermon_state
 */
#define an_x4_abilities_bermon_state_HI_BER                4
#define an_x4_abilities_bermon_state_GOOD_BER              3
#define an_x4_abilities_bermon_state_BER_TEST_SH           2
#define an_x4_abilities_bermon_state_START_TIMER           1
#define an_x4_abilities_bermon_state_BER_MT_INIT           0

/****************************************************************************
 * Enums: an_x4_abilities_rxsm_state_cl49
 */
#define an_x4_abilities_rxsm_state_cl49_RX_HIG_END         128
#define an_x4_abilities_rxsm_state_cl49_RX_HIG_START       64
#define an_x4_abilities_rxsm_state_cl49_RX_LI              32
#define an_x4_abilities_rxsm_state_cl49_RX_E               16
#define an_x4_abilities_rxsm_state_cl49_RX_T               8
#define an_x4_abilities_rxsm_state_cl49_RX_D               4
#define an_x4_abilities_rxsm_state_cl49_RX_C               2
#define an_x4_abilities_rxsm_state_cl49_RX_INIT            1

/****************************************************************************
 * Enums: an_x4_abilities_r_type
 */
#define an_x4_abilities_r_type_BAD_R_TYPE                  15
#define an_x4_abilities_r_type_R_TYPE_B0                   11
#define an_x4_abilities_r_type_R_TYPE_OB                   10
#define an_x4_abilities_r_type_R_TYPE_B1                   9
#define an_x4_abilities_r_type_R_TYPE_DB                   8
#define an_x4_abilities_r_type_R_TYPE_FC                   7
#define an_x4_abilities_r_type_R_TYPE_TB                   6
#define an_x4_abilities_r_type_R_TYPE_LI                   5
#define an_x4_abilities_r_type_R_TYPE_C                    4
#define an_x4_abilities_r_type_R_TYPE_S                    3
#define an_x4_abilities_r_type_R_TYPE_T                    2
#define an_x4_abilities_r_type_R_TYPE_D                    1
#define an_x4_abilities_r_type_R_TYPE_E                    0

/****************************************************************************
 * Enums: an_x4_abilities_am_lock_state
 */
#define an_x4_abilities_am_lock_state_INVALID_AM           512
#define an_x4_abilities_am_lock_state_GOOD_AM              256
#define an_x4_abilities_am_lock_state_COMP_AM              128
#define an_x4_abilities_am_lock_state_TIMER_2              64
#define an_x4_abilities_am_lock_state_AM_2_GOOD            32
#define an_x4_abilities_am_lock_state_COMP_2ND             16
#define an_x4_abilities_am_lock_state_TIMER_1              8
#define an_x4_abilities_am_lock_state_FIND_1ST             4
#define an_x4_abilities_am_lock_state_AM_RESET_CNT         2
#define an_x4_abilities_am_lock_state_AM_LOCK_INIT         1

/****************************************************************************
 * Enums: an_x4_abilities_msg_selector
 */
#define an_x4_abilities_msg_selector_RESERVED              0
#define an_x4_abilities_msg_selector_VALUE_802p3           1
#define an_x4_abilities_msg_selector_VALUE_802p9           2
#define an_x4_abilities_msg_selector_VALUE_802p5           3
#define an_x4_abilities_msg_selector_VALUE_1394            4

/****************************************************************************
 * Enums: an_x4_abilities_synce_enum
 */
#define an_x4_abilities_synce_enum_SYNCE_NO_DIV            0
#define an_x4_abilities_synce_enum_SYNCE_DIV_7             1
#define an_x4_abilities_synce_enum_SYNCE_DIV_11            2

/****************************************************************************
 * Enums: an_x4_abilities_synce_enum_stage0
 */
#define an_x4_abilities_synce_enum_stage0_SYNCE_NO_DIV     0
#define an_x4_abilities_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define an_x4_abilities_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: an_x4_abilities_cl91_sync_state
 */
#define an_x4_abilities_cl91_sync_state_FIND_1ST           0
#define an_x4_abilities_cl91_sync_state_COUNT_NEXT         1
#define an_x4_abilities_cl91_sync_state_COMP_2ND           2
#define an_x4_abilities_cl91_sync_state_TWO_GOOD           3

/****************************************************************************
 * Enums: an_x4_abilities_cl91_algn_state
 */
#define an_x4_abilities_cl91_algn_state_LOSS_OF_ALIGNMENT  0
#define an_x4_abilities_cl91_algn_state_DESKEW             1
#define an_x4_abilities_cl91_algn_state_DESKEW_FAIL        2
#define an_x4_abilities_cl91_algn_state_ALIGN_ACQUIRED     3
#define an_x4_abilities_cl91_algn_state_CW_GOOD            4
#define an_x4_abilities_cl91_algn_state_CW_BAD             5
#define an_x4_abilities_cl91_algn_state_THREE_BAD          6

/****************************************************************************
 * Enums: an_x4_abilities_fec_sel_override
 */
#define an_x4_abilities_fec_sel_override_NO_OVERRIDE       0
#define an_x4_abilities_fec_sel_override_NO_FEC            1
#define an_x4_abilities_fec_sel_override_FEC_CL74          2
#define an_x4_abilities_fec_sel_override_FEC_CL91          3

/****************************************************************************
 * Enums: an_x4_abilities_cl91_blksync_mode
 */
#define an_x4_abilities_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define an_x4_abilities_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define an_x4_abilities_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define an_x4_abilities_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define an_x4_abilities_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: an_x4_abilities_r_merge_mode
 */
#define an_x4_abilities_r_merge_mode_R_MERGE_MODE_BYPASS   0
#define an_x4_abilities_r_merge_mode_R_MERGE_MODE_CL91_FC  1
#define an_x4_abilities_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define an_x4_abilities_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define an_x4_abilities_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: an_x4_abilities_r_tc_mode
 */
#define an_x4_abilities_r_tc_mode_R_TC_MODE_SINGLE         0
#define an_x4_abilities_r_tc_mode_R_TC_MODE_DUAL           1
#define an_x4_abilities_r_tc_mode_R_TC_MODE_QUAD           2

/****************************************************************************
 * Enums: an_x4_abilities_r_tc_out_mode
 */
#define an_x4_abilities_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define an_x4_abilities_r_tc_out_mode_R_TC_OUT_MODE_DUAL   1
#define an_x4_abilities_r_tc_out_mode_R_TC_OUT_MODE_QUAD   2

/****************************************************************************
 * Enums: an_x4_abilities_cl91_fec_mode
 */
#define an_x4_abilities_cl91_fec_mode_NO_CL91_FEC          0
#define an_x4_abilities_cl91_fec_mode_CL91_SINGLE_LANE_FC  1
#define an_x4_abilities_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define an_x4_abilities_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define an_x4_abilities_cl91_fec_mode_CL91_QUAD_LANE       4
#define an_x4_abilities_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: an_x4_abilities_am_spacing_mul
 */
#define an_x4_abilities_am_spacing_mul_AM_SPACING_MUL_2    0
#define an_x4_abilities_am_spacing_mul_AM_SPACING_MUL_4    1
#define an_x4_abilities_am_spacing_mul_AM_SPACING_MUL_5    2
#define an_x4_abilities_am_spacing_mul_AM_SPACING_MUL_20   3

/****************************************************************************
 * Enums: an_x4_sw_mgmt_tla_ln_seq_status
 */
#define an_x4_sw_mgmt_tla_ln_seq_status_INIT               1
#define an_x4_sw_mgmt_tla_ln_seq_status_SET_AN_SPEED       2
#define an_x4_sw_mgmt_tla_ln_seq_status_WAIT_AN_SPEED      4
#define an_x4_sw_mgmt_tla_ln_seq_status_WAIT_AN_DONE       8
#define an_x4_sw_mgmt_tla_ln_seq_status_SET_RS_SPEED       16
#define an_x4_sw_mgmt_tla_ln_seq_status_WAIT_RS_CL72EN     32
#define an_x4_sw_mgmt_tla_ln_seq_status_WAIT_RS_SPEED      64
#define an_x4_sw_mgmt_tla_ln_seq_status_AN_IGNORE_LINK     128
#define an_x4_sw_mgmt_tla_ln_seq_status_AN_GOOD_CHECK      256
#define an_x4_sw_mgmt_tla_ln_seq_status_AN_GOOD            512
#define an_x4_sw_mgmt_tla_ln_seq_status_AN_FAIL            1024
#define an_x4_sw_mgmt_tla_ln_seq_status_AN_DEAD            2048
#define an_x4_sw_mgmt_tla_ln_seq_status_WAIT_PD_SPEED      4096
#define an_x4_sw_mgmt_tla_ln_seq_status_PD_IGNORE_LINK     8192
#define an_x4_sw_mgmt_tla_ln_seq_status_PD_GOOD_CHECK      16384
#define an_x4_sw_mgmt_tla_ln_seq_status_SW_SPEED_CHANGE    32768

/****************************************************************************
 * Enums: cl82_cl36TxEEEStates_l
 */
#define cl82_cl36TxEEEStates_l_TX_REFRESH                  8
#define cl82_cl36TxEEEStates_l_TX_QUIET                    4
#define cl82_cl36TxEEEStates_l_TX_SLEEP                    2
#define cl82_cl36TxEEEStates_l_TX_ACTIVE                   1

/****************************************************************************
 * Enums: cl82_cl36TxEEEStates_c
 */
#define cl82_cl36TxEEEStates_c_TX_REFRESH                  3
#define cl82_cl36TxEEEStates_c_TX_QUIET                    2
#define cl82_cl36TxEEEStates_c_TX_SLEEP                    1
#define cl82_cl36TxEEEStates_c_TX_ACTIVE                   0

/****************************************************************************
 * Enums: cl82_cl49TxEEEStates_l
 */
#define cl82_cl49TxEEEStates_l_SCR_RESET_2                 64
#define cl82_cl49TxEEEStates_l_SCR_RESET_1                 32
#define cl82_cl49TxEEEStates_l_TX_WAKE                     16
#define cl82_cl49TxEEEStates_l_TX_REFRESH                  8
#define cl82_cl49TxEEEStates_l_TX_QUIET                    4
#define cl82_cl49TxEEEStates_l_TX_SLEEP                    2
#define cl82_cl49TxEEEStates_l_TX_ACTIVE                   1

/****************************************************************************
 * Enums: cl82_fec_req_enum
 */
#define cl82_fec_req_enum_FEC_not_supported                0
#define cl82_fec_req_enum_FEC_supported_but_not_requested  1
#define cl82_fec_req_enum_invalid_setting                  2
#define cl82_fec_req_enum_FEC_supported_and_requested      3

/****************************************************************************
 * Enums: cl82_cl73_pause_enum
 */
#define cl82_cl73_pause_enum_No_PAUSE_ability              0
#define cl82_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define cl82_cl73_pause_enum_Symmetric_PAUSE_ability       1
#define cl82_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: cl82_cl49TxEEEStates_c
 */
#define cl82_cl49TxEEEStates_c_SCR_RESET_2                 6
#define cl82_cl49TxEEEStates_c_SCR_RESET_1                 5
#define cl82_cl49TxEEEStates_c_TX_WAKE                     4
#define cl82_cl49TxEEEStates_c_TX_REFRESH                  3
#define cl82_cl49TxEEEStates_c_TX_QUIET                    2
#define cl82_cl49TxEEEStates_c_TX_SLEEP                    1
#define cl82_cl49TxEEEStates_c_TX_ACTIVE                   0

/****************************************************************************
 * Enums: cl82_cl36RxEEEStates_l
 */
#define cl82_cl36RxEEEStates_l_RX_LINK_FAIL                32
#define cl82_cl36RxEEEStates_l_RX_WTF                      16
#define cl82_cl36RxEEEStates_l_RX_WAKE                     8
#define cl82_cl36RxEEEStates_l_RX_QUIET                    4
#define cl82_cl36RxEEEStates_l_RX_SLEEP                    2
#define cl82_cl36RxEEEStates_l_RX_ACTIVE                   1

/****************************************************************************
 * Enums: cl82_cl36RxEEEStates_c
 */
#define cl82_cl36RxEEEStates_c_RX_LINK_FAIL                5
#define cl82_cl36RxEEEStates_c_RX_WTF                      4
#define cl82_cl36RxEEEStates_c_RX_WAKE                     3
#define cl82_cl36RxEEEStates_c_RX_QUIET                    2
#define cl82_cl36RxEEEStates_c_RX_SLEEP                    1
#define cl82_cl36RxEEEStates_c_RX_ACTIVE                   0

/****************************************************************************
 * Enums: cl82_cl49RxEEEStates_l
 */
#define cl82_cl49RxEEEStates_l_RX_LINK_FAIL                32
#define cl82_cl49RxEEEStates_l_RX_WTF                      16
#define cl82_cl49RxEEEStates_l_RX_WAKE                     8
#define cl82_cl49RxEEEStates_l_RX_QUIET                    4
#define cl82_cl49RxEEEStates_l_RX_SLEEP                    2
#define cl82_cl49RxEEEStates_l_RX_ACTIVE                   1

/****************************************************************************
 * Enums: cl82_cl49RxEEEStates_c
 */
#define cl82_cl49RxEEEStates_c_RX_LINK_FAIL                5
#define cl82_cl49RxEEEStates_c_RX_WTF                      4
#define cl82_cl49RxEEEStates_c_RX_WAKE                     3
#define cl82_cl49RxEEEStates_c_RX_QUIET                    2
#define cl82_cl49RxEEEStates_c_RX_SLEEP                    1
#define cl82_cl49RxEEEStates_c_RX_ACTIVE                   0

/****************************************************************************
 * Enums: cl82_cl48TxEEEStates_l
 */
#define cl82_cl48TxEEEStates_l_TX_REFRESH                  8
#define cl82_cl48TxEEEStates_l_TX_QUIET                    4
#define cl82_cl48TxEEEStates_l_TX_SLEEP                    2
#define cl82_cl48TxEEEStates_l_TX_ACTIVE                   1

/****************************************************************************
 * Enums: cl82_cl48TxEEEStates_c
 */
#define cl82_cl48TxEEEStates_c_TX_REFRESH                  3
#define cl82_cl48TxEEEStates_c_TX_QUIET                    2
#define cl82_cl48TxEEEStates_c_TX_SLEEP                    1
#define cl82_cl48TxEEEStates_c_TX_ACTIVE                   0

/****************************************************************************
 * Enums: cl82_cl48RxEEEStates_l
 */
#define cl82_cl48RxEEEStates_l_RX_LINK_FAIL                32
#define cl82_cl48RxEEEStates_l_RX_WAKE                     16
#define cl82_cl48RxEEEStates_l_RX_QUIET                    8
#define cl82_cl48RxEEEStates_l_RX_DEACT                    4
#define cl82_cl48RxEEEStates_l_RX_SLEEP                    2
#define cl82_cl48RxEEEStates_l_RX_ACTIVE                   1

/****************************************************************************
 * Enums: cl82_cl48RxEEEStates_c
 */
#define cl82_cl48RxEEEStates_c_RX_LINK_FAIL                5
#define cl82_cl48RxEEEStates_c_RX_WAKE                     4
#define cl82_cl48RxEEEStates_c_RX_QUIET                    3
#define cl82_cl48RxEEEStates_c_RX_DEACT                    2
#define cl82_cl48RxEEEStates_c_RX_SLEEP                    1
#define cl82_cl48RxEEEStates_c_RX_ACTIVE                   0

/****************************************************************************
 * Enums: cl82_IQP_Options
 */
#define cl82_IQP_Options_i50uA                             0
#define cl82_IQP_Options_i100uA                            1
#define cl82_IQP_Options_i150uA                            2
#define cl82_IQP_Options_i200uA                            3
#define cl82_IQP_Options_i250uA                            4
#define cl82_IQP_Options_i300uA                            5
#define cl82_IQP_Options_i350uA                            6
#define cl82_IQP_Options_i400uA                            7
#define cl82_IQP_Options_i450uA                            8
#define cl82_IQP_Options_i500uA                            9
#define cl82_IQP_Options_i550uA                            10
#define cl82_IQP_Options_i600uA                            11
#define cl82_IQP_Options_i650uA                            12
#define cl82_IQP_Options_i700uA                            13
#define cl82_IQP_Options_i750uA                            14
#define cl82_IQP_Options_i800uA                            15

/****************************************************************************
 * Enums: cl82_IDriver_Options
 */
#define cl82_IDriver_Options_v680mV                        0
#define cl82_IDriver_Options_v730mV                        1
#define cl82_IDriver_Options_v780mV                        2
#define cl82_IDriver_Options_v830mV                        3
#define cl82_IDriver_Options_v880mV                        4
#define cl82_IDriver_Options_v930mV                        5
#define cl82_IDriver_Options_v980mV                        6
#define cl82_IDriver_Options_v1010mV                       7
#define cl82_IDriver_Options_v1040mV                       8
#define cl82_IDriver_Options_v1060mV                       9
#define cl82_IDriver_Options_v1070mV                       10
#define cl82_IDriver_Options_v1080mV                       11
#define cl82_IDriver_Options_v1085mV                       12
#define cl82_IDriver_Options_v1090mV                       13
#define cl82_IDriver_Options_v1095mV                       14
#define cl82_IDriver_Options_v1100mV                       15

/****************************************************************************
 * Enums: cl82_operationModes
 */
#define cl82_operationModes_XGXS                           0
#define cl82_operationModes_XGXG_nCC                       1
#define cl82_operationModes_Indlane_OS8                    4
#define cl82_operationModes_IndLane_OS5                    5
#define cl82_operationModes_PCI                            7
#define cl82_operationModes_XGXS_nLQ                       8
#define cl82_operationModes_XGXS_nLQnCC                    9
#define cl82_operationModes_PBypass                        10
#define cl82_operationModes_PBypass_nDSK                   11
#define cl82_operationModes_ComboCoreMode                  12
#define cl82_operationModes_Clocks_off                     15

/****************************************************************************
 * Enums: cl82_actualSpeeds
 */
#define cl82_actualSpeeds_dr_10M                           0
#define cl82_actualSpeeds_dr_100M                          1
#define cl82_actualSpeeds_dr_1G                            2
#define cl82_actualSpeeds_dr_2p5G                          3
#define cl82_actualSpeeds_dr_5G_X4                         4
#define cl82_actualSpeeds_dr_6G_X4                         5
#define cl82_actualSpeeds_dr_10G_HiG                       6
#define cl82_actualSpeeds_dr_10G_CX4                       7
#define cl82_actualSpeeds_dr_12G_HiG                       8
#define cl82_actualSpeeds_dr_12p5G_X4                      9
#define cl82_actualSpeeds_dr_13G_X4                        10
#define cl82_actualSpeeds_dr_15G_X4                        11
#define cl82_actualSpeeds_dr_16G_X4                        12
#define cl82_actualSpeeds_dr_1G_KX                         13
#define cl82_actualSpeeds_dr_10G_KX4                       14
#define cl82_actualSpeeds_dr_10G_KR                        15
#define cl82_actualSpeeds_dr_5G                            16
#define cl82_actualSpeeds_dr_6p4G                          17
#define cl82_actualSpeeds_dr_20G_X4                        18
#define cl82_actualSpeeds_dr_21G_X4                        19
#define cl82_actualSpeeds_dr_25G_X4                        20
#define cl82_actualSpeeds_dr_10G_HiG_DXGXS                 21
#define cl82_actualSpeeds_dr_10G_DXGXS                     22
#define cl82_actualSpeeds_dr_10p5G_HiG_DXGXS               23
#define cl82_actualSpeeds_dr_10p5G_DXGXS                   24
#define cl82_actualSpeeds_dr_12p773G_HiG_DXGXS             25
#define cl82_actualSpeeds_dr_12p773G_DXGXS                 26
#define cl82_actualSpeeds_dr_10G_XFI                       27
#define cl82_actualSpeeds_dr_40G                           28
#define cl82_actualSpeeds_dr_20G_HiG_DXGXS                 29
#define cl82_actualSpeeds_dr_20G_DXGXS                     30
#define cl82_actualSpeeds_dr_10G_SFI                       31
#define cl82_actualSpeeds_dr_31p5G                         32
#define cl82_actualSpeeds_dr_32p7G                         33
#define cl82_actualSpeeds_dr_20G_SCR                       34
#define cl82_actualSpeeds_dr_10G_HiG_DXGXS_SCR             35
#define cl82_actualSpeeds_dr_10G_DXGXS_SCR                 36
#define cl82_actualSpeeds_dr_12G_R2                        37
#define cl82_actualSpeeds_dr_10G_X2                        38
#define cl82_actualSpeeds_dr_40G_KR4                       39
#define cl82_actualSpeeds_dr_40G_CR4                       40
#define cl82_actualSpeeds_dr_100G_CR10                     41
#define cl82_actualSpeeds_dr_15p75G_DXGXS                  44
#define cl82_actualSpeeds_dr_20G_KR2                       57
#define cl82_actualSpeeds_dr_20G_CR2                       58

/****************************************************************************
 * Enums: cl82_actualSpeedsMisc1
 */
#define cl82_actualSpeedsMisc1_dr_2500BRCM_X1              16
#define cl82_actualSpeedsMisc1_dr_5000BRCM_X4              17
#define cl82_actualSpeedsMisc1_dr_6000BRCM_X4              18
#define cl82_actualSpeedsMisc1_dr_10GHiGig_X4              19
#define cl82_actualSpeedsMisc1_dr_10GBASE_CX4              20
#define cl82_actualSpeedsMisc1_dr_12GHiGig_X4              21
#define cl82_actualSpeedsMisc1_dr_12p5GHiGig_X4            22
#define cl82_actualSpeedsMisc1_dr_13GHiGig_X4              23
#define cl82_actualSpeedsMisc1_dr_15GHiGig_X4              24
#define cl82_actualSpeedsMisc1_dr_16GHiGig_X4              25
#define cl82_actualSpeedsMisc1_dr_5000BRCM_X1              26
#define cl82_actualSpeedsMisc1_dr_6363BRCM_X1              27
#define cl82_actualSpeedsMisc1_dr_20GHiGig_X4              28
#define cl82_actualSpeedsMisc1_dr_21GHiGig_X4              29
#define cl82_actualSpeedsMisc1_dr_25p45GHiGig_X4           30
#define cl82_actualSpeedsMisc1_dr_10G_HiG_DXGXS            31

/****************************************************************************
 * Enums: cl82_IndLaneModes
 */
#define cl82_IndLaneModes_SWSDR_div2                       0
#define cl82_IndLaneModes_SWSDR_div1                       1
#define cl82_IndLaneModes_DWSDR_div2                       2
#define cl82_IndLaneModes_DWSDR_div1                       3

/****************************************************************************
 * Enums: cl82_prbsSelect
 */
#define cl82_prbsSelect_prbs7                              0
#define cl82_prbsSelect_prbs15                             1
#define cl82_prbsSelect_prbs23                             2
#define cl82_prbsSelect_prbs31                             3

/****************************************************************************
 * Enums: cl82_vcoDivider
 */
#define cl82_vcoDivider_div32                              0
#define cl82_vcoDivider_div36                              1
#define cl82_vcoDivider_div40                              2
#define cl82_vcoDivider_div42                              3
#define cl82_vcoDivider_div48                              4
#define cl82_vcoDivider_div50                              5
#define cl82_vcoDivider_div52                              6
#define cl82_vcoDivider_div54                              7
#define cl82_vcoDivider_div60                              8
#define cl82_vcoDivider_div64                              9
#define cl82_vcoDivider_div66                              10
#define cl82_vcoDivider_div68                              11
#define cl82_vcoDivider_div70                              12
#define cl82_vcoDivider_div80                              13
#define cl82_vcoDivider_div92                              14
#define cl82_vcoDivider_div100                             15

/****************************************************************************
 * Enums: cl82_refClkSelect
 */
#define cl82_refClkSelect_clk_25MHz                        0
#define cl82_refClkSelect_clk_100MHz                       1
#define cl82_refClkSelect_clk_125MHz                       2
#define cl82_refClkSelect_clk_156p25MHz                    3
#define cl82_refClkSelect_clk_187p5MHz                     4
#define cl82_refClkSelect_clk_161p25Mhz                    5
#define cl82_refClkSelect_clk_50Mhz                        6
#define cl82_refClkSelect_clk_106p25Mhz                    7

/****************************************************************************
 * Enums: cl82_aerMMDdevTypeSelect
 */
#define cl82_aerMMDdevTypeSelect_combo_core                0
#define cl82_aerMMDdevTypeSelect_PMA_PMD                   1
#define cl82_aerMMDdevTypeSelect_PCS                       3
#define cl82_aerMMDdevTypeSelect_PHY                       4
#define cl82_aerMMDdevTypeSelect_DTE                       5
#define cl82_aerMMDdevTypeSelect_CL73_AN                   7

/****************************************************************************
 * Enums: cl82_aerMMDportSelect
 */
#define cl82_aerMMDportSelect_ln0                          0
#define cl82_aerMMDportSelect_ln1                          1
#define cl82_aerMMDportSelect_ln2                          2
#define cl82_aerMMDportSelect_ln3                          3
#define cl82_aerMMDportSelect_BCST_ln0_1_2_3               511
#define cl82_aerMMDportSelect_BCST_ln0_1                   512
#define cl82_aerMMDportSelect_BCST_ln2_3                   513

/****************************************************************************
 * Enums: cl82_firmwareModeSelect
 */
#define cl82_firmwareModeSelect_DEFAULT                    0
#define cl82_firmwareModeSelect_SFP_OPT_LR                 1
#define cl82_firmwareModeSelect_SFP_DAC                    2
#define cl82_firmwareModeSelect_XLAUI                      3
#define cl82_firmwareModeSelect_LONG_CH_6G                 4

/****************************************************************************
 * Enums: cl82_tempIdxSelect
 */
#define cl82_tempIdxSelect_LTE__22p9C                      15
#define cl82_tempIdxSelect_LTE__12p6C                      14
#define cl82_tempIdxSelect_LTE__3p0C                       13
#define cl82_tempIdxSelect_LTE_6p7C                        12
#define cl82_tempIdxSelect_LTE_16p4C                       11
#define cl82_tempIdxSelect_LTE_26p6C                       10
#define cl82_tempIdxSelect_LTE_36p3C                       9
#define cl82_tempIdxSelect_LTE_46p0C                       8
#define cl82_tempIdxSelect_LTE_56p2C                       7
#define cl82_tempIdxSelect_LTE_65p9C                       6
#define cl82_tempIdxSelect_LTE_75p6C                       5
#define cl82_tempIdxSelect_LTE_85p3C                       4
#define cl82_tempIdxSelect_LTE_95p5C                       3
#define cl82_tempIdxSelect_LTE_105p2C                      2
#define cl82_tempIdxSelect_LTE_114p9C                      1
#define cl82_tempIdxSelect_LTE_125p1C                      0

/****************************************************************************
 * Enums: cl82_port_mode
 */
#define cl82_port_mode_QUAD_PORT                           0
#define cl82_port_mode_TRI_1_PORT                          1
#define cl82_port_mode_TRI_2_PORT                          2
#define cl82_port_mode_DUAL_PORT                           3
#define cl82_port_mode_SINGLE_PORT                         4

/****************************************************************************
 * Enums: cl82_rev_letter_enum
 */
#define cl82_rev_letter_enum_REV_A                         0
#define cl82_rev_letter_enum_REV_B                         1
#define cl82_rev_letter_enum_REV_C                         2
#define cl82_rev_letter_enum_REV_D                         3

/****************************************************************************
 * Enums: cl82_rev_number_enum
 */
#define cl82_rev_number_enum_REV_0                         0
#define cl82_rev_number_enum_REV_1                         1
#define cl82_rev_number_enum_REV_2                         2
#define cl82_rev_number_enum_REV_3                         3
#define cl82_rev_number_enum_REV_4                         4
#define cl82_rev_number_enum_REV_5                         5
#define cl82_rev_number_enum_REV_6                         6
#define cl82_rev_number_enum_REV_7                         7

/****************************************************************************
 * Enums: cl82_bonding_enum
 */
#define cl82_bonding_enum_WIRE_BOND                        0
#define cl82_bonding_enum_FLIP_CHIP                        1

/****************************************************************************
 * Enums: cl82_tech_process
 */
#define cl82_tech_process_PROCESS_90NM                     0
#define cl82_tech_process_PROCESS_65NM                     1
#define cl82_tech_process_PROCESS_40NM                     2
#define cl82_tech_process_PROCESS_28NM                     3
#define cl82_tech_process_PROCESS_16NM                     4

/****************************************************************************
 * Enums: cl82_model_num
 */
#define cl82_model_num_SERDES_CL73                         0
#define cl82_model_num_XGXS_16G                            1
#define cl82_model_num_HYPERCORE                           2
#define cl82_model_num_HYPERLITE                           3
#define cl82_model_num_PCIE_G2_PIPE                        4
#define cl82_model_num_SERDES_1p25GBd                      5
#define cl82_model_num_SATA2                               6
#define cl82_model_num_QSGMII                              7
#define cl82_model_num_XGXS10G                             8
#define cl82_model_num_WARPCORE                            9
#define cl82_model_num_XFICORE                             10
#define cl82_model_num_RXFI                                11
#define cl82_model_num_WARPLITE                            12
#define cl82_model_num_PENTACORE                           13
#define cl82_model_num_ESM                                 14
#define cl82_model_num_QUAD_SGMII                          15
#define cl82_model_num_WARPCORE_3                          16
#define cl82_model_num_TSC                                 17
#define cl82_model_num_TSC4E                               18
#define cl82_model_num_TSC12E                              19
#define cl82_model_num_TSC4F                               20
#define cl82_model_num_TSC4F_GEN2                          21
#define cl82_model_num_XGXS_CL73_90NM                      29
#define cl82_model_num_SERDES_CL73_90NM                    30
#define cl82_model_num_WARPCORE3                           32
#define cl82_model_num_WARPCORE4_TSC                       33
#define cl82_model_num_RXAUI                               34

/****************************************************************************
 * Enums: cl82_payload
 */
#define cl82_payload_REPEAT_2_BYTES                        0
#define cl82_payload_RAMPING                               1
#define cl82_payload_CL48_CRPAT                            2
#define cl82_payload_CL48_CJPAT                            3
#define cl82_payload_CL36_LONG_CRPAT                       4
#define cl82_payload_CL36_SHORT_CRPAT                      5

/****************************************************************************
 * Enums: cl82_sc
 */
#define cl82_sc_S_10G_CR1                                  0
#define cl82_sc_S_10G_KR1                                  1
#define cl82_sc_S_10G_X1                                   2
#define cl82_sc_S_10G_HG2_CR1                              4
#define cl82_sc_S_10G_HG2_KR1                              5
#define cl82_sc_S_10G_HG2_X1                               6
#define cl82_sc_S_20G_CR1                                  8
#define cl82_sc_S_20G_KR1                                  9
#define cl82_sc_S_20G_X1                                   10
#define cl82_sc_S_20G_HG2_CR1                              12
#define cl82_sc_S_20G_HG2_KR1                              13
#define cl82_sc_S_20G_HG2_X1                               14
#define cl82_sc_S_25G_CR1                                  16
#define cl82_sc_S_25G_KR1                                  17
#define cl82_sc_S_25G_X1                                   18
#define cl82_sc_S_25G_HG2_CR1                              20
#define cl82_sc_S_25G_HG2_KR1                              21
#define cl82_sc_S_25G_HG2_X1                               22
#define cl82_sc_S_20G_CR2                                  24
#define cl82_sc_S_20G_KR2                                  25
#define cl82_sc_S_20G_X2                                   26
#define cl82_sc_S_20G_HG2_CR2                              28
#define cl82_sc_S_20G_HG2_KR2                              29
#define cl82_sc_S_20G_HG2_X2                               30
#define cl82_sc_S_40G_CR2                                  32
#define cl82_sc_S_40G_KR2                                  33
#define cl82_sc_S_40G_X2                                   34
#define cl82_sc_S_40G_HG2_CR2                              36
#define cl82_sc_S_40G_HG2_KR2                              37
#define cl82_sc_S_40G_HG2_X2                               38
#define cl82_sc_S_40G_CR4                                  40
#define cl82_sc_S_40G_KR4                                  41
#define cl82_sc_S_40G_X4                                   42
#define cl82_sc_S_40G_HG2_CR4                              44
#define cl82_sc_S_40G_HG2_KR4                              45
#define cl82_sc_S_40G_HG2_X4                               46
#define cl82_sc_S_50G_CR2                                  48
#define cl82_sc_S_50G_KR2                                  49
#define cl82_sc_S_50G_X2                                   50
#define cl82_sc_S_50G_HG2_CR2                              52
#define cl82_sc_S_50G_HG2_KR2                              53
#define cl82_sc_S_50G_HG2_X2                               54
#define cl82_sc_S_50G_CR4                                  56
#define cl82_sc_S_50G_KR4                                  57
#define cl82_sc_S_50G_X4                                   58
#define cl82_sc_S_50G_HG2_CR4                              60
#define cl82_sc_S_50G_HG2_KR4                              61
#define cl82_sc_S_50G_HG2_X4                               62
#define cl82_sc_S_100G_CR4                                 64
#define cl82_sc_S_100G_KR4                                 65
#define cl82_sc_S_100G_X4                                  66
#define cl82_sc_S_100G_HG2_CR4                             68
#define cl82_sc_S_100G_HG2_KR4                             69
#define cl82_sc_S_100G_HG2_X4                              70
#define cl82_sc_S_CL73_20GVCO                              72
#define cl82_sc_S_CL73_25GVCO                              80
#define cl82_sc_S_CL36_20GVCO                              88
#define cl82_sc_S_CL36_25GVCO                              96
#define cl82_sc_S_25G_CR_IEEE                              112
#define cl82_sc_S_25G_CRS_IEEE                             113
#define cl82_sc_S_25G_KR_IEEE                              114
#define cl82_sc_S_25G_KRS_IEEE                             115

/****************************************************************************
 * Enums: cl82_t_fifo_modes
 */
#define cl82_t_fifo_modes_T_FIFO_INSERT_NO_AM              0
#define cl82_t_fifo_modes_T_FIFO_INSERT_4_AM               1
#define cl82_t_fifo_modes_T_FIFO_INSERT_20_AM              2
#define cl82_t_fifo_modes_T_FIFO_INSERT_2_AM               3

/****************************************************************************
 * Enums: cl82_t_enc_modes
 */
#define cl82_t_enc_modes_T_ENC_MODE_BYPASS                 0
#define cl82_t_enc_modes_T_ENC_MODE_CL49                   1
#define cl82_t_enc_modes_T_ENC_MODE_CL82                   2

/****************************************************************************
 * Enums: cl82_btmx_mode
 */
#define cl82_btmx_mode_BS_BTMX_MODE_1to1                   0
#define cl82_btmx_mode_BS_BTMX_MODE_2to1                   1
#define cl82_btmx_mode_BS_BTMX_MODE_5to1                   2

/****************************************************************************
 * Enums: cl82_t_type_cl82
 */
#define cl82_t_type_cl82_T_TYPE_B1                         5
#define cl82_t_type_cl82_T_TYPE_C                          4
#define cl82_t_type_cl82_T_TYPE_S                          3
#define cl82_t_type_cl82_T_TYPE_T                          2
#define cl82_t_type_cl82_T_TYPE_D                          1
#define cl82_t_type_cl82_T_TYPE_E                          0

/****************************************************************************
 * Enums: cl82_txsm_state_cl82
 */
#define cl82_txsm_state_cl82_TX_HIG_END                    6
#define cl82_txsm_state_cl82_TX_HIG_START                  5
#define cl82_txsm_state_cl82_TX_E                          4
#define cl82_txsm_state_cl82_TX_T                          3
#define cl82_txsm_state_cl82_TX_D                          2
#define cl82_txsm_state_cl82_TX_C                          1
#define cl82_txsm_state_cl82_TX_INIT                       0

/****************************************************************************
 * Enums: cl82_ltxsm_state_cl82
 */
#define cl82_ltxsm_state_cl82_TX_HIG_END                   64
#define cl82_ltxsm_state_cl82_TX_HIG_START                 32
#define cl82_ltxsm_state_cl82_TX_E                         16
#define cl82_ltxsm_state_cl82_TX_T                         8
#define cl82_ltxsm_state_cl82_TX_D                         4
#define cl82_ltxsm_state_cl82_TX_C                         2
#define cl82_ltxsm_state_cl82_TX_INIT                      1

/****************************************************************************
 * Enums: cl82_r_type_coded_cl82
 */
#define cl82_r_type_coded_cl82_R_TYPE_B1                   32
#define cl82_r_type_coded_cl82_R_TYPE_C                    16
#define cl82_r_type_coded_cl82_R_TYPE_S                    8
#define cl82_r_type_coded_cl82_R_TYPE_T                    4
#define cl82_r_type_coded_cl82_R_TYPE_D                    2
#define cl82_r_type_coded_cl82_R_TYPE_E                    1

/****************************************************************************
 * Enums: cl82_rxsm_state_cl82
 */
#define cl82_rxsm_state_cl82_RX_HIG_END                    64
#define cl82_rxsm_state_cl82_RX_HIG_START                  32
#define cl82_rxsm_state_cl82_RX_E                          16
#define cl82_rxsm_state_cl82_RX_T                          8
#define cl82_rxsm_state_cl82_RX_D                          4
#define cl82_rxsm_state_cl82_RX_C                          2
#define cl82_rxsm_state_cl82_RX_INIT                       1

/****************************************************************************
 * Enums: cl82_deskew_state
 */
#define cl82_deskew_state_ALIGN_ACQUIRED                   2
#define cl82_deskew_state_LOSS_OF_ALIGNMENT                1

/****************************************************************************
 * Enums: cl82_os_mode_enum
 */
#define cl82_os_mode_enum_OS_MODE_1                        0
#define cl82_os_mode_enum_OS_MODE_2                        1
#define cl82_os_mode_enum_OS_MODE_4                        2
#define cl82_os_mode_enum_OS_MODE_16p5                     8
#define cl82_os_mode_enum_OS_MODE_20p625                   12

/****************************************************************************
 * Enums: cl82_scr_modes
 */
#define cl82_scr_modes_T_SCR_MODE_BYPASS                   0
#define cl82_scr_modes_T_SCR_MODE_CL49                     1
#define cl82_scr_modes_T_SCR_MODE_40G_2_LANE               2
#define cl82_scr_modes_T_SCR_MODE_100G                     3
#define cl82_scr_modes_T_SCR_MODE_20G                      4
#define cl82_scr_modes_T_SCR_MODE_40G_4_LANE               5

/****************************************************************************
 * Enums: cl82_descr_modes
 */
#define cl82_descr_modes_R_DESCR_MODE_BYPASS               0
#define cl82_descr_modes_R_DESCR_MODE_CL49                 1
#define cl82_descr_modes_R_DESCR_MODE_CL82                 2

/****************************************************************************
 * Enums: cl82_r_dec_tl_mode
 */
#define cl82_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS            0
#define cl82_r_dec_tl_mode_R_DEC_TL_MODE_CL49              1
#define cl82_r_dec_tl_mode_R_DEC_TL_MODE_CL82              2

/****************************************************************************
 * Enums: cl82_r_dec_fsm_mode
 */
#define cl82_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS          0
#define cl82_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49            1
#define cl82_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82            2

/****************************************************************************
 * Enums: cl82_r_deskew_mode
 */
#define cl82_r_deskew_mode_R_DESKEW_MODE_BYPASS            0
#define cl82_r_deskew_mode_R_DESKEW_MODE_20G               1
#define cl82_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE        2
#define cl82_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE        3
#define cl82_r_deskew_mode_R_DESKEW_MODE_100G              4
#define cl82_r_deskew_mode_R_DESKEW_MODE_CL49              5
#define cl82_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD         6
#define cl82_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM  7
#define cl82_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM    8
#define cl82_r_deskew_mode_R_DESKEW_MODE_CL91_FC           9

/****************************************************************************
 * Enums: cl82_bs_dist_modes
 */
#define cl82_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM         0
#define cl82_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define cl82_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define cl82_bs_dist_modes_BS_DIST_MODE_NO_TDM             3

/****************************************************************************
 * Enums: cl82_cl49_t_type
 */
#define cl82_cl49_t_type_BAD_T_TYPE                        15
#define cl82_cl49_t_type_T_TYPE_B0                         11
#define cl82_cl49_t_type_T_TYPE_OB                         10
#define cl82_cl49_t_type_T_TYPE_B1                         9
#define cl82_cl49_t_type_T_TYPE_DB                         8
#define cl82_cl49_t_type_T_TYPE_FC                         7
#define cl82_cl49_t_type_T_TYPE_TB                         6
#define cl82_cl49_t_type_T_TYPE_LI                         5
#define cl82_cl49_t_type_T_TYPE_C                          4
#define cl82_cl49_t_type_T_TYPE_S                          3
#define cl82_cl49_t_type_T_TYPE_T                          2
#define cl82_cl49_t_type_T_TYPE_D                          1
#define cl82_cl49_t_type_T_TYPE_E                          0

/****************************************************************************
 * Enums: cl82_cl49_txsm_states
 */
#define cl82_cl49_txsm_states_TX_HIG_END                   7
#define cl82_cl49_txsm_states_TX_HIG_START                 6
#define cl82_cl49_txsm_states_TX_LI                        5
#define cl82_cl49_txsm_states_TX_E                         4
#define cl82_cl49_txsm_states_TX_T                         3
#define cl82_cl49_txsm_states_TX_D                         2
#define cl82_cl49_txsm_states_TX_C                         1
#define cl82_cl49_txsm_states_TX_INIT                      0

/****************************************************************************
 * Enums: cl82_cl49_ltxsm_states
 */
#define cl82_cl49_ltxsm_states_TX_HIG_END                  128
#define cl82_cl49_ltxsm_states_TX_HIG_START                64
#define cl82_cl49_ltxsm_states_TX_LI                       32
#define cl82_cl49_ltxsm_states_TX_E                        16
#define cl82_cl49_ltxsm_states_TX_T                        8
#define cl82_cl49_ltxsm_states_TX_D                        4
#define cl82_cl49_ltxsm_states_TX_C                        2
#define cl82_cl49_ltxsm_states_TX_INIT                     1

/****************************************************************************
 * Enums: cl82_burst_error_mode
 */
#define cl82_burst_error_mode_BURST_ERROR_11_BITS          0
#define cl82_burst_error_mode_BURST_ERROR_16_BITS          1
#define cl82_burst_error_mode_BURST_ERROR_17_BITS          2
#define cl82_burst_error_mode_BURST_ERROR_18_BITS          3
#define cl82_burst_error_mode_BURST_ERROR_19_BITS          4
#define cl82_burst_error_mode_BURST_ERROR_20_BITS          5
#define cl82_burst_error_mode_BURST_ERROR_21_BITS          6
#define cl82_burst_error_mode_BURST_ERROR_22_BITS          7
#define cl82_burst_error_mode_BURST_ERROR_23_BITS          8
#define cl82_burst_error_mode_BURST_ERROR_24_BITS          9
#define cl82_burst_error_mode_BURST_ERROR_25_BITS          10
#define cl82_burst_error_mode_BURST_ERROR_26_BITS          11
#define cl82_burst_error_mode_BURST_ERROR_27_BITS          12
#define cl82_burst_error_mode_BURST_ERROR_28_BITS          13
#define cl82_burst_error_mode_BURST_ERROR_29_BITS          14
#define cl82_burst_error_mode_BURST_ERROR_30_BITS          15
#define cl82_burst_error_mode_BURST_ERROR_31_BITS          16
#define cl82_burst_error_mode_BURST_ERROR_32_BITS          17
#define cl82_burst_error_mode_BURST_ERROR_33_BITS          18
#define cl82_burst_error_mode_BURST_ERROR_34_BITS          19
#define cl82_burst_error_mode_BURST_ERROR_35_BITS          20
#define cl82_burst_error_mode_BURST_ERROR_36_BITS          21
#define cl82_burst_error_mode_BURST_ERROR_37_BITS          22
#define cl82_burst_error_mode_BURST_ERROR_38_BITS          23
#define cl82_burst_error_mode_BURST_ERROR_39_BITS          24
#define cl82_burst_error_mode_BURST_ERROR_40_BITS          25
#define cl82_burst_error_mode_BURST_ERROR_41_BITS          26

/****************************************************************************
 * Enums: cl82_bermon_state
 */
#define cl82_bermon_state_HI_BER                           4
#define cl82_bermon_state_GOOD_BER                         3
#define cl82_bermon_state_BER_TEST_SH                      2
#define cl82_bermon_state_START_TIMER                      1
#define cl82_bermon_state_BER_MT_INIT                      0

/****************************************************************************
 * Enums: cl82_rxsm_state_cl49
 */
#define cl82_rxsm_state_cl49_RX_HIG_END                    128
#define cl82_rxsm_state_cl49_RX_HIG_START                  64
#define cl82_rxsm_state_cl49_RX_LI                         32
#define cl82_rxsm_state_cl49_RX_E                          16
#define cl82_rxsm_state_cl49_RX_T                          8
#define cl82_rxsm_state_cl49_RX_D                          4
#define cl82_rxsm_state_cl49_RX_C                          2
#define cl82_rxsm_state_cl49_RX_INIT                       1

/****************************************************************************
 * Enums: cl82_r_type
 */
#define cl82_r_type_BAD_R_TYPE                             15
#define cl82_r_type_R_TYPE_B0                              11
#define cl82_r_type_R_TYPE_OB                              10
#define cl82_r_type_R_TYPE_B1                              9
#define cl82_r_type_R_TYPE_DB                              8
#define cl82_r_type_R_TYPE_FC                              7
#define cl82_r_type_R_TYPE_TB                              6
#define cl82_r_type_R_TYPE_LI                              5
#define cl82_r_type_R_TYPE_C                               4
#define cl82_r_type_R_TYPE_S                               3
#define cl82_r_type_R_TYPE_T                               2
#define cl82_r_type_R_TYPE_D                               1
#define cl82_r_type_R_TYPE_E                               0

/****************************************************************************
 * Enums: cl82_am_lock_state
 */
#define cl82_am_lock_state_INVALID_AM                      512
#define cl82_am_lock_state_GOOD_AM                         256
#define cl82_am_lock_state_COMP_AM                         128
#define cl82_am_lock_state_TIMER_2                         64
#define cl82_am_lock_state_AM_2_GOOD                       32
#define cl82_am_lock_state_COMP_2ND                        16
#define cl82_am_lock_state_TIMER_1                         8
#define cl82_am_lock_state_FIND_1ST                        4
#define cl82_am_lock_state_AM_RESET_CNT                    2
#define cl82_am_lock_state_AM_LOCK_INIT                    1

/****************************************************************************
 * Enums: cl82_msg_selector
 */
#define cl82_msg_selector_RESERVED                         0
#define cl82_msg_selector_VALUE_802p3                      1
#define cl82_msg_selector_VALUE_802p9                      2
#define cl82_msg_selector_VALUE_802p5                      3
#define cl82_msg_selector_VALUE_1394                       4

/****************************************************************************
 * Enums: cl82_synce_enum
 */
#define cl82_synce_enum_SYNCE_NO_DIV                       0
#define cl82_synce_enum_SYNCE_DIV_7                        1
#define cl82_synce_enum_SYNCE_DIV_11                       2

/****************************************************************************
 * Enums: cl82_synce_enum_stage0
 */
#define cl82_synce_enum_stage0_SYNCE_NO_DIV                0
#define cl82_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5  1
#define cl82_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV      2

/****************************************************************************
 * Enums: cl82_cl91_sync_state
 */
#define cl82_cl91_sync_state_FIND_1ST                      0
#define cl82_cl91_sync_state_COUNT_NEXT                    1
#define cl82_cl91_sync_state_COMP_2ND                      2
#define cl82_cl91_sync_state_TWO_GOOD                      3

/****************************************************************************
 * Enums: cl82_cl91_algn_state
 */
#define cl82_cl91_algn_state_LOSS_OF_ALIGNMENT             0
#define cl82_cl91_algn_state_DESKEW                        1
#define cl82_cl91_algn_state_DESKEW_FAIL                   2
#define cl82_cl91_algn_state_ALIGN_ACQUIRED                3
#define cl82_cl91_algn_state_CW_GOOD                       4
#define cl82_cl91_algn_state_CW_BAD                        5
#define cl82_cl91_algn_state_THREE_BAD                     6

/****************************************************************************
 * Enums: cl82_fec_sel_override
 */
#define cl82_fec_sel_override_NO_OVERRIDE                  0
#define cl82_fec_sel_override_NO_FEC                       1
#define cl82_fec_sel_override_FEC_CL74                     2
#define cl82_fec_sel_override_FEC_CL91                     3

/****************************************************************************
 * Enums: cl82_cl91_blksync_mode
 */
#define cl82_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC       0
#define cl82_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define cl82_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define cl82_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define cl82_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC       4

/****************************************************************************
 * Enums: cl82_r_merge_mode
 */
#define cl82_r_merge_mode_R_MERGE_MODE_BYPASS              0
#define cl82_r_merge_mode_R_MERGE_MODE_CL91_FC             1
#define cl82_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE    2
#define cl82_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE      3
#define cl82_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE      4

/****************************************************************************
 * Enums: cl82_r_tc_mode
 */
#define cl82_r_tc_mode_R_TC_MODE_SINGLE                    0
#define cl82_r_tc_mode_R_TC_MODE_DUAL                      1
#define cl82_r_tc_mode_R_TC_MODE_QUAD                      2

/****************************************************************************
 * Enums: cl82_r_tc_out_mode
 */
#define cl82_r_tc_out_mode_R_TC_OUT_MODE_SINGLE            0
#define cl82_r_tc_out_mode_R_TC_OUT_MODE_DUAL              1
#define cl82_r_tc_out_mode_R_TC_OUT_MODE_QUAD              2

/****************************************************************************
 * Enums: cl82_cl91_fec_mode
 */
#define cl82_cl91_fec_mode_NO_CL91_FEC                     0
#define cl82_cl91_fec_mode_CL91_SINGLE_LANE_FC             1
#define cl82_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP      2
#define cl82_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP        3
#define cl82_cl91_fec_mode_CL91_QUAD_LANE                  4
#define cl82_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE       5

/****************************************************************************
 * Enums: cl82_am_spacing_mul
 */
#define cl82_am_spacing_mul_AM_SPACING_MUL_2               0
#define cl82_am_spacing_mul_AM_SPACING_MUL_4               1
#define cl82_am_spacing_mul_AM_SPACING_MUL_5               2
#define cl82_am_spacing_mul_AM_SPACING_MUL_20              3

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_l
 */
#define main0_cl36TxEEEStates_l_TX_REFRESH                 8
#define main0_cl36TxEEEStates_l_TX_QUIET                   4
#define main0_cl36TxEEEStates_l_TX_SLEEP                   2
#define main0_cl36TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_c
 */
#define main0_cl36TxEEEStates_c_TX_REFRESH                 3
#define main0_cl36TxEEEStates_c_TX_QUIET                   2
#define main0_cl36TxEEEStates_c_TX_SLEEP                   1
#define main0_cl36TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_l
 */
#define main0_cl49TxEEEStates_l_SCR_RESET_2                64
#define main0_cl49TxEEEStates_l_SCR_RESET_1                32
#define main0_cl49TxEEEStates_l_TX_WAKE                    16
#define main0_cl49TxEEEStates_l_TX_REFRESH                 8
#define main0_cl49TxEEEStates_l_TX_QUIET                   4
#define main0_cl49TxEEEStates_l_TX_SLEEP                   2
#define main0_cl49TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_fec_req_enum
 */
#define main0_fec_req_enum_FEC_not_supported               0
#define main0_fec_req_enum_FEC_supported_but_not_requested 1
#define main0_fec_req_enum_invalid_setting                 2
#define main0_fec_req_enum_FEC_supported_and_requested     3

/****************************************************************************
 * Enums: main0_cl73_pause_enum
 */
#define main0_cl73_pause_enum_No_PAUSE_ability             0
#define main0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define main0_cl73_pause_enum_Symmetric_PAUSE_ability      1
#define main0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_c
 */
#define main0_cl49TxEEEStates_c_SCR_RESET_2                6
#define main0_cl49TxEEEStates_c_SCR_RESET_1                5
#define main0_cl49TxEEEStates_c_TX_WAKE                    4
#define main0_cl49TxEEEStates_c_TX_REFRESH                 3
#define main0_cl49TxEEEStates_c_TX_QUIET                   2
#define main0_cl49TxEEEStates_c_TX_SLEEP                   1
#define main0_cl49TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_l
 */
#define main0_cl36RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl36RxEEEStates_l_RX_WTF                     16
#define main0_cl36RxEEEStates_l_RX_WAKE                    8
#define main0_cl36RxEEEStates_l_RX_QUIET                   4
#define main0_cl36RxEEEStates_l_RX_SLEEP                   2
#define main0_cl36RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_c
 */
#define main0_cl36RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl36RxEEEStates_c_RX_WTF                     4
#define main0_cl36RxEEEStates_c_RX_WAKE                    3
#define main0_cl36RxEEEStates_c_RX_QUIET                   2
#define main0_cl36RxEEEStates_c_RX_SLEEP                   1
#define main0_cl36RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_l
 */
#define main0_cl49RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl49RxEEEStates_l_RX_WTF                     16
#define main0_cl49RxEEEStates_l_RX_WAKE                    8
#define main0_cl49RxEEEStates_l_RX_QUIET                   4
#define main0_cl49RxEEEStates_l_RX_SLEEP                   2
#define main0_cl49RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_c
 */
#define main0_cl49RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl49RxEEEStates_c_RX_WTF                     4
#define main0_cl49RxEEEStates_c_RX_WAKE                    3
#define main0_cl49RxEEEStates_c_RX_QUIET                   2
#define main0_cl49RxEEEStates_c_RX_SLEEP                   1
#define main0_cl49RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_l
 */
#define main0_cl48TxEEEStates_l_TX_REFRESH                 8
#define main0_cl48TxEEEStates_l_TX_QUIET                   4
#define main0_cl48TxEEEStates_l_TX_SLEEP                   2
#define main0_cl48TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_c
 */
#define main0_cl48TxEEEStates_c_TX_REFRESH                 3
#define main0_cl48TxEEEStates_c_TX_QUIET                   2
#define main0_cl48TxEEEStates_c_TX_SLEEP                   1
#define main0_cl48TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_l
 */
#define main0_cl48RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl48RxEEEStates_l_RX_WAKE                    16
#define main0_cl48RxEEEStates_l_RX_QUIET                   8
#define main0_cl48RxEEEStates_l_RX_DEACT                   4
#define main0_cl48RxEEEStates_l_RX_SLEEP                   2
#define main0_cl48RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_c
 */
#define main0_cl48RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl48RxEEEStates_c_RX_WAKE                    4
#define main0_cl48RxEEEStates_c_RX_QUIET                   3
#define main0_cl48RxEEEStates_c_RX_DEACT                   2
#define main0_cl48RxEEEStates_c_RX_SLEEP                   1
#define main0_cl48RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_IQP_Options
 */
#define main0_IQP_Options_i50uA                            0
#define main0_IQP_Options_i100uA                           1
#define main0_IQP_Options_i150uA                           2
#define main0_IQP_Options_i200uA                           3
#define main0_IQP_Options_i250uA                           4
#define main0_IQP_Options_i300uA                           5
#define main0_IQP_Options_i350uA                           6
#define main0_IQP_Options_i400uA                           7
#define main0_IQP_Options_i450uA                           8
#define main0_IQP_Options_i500uA                           9
#define main0_IQP_Options_i550uA                           10
#define main0_IQP_Options_i600uA                           11
#define main0_IQP_Options_i650uA                           12
#define main0_IQP_Options_i700uA                           13
#define main0_IQP_Options_i750uA                           14
#define main0_IQP_Options_i800uA                           15

/****************************************************************************
 * Enums: main0_IDriver_Options
 */
#define main0_IDriver_Options_v680mV                       0
#define main0_IDriver_Options_v730mV                       1
#define main0_IDriver_Options_v780mV                       2
#define main0_IDriver_Options_v830mV                       3
#define main0_IDriver_Options_v880mV                       4
#define main0_IDriver_Options_v930mV                       5
#define main0_IDriver_Options_v980mV                       6
#define main0_IDriver_Options_v1010mV                      7
#define main0_IDriver_Options_v1040mV                      8
#define main0_IDriver_Options_v1060mV                      9
#define main0_IDriver_Options_v1070mV                      10
#define main0_IDriver_Options_v1080mV                      11
#define main0_IDriver_Options_v1085mV                      12
#define main0_IDriver_Options_v1090mV                      13
#define main0_IDriver_Options_v1095mV                      14
#define main0_IDriver_Options_v1100mV                      15

/****************************************************************************
 * Enums: main0_operationModes
 */
#define main0_operationModes_XGXS                          0
#define main0_operationModes_XGXG_nCC                      1
#define main0_operationModes_Indlane_OS8                   4
#define main0_operationModes_IndLane_OS5                   5
#define main0_operationModes_PCI                           7
#define main0_operationModes_XGXS_nLQ                      8
#define main0_operationModes_XGXS_nLQnCC                   9
#define main0_operationModes_PBypass                       10
#define main0_operationModes_PBypass_nDSK                  11
#define main0_operationModes_ComboCoreMode                 12
#define main0_operationModes_Clocks_off                    15

/****************************************************************************
 * Enums: main0_actualSpeeds
 */
#define main0_actualSpeeds_dr_10M                          0
#define main0_actualSpeeds_dr_100M                         1
#define main0_actualSpeeds_dr_1G                           2
#define main0_actualSpeeds_dr_2p5G                         3
#define main0_actualSpeeds_dr_5G_X4                        4
#define main0_actualSpeeds_dr_6G_X4                        5
#define main0_actualSpeeds_dr_10G_HiG                      6
#define main0_actualSpeeds_dr_10G_CX4                      7
#define main0_actualSpeeds_dr_12G_HiG                      8
#define main0_actualSpeeds_dr_12p5G_X4                     9
#define main0_actualSpeeds_dr_13G_X4                       10
#define main0_actualSpeeds_dr_15G_X4                       11
#define main0_actualSpeeds_dr_16G_X4                       12
#define main0_actualSpeeds_dr_1G_KX                        13
#define main0_actualSpeeds_dr_10G_KX4                      14
#define main0_actualSpeeds_dr_10G_KR                       15
#define main0_actualSpeeds_dr_5G                           16
#define main0_actualSpeeds_dr_6p4G                         17
#define main0_actualSpeeds_dr_20G_X4                       18
#define main0_actualSpeeds_dr_21G_X4                       19
#define main0_actualSpeeds_dr_25G_X4                       20
#define main0_actualSpeeds_dr_10G_HiG_DXGXS                21
#define main0_actualSpeeds_dr_10G_DXGXS                    22
#define main0_actualSpeeds_dr_10p5G_HiG_DXGXS              23
#define main0_actualSpeeds_dr_10p5G_DXGXS                  24
#define main0_actualSpeeds_dr_12p773G_HiG_DXGXS            25
#define main0_actualSpeeds_dr_12p773G_DXGXS                26
#define main0_actualSpeeds_dr_10G_XFI                      27
#define main0_actualSpeeds_dr_40G                          28
#define main0_actualSpeeds_dr_20G_HiG_DXGXS                29
#define main0_actualSpeeds_dr_20G_DXGXS                    30
#define main0_actualSpeeds_dr_10G_SFI                      31
#define main0_actualSpeeds_dr_31p5G                        32
#define main0_actualSpeeds_dr_32p7G                        33
#define main0_actualSpeeds_dr_20G_SCR                      34
#define main0_actualSpeeds_dr_10G_HiG_DXGXS_SCR            35
#define main0_actualSpeeds_dr_10G_DXGXS_SCR                36
#define main0_actualSpeeds_dr_12G_R2                       37
#define main0_actualSpeeds_dr_10G_X2                       38
#define main0_actualSpeeds_dr_40G_KR4                      39
#define main0_actualSpeeds_dr_40G_CR4                      40
#define main0_actualSpeeds_dr_100G_CR10                    41
#define main0_actualSpeeds_dr_15p75G_DXGXS                 44
#define main0_actualSpeeds_dr_20G_KR2                      57
#define main0_actualSpeeds_dr_20G_CR2                      58

/****************************************************************************
 * Enums: main0_actualSpeedsMisc1
 */
#define main0_actualSpeedsMisc1_dr_2500BRCM_X1             16
#define main0_actualSpeedsMisc1_dr_5000BRCM_X4             17
#define main0_actualSpeedsMisc1_dr_6000BRCM_X4             18
#define main0_actualSpeedsMisc1_dr_10GHiGig_X4             19
#define main0_actualSpeedsMisc1_dr_10GBASE_CX4             20
#define main0_actualSpeedsMisc1_dr_12GHiGig_X4             21
#define main0_actualSpeedsMisc1_dr_12p5GHiGig_X4           22
#define main0_actualSpeedsMisc1_dr_13GHiGig_X4             23
#define main0_actualSpeedsMisc1_dr_15GHiGig_X4             24
#define main0_actualSpeedsMisc1_dr_16GHiGig_X4             25
#define main0_actualSpeedsMisc1_dr_5000BRCM_X1             26
#define main0_actualSpeedsMisc1_dr_6363BRCM_X1             27
#define main0_actualSpeedsMisc1_dr_20GHiGig_X4             28
#define main0_actualSpeedsMisc1_dr_21GHiGig_X4             29
#define main0_actualSpeedsMisc1_dr_25p45GHiGig_X4          30
#define main0_actualSpeedsMisc1_dr_10G_HiG_DXGXS           31

/****************************************************************************
 * Enums: main0_IndLaneModes
 */
#define main0_IndLaneModes_SWSDR_div2                      0
#define main0_IndLaneModes_SWSDR_div1                      1
#define main0_IndLaneModes_DWSDR_div2                      2
#define main0_IndLaneModes_DWSDR_div1                      3

/****************************************************************************
 * Enums: main0_prbsSelect
 */
#define main0_prbsSelect_prbs7                             0
#define main0_prbsSelect_prbs15                            1
#define main0_prbsSelect_prbs23                            2
#define main0_prbsSelect_prbs31                            3

/****************************************************************************
 * Enums: main0_vcoDivider
 */
#define main0_vcoDivider_div32                             0
#define main0_vcoDivider_div36                             1
#define main0_vcoDivider_div40                             2
#define main0_vcoDivider_div42                             3
#define main0_vcoDivider_div48                             4
#define main0_vcoDivider_div50                             5
#define main0_vcoDivider_div52                             6
#define main0_vcoDivider_div54                             7
#define main0_vcoDivider_div60                             8
#define main0_vcoDivider_div64                             9
#define main0_vcoDivider_div66                             10
#define main0_vcoDivider_div68                             11
#define main0_vcoDivider_div70                             12
#define main0_vcoDivider_div80                             13
#define main0_vcoDivider_div92                             14
#define main0_vcoDivider_div100                            15

/****************************************************************************
 * Enums: main0_refClkSelect
 */
#define main0_refClkSelect_clk_25MHz                       0
#define main0_refClkSelect_clk_100MHz                      1
#define main0_refClkSelect_clk_125MHz                      2
#define main0_refClkSelect_clk_156p25MHz                   3
#define main0_refClkSelect_clk_187p5MHz                    4
#define main0_refClkSelect_clk_161p25Mhz                   5
#define main0_refClkSelect_clk_50Mhz                       6
#define main0_refClkSelect_clk_106p25Mhz                   7

/****************************************************************************
 * Enums: main0_aerMMDdevTypeSelect
 */
#define main0_aerMMDdevTypeSelect_combo_core               0
#define main0_aerMMDdevTypeSelect_PMA_PMD                  1
#define main0_aerMMDdevTypeSelect_PCS                      3
#define main0_aerMMDdevTypeSelect_PHY                      4
#define main0_aerMMDdevTypeSelect_DTE                      5
#define main0_aerMMDdevTypeSelect_CL73_AN                  7

/****************************************************************************
 * Enums: main0_aerMMDportSelect
 */
#define main0_aerMMDportSelect_ln0                         0
#define main0_aerMMDportSelect_ln1                         1
#define main0_aerMMDportSelect_ln2                         2
#define main0_aerMMDportSelect_ln3                         3
#define main0_aerMMDportSelect_BCST_ln0_1_2_3              511
#define main0_aerMMDportSelect_BCST_ln0_1                  512
#define main0_aerMMDportSelect_BCST_ln2_3                  513

/****************************************************************************
 * Enums: main0_firmwareModeSelect
 */
#define main0_firmwareModeSelect_DEFAULT                   0
#define main0_firmwareModeSelect_SFP_OPT_LR                1
#define main0_firmwareModeSelect_SFP_DAC                   2
#define main0_firmwareModeSelect_XLAUI                     3
#define main0_firmwareModeSelect_LONG_CH_6G                4

/****************************************************************************
 * Enums: main0_tempIdxSelect
 */
#define main0_tempIdxSelect_LTE__22p9C                     15
#define main0_tempIdxSelect_LTE__12p6C                     14
#define main0_tempIdxSelect_LTE__3p0C                      13
#define main0_tempIdxSelect_LTE_6p7C                       12
#define main0_tempIdxSelect_LTE_16p4C                      11
#define main0_tempIdxSelect_LTE_26p6C                      10
#define main0_tempIdxSelect_LTE_36p3C                      9
#define main0_tempIdxSelect_LTE_46p0C                      8
#define main0_tempIdxSelect_LTE_56p2C                      7
#define main0_tempIdxSelect_LTE_65p9C                      6
#define main0_tempIdxSelect_LTE_75p6C                      5
#define main0_tempIdxSelect_LTE_85p3C                      4
#define main0_tempIdxSelect_LTE_95p5C                      3
#define main0_tempIdxSelect_LTE_105p2C                     2
#define main0_tempIdxSelect_LTE_114p9C                     1
#define main0_tempIdxSelect_LTE_125p1C                     0

/****************************************************************************
 * Enums: main0_port_mode
 */
#define main0_port_mode_QUAD_PORT                          0
#define main0_port_mode_TRI_1_PORT                         1
#define main0_port_mode_TRI_2_PORT                         2
#define main0_port_mode_DUAL_PORT                          3
#define main0_port_mode_SINGLE_PORT                        4

/****************************************************************************
 * Enums: main0_rev_letter_enum
 */
#define main0_rev_letter_enum_REV_A                        0
#define main0_rev_letter_enum_REV_B                        1
#define main0_rev_letter_enum_REV_C                        2
#define main0_rev_letter_enum_REV_D                        3

/****************************************************************************
 * Enums: main0_rev_number_enum
 */
#define main0_rev_number_enum_REV_0                        0
#define main0_rev_number_enum_REV_1                        1
#define main0_rev_number_enum_REV_2                        2
#define main0_rev_number_enum_REV_3                        3
#define main0_rev_number_enum_REV_4                        4
#define main0_rev_number_enum_REV_5                        5
#define main0_rev_number_enum_REV_6                        6
#define main0_rev_number_enum_REV_7                        7

/****************************************************************************
 * Enums: main0_bonding_enum
 */
#define main0_bonding_enum_WIRE_BOND                       0
#define main0_bonding_enum_FLIP_CHIP                       1

/****************************************************************************
 * Enums: main0_tech_process
 */
#define main0_tech_process_PROCESS_90NM                    0
#define main0_tech_process_PROCESS_65NM                    1
#define main0_tech_process_PROCESS_40NM                    2
#define main0_tech_process_PROCESS_28NM                    3
#define main0_tech_process_PROCESS_16NM                    4

/****************************************************************************
 * Enums: main0_model_num
 */
#define main0_model_num_SERDES_CL73                        0
#define main0_model_num_XGXS_16G                           1
#define main0_model_num_HYPERCORE                          2
#define main0_model_num_HYPERLITE                          3
#define main0_model_num_PCIE_G2_PIPE                       4
#define main0_model_num_SERDES_1p25GBd                     5
#define main0_model_num_SATA2                              6
#define main0_model_num_QSGMII                             7
#define main0_model_num_XGXS10G                            8
#define main0_model_num_WARPCORE                           9
#define main0_model_num_XFICORE                            10
#define main0_model_num_RXFI                               11
#define main0_model_num_WARPLITE                           12
#define main0_model_num_PENTACORE                          13
#define main0_model_num_ESM                                14
#define main0_model_num_QUAD_SGMII                         15
#define main0_model_num_WARPCORE_3                         16
#define main0_model_num_TSC                                17
#define main0_model_num_TSC4E                              18
#define main0_model_num_TSC12E                             19
#define main0_model_num_TSC4F                              20
#define main0_model_num_TSC4F_GEN2                         21
#define main0_model_num_XGXS_CL73_90NM                     29
#define main0_model_num_SERDES_CL73_90NM                   30
#define main0_model_num_WARPCORE3                          32
#define main0_model_num_WARPCORE4_TSC                      33
#define main0_model_num_RXAUI                              34

/****************************************************************************
 * Enums: main0_payload
 */
#define main0_payload_REPEAT_2_BYTES                       0
#define main0_payload_RAMPING                              1
#define main0_payload_CL48_CRPAT                           2
#define main0_payload_CL48_CJPAT                           3
#define main0_payload_CL36_LONG_CRPAT                      4
#define main0_payload_CL36_SHORT_CRPAT                     5

/****************************************************************************
 * Enums: main0_sc
 */
#define main0_sc_S_10G_CR1                                 0
#define main0_sc_S_10G_KR1                                 1
#define main0_sc_S_10G_X1                                  2
#define main0_sc_S_10G_HG2_CR1                             4
#define main0_sc_S_10G_HG2_KR1                             5
#define main0_sc_S_10G_HG2_X1                              6
#define main0_sc_S_20G_CR1                                 8
#define main0_sc_S_20G_KR1                                 9
#define main0_sc_S_20G_X1                                  10
#define main0_sc_S_20G_HG2_CR1                             12
#define main0_sc_S_20G_HG2_KR1                             13
#define main0_sc_S_20G_HG2_X1                              14
#define main0_sc_S_25G_CR1                                 16
#define main0_sc_S_25G_KR1                                 17
#define main0_sc_S_25G_X1                                  18
#define main0_sc_S_25G_HG2_CR1                             20
#define main0_sc_S_25G_HG2_KR1                             21
#define main0_sc_S_25G_HG2_X1                              22
#define main0_sc_S_20G_CR2                                 24
#define main0_sc_S_20G_KR2                                 25
#define main0_sc_S_20G_X2                                  26
#define main0_sc_S_20G_HG2_CR2                             28
#define main0_sc_S_20G_HG2_KR2                             29
#define main0_sc_S_20G_HG2_X2                              30
#define main0_sc_S_40G_CR2                                 32
#define main0_sc_S_40G_KR2                                 33
#define main0_sc_S_40G_X2                                  34
#define main0_sc_S_40G_HG2_CR2                             36
#define main0_sc_S_40G_HG2_KR2                             37
#define main0_sc_S_40G_HG2_X2                              38
#define main0_sc_S_40G_CR4                                 40
#define main0_sc_S_40G_KR4                                 41
#define main0_sc_S_40G_X4                                  42
#define main0_sc_S_40G_HG2_CR4                             44
#define main0_sc_S_40G_HG2_KR4                             45
#define main0_sc_S_40G_HG2_X4                              46
#define main0_sc_S_50G_CR2                                 48
#define main0_sc_S_50G_KR2                                 49
#define main0_sc_S_50G_X2                                  50
#define main0_sc_S_50G_HG2_CR2                             52
#define main0_sc_S_50G_HG2_KR2                             53
#define main0_sc_S_50G_HG2_X2                              54
#define main0_sc_S_50G_CR4                                 56
#define main0_sc_S_50G_KR4                                 57
#define main0_sc_S_50G_X4                                  58
#define main0_sc_S_50G_HG2_CR4                             60
#define main0_sc_S_50G_HG2_KR4                             61
#define main0_sc_S_50G_HG2_X4                              62
#define main0_sc_S_100G_CR4                                64
#define main0_sc_S_100G_KR4                                65
#define main0_sc_S_100G_X4                                 66
#define main0_sc_S_100G_HG2_CR4                            68
#define main0_sc_S_100G_HG2_KR4                            69
#define main0_sc_S_100G_HG2_X4                             70
#define main0_sc_S_CL73_20GVCO                             72
#define main0_sc_S_CL73_25GVCO                             80
#define main0_sc_S_CL36_20GVCO                             88
#define main0_sc_S_CL36_25GVCO                             96
#define main0_sc_S_25G_CR_IEEE                             112
#define main0_sc_S_25G_CRS_IEEE                            113
#define main0_sc_S_25G_KR_IEEE                             114
#define main0_sc_S_25G_KRS_IEEE                            115

/****************************************************************************
 * Enums: main0_t_fifo_modes
 */
#define main0_t_fifo_modes_T_FIFO_INSERT_NO_AM             0
#define main0_t_fifo_modes_T_FIFO_INSERT_4_AM              1
#define main0_t_fifo_modes_T_FIFO_INSERT_20_AM             2
#define main0_t_fifo_modes_T_FIFO_INSERT_2_AM              3

/****************************************************************************
 * Enums: main0_t_enc_modes
 */
#define main0_t_enc_modes_T_ENC_MODE_BYPASS                0
#define main0_t_enc_modes_T_ENC_MODE_CL49                  1
#define main0_t_enc_modes_T_ENC_MODE_CL82                  2

/****************************************************************************
 * Enums: main0_btmx_mode
 */
#define main0_btmx_mode_BS_BTMX_MODE_1to1                  0
#define main0_btmx_mode_BS_BTMX_MODE_2to1                  1
#define main0_btmx_mode_BS_BTMX_MODE_5to1                  2

/****************************************************************************
 * Enums: main0_t_type_cl82
 */
#define main0_t_type_cl82_T_TYPE_B1                        5
#define main0_t_type_cl82_T_TYPE_C                         4
#define main0_t_type_cl82_T_TYPE_S                         3
#define main0_t_type_cl82_T_TYPE_T                         2
#define main0_t_type_cl82_T_TYPE_D                         1
#define main0_t_type_cl82_T_TYPE_E                         0

/****************************************************************************
 * Enums: main0_txsm_state_cl82
 */
#define main0_txsm_state_cl82_TX_HIG_END                   6
#define main0_txsm_state_cl82_TX_HIG_START                 5
#define main0_txsm_state_cl82_TX_E                         4
#define main0_txsm_state_cl82_TX_T                         3
#define main0_txsm_state_cl82_TX_D                         2
#define main0_txsm_state_cl82_TX_C                         1
#define main0_txsm_state_cl82_TX_INIT                      0

/****************************************************************************
 * Enums: main0_ltxsm_state_cl82
 */
#define main0_ltxsm_state_cl82_TX_HIG_END                  64
#define main0_ltxsm_state_cl82_TX_HIG_START                32
#define main0_ltxsm_state_cl82_TX_E                        16
#define main0_ltxsm_state_cl82_TX_T                        8
#define main0_ltxsm_state_cl82_TX_D                        4
#define main0_ltxsm_state_cl82_TX_C                        2
#define main0_ltxsm_state_cl82_TX_INIT                     1

/****************************************************************************
 * Enums: main0_r_type_coded_cl82
 */
#define main0_r_type_coded_cl82_R_TYPE_B1                  32
#define main0_r_type_coded_cl82_R_TYPE_C                   16
#define main0_r_type_coded_cl82_R_TYPE_S                   8
#define main0_r_type_coded_cl82_R_TYPE_T                   4
#define main0_r_type_coded_cl82_R_TYPE_D                   2
#define main0_r_type_coded_cl82_R_TYPE_E                   1

/****************************************************************************
 * Enums: main0_rxsm_state_cl82
 */
#define main0_rxsm_state_cl82_RX_HIG_END                   64
#define main0_rxsm_state_cl82_RX_HIG_START                 32
#define main0_rxsm_state_cl82_RX_E                         16
#define main0_rxsm_state_cl82_RX_T                         8
#define main0_rxsm_state_cl82_RX_D                         4
#define main0_rxsm_state_cl82_RX_C                         2
#define main0_rxsm_state_cl82_RX_INIT                      1

/****************************************************************************
 * Enums: main0_deskew_state
 */
#define main0_deskew_state_ALIGN_ACQUIRED                  2
#define main0_deskew_state_LOSS_OF_ALIGNMENT               1

/****************************************************************************
 * Enums: main0_os_mode_enum
 */
#define main0_os_mode_enum_OS_MODE_1                       0
#define main0_os_mode_enum_OS_MODE_2                       1
#define main0_os_mode_enum_OS_MODE_4                       2
#define main0_os_mode_enum_OS_MODE_16p5                    8
#define main0_os_mode_enum_OS_MODE_20p625                  12

/****************************************************************************
 * Enums: main0_scr_modes
 */
#define main0_scr_modes_T_SCR_MODE_BYPASS                  0
#define main0_scr_modes_T_SCR_MODE_CL49                    1
#define main0_scr_modes_T_SCR_MODE_40G_2_LANE              2
#define main0_scr_modes_T_SCR_MODE_100G                    3
#define main0_scr_modes_T_SCR_MODE_20G                     4
#define main0_scr_modes_T_SCR_MODE_40G_4_LANE              5

/****************************************************************************
 * Enums: main0_descr_modes
 */
#define main0_descr_modes_R_DESCR_MODE_BYPASS              0
#define main0_descr_modes_R_DESCR_MODE_CL49                1
#define main0_descr_modes_R_DESCR_MODE_CL82                2

/****************************************************************************
 * Enums: main0_r_dec_tl_mode
 */
#define main0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS           0
#define main0_r_dec_tl_mode_R_DEC_TL_MODE_CL49             1
#define main0_r_dec_tl_mode_R_DEC_TL_MODE_CL82             2

/****************************************************************************
 * Enums: main0_r_dec_fsm_mode
 */
#define main0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS         0
#define main0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49           1
#define main0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82           2

/****************************************************************************
 * Enums: main0_r_deskew_mode
 */
#define main0_r_deskew_mode_R_DESKEW_MODE_BYPASS           0
#define main0_r_deskew_mode_R_DESKEW_MODE_20G              1
#define main0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE       2
#define main0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE       3
#define main0_r_deskew_mode_R_DESKEW_MODE_100G             4
#define main0_r_deskew_mode_R_DESKEW_MODE_CL49             5
#define main0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD        6
#define main0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define main0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM   8
#define main0_r_deskew_mode_R_DESKEW_MODE_CL91_FC          9

/****************************************************************************
 * Enums: main0_bs_dist_modes
 */
#define main0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM        0
#define main0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define main0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define main0_bs_dist_modes_BS_DIST_MODE_NO_TDM            3

/****************************************************************************
 * Enums: main0_cl49_t_type
 */
#define main0_cl49_t_type_BAD_T_TYPE                       15
#define main0_cl49_t_type_T_TYPE_B0                        11
#define main0_cl49_t_type_T_TYPE_OB                        10
#define main0_cl49_t_type_T_TYPE_B1                        9
#define main0_cl49_t_type_T_TYPE_DB                        8
#define main0_cl49_t_type_T_TYPE_FC                        7
#define main0_cl49_t_type_T_TYPE_TB                        6
#define main0_cl49_t_type_T_TYPE_LI                        5
#define main0_cl49_t_type_T_TYPE_C                         4
#define main0_cl49_t_type_T_TYPE_S                         3
#define main0_cl49_t_type_T_TYPE_T                         2
#define main0_cl49_t_type_T_TYPE_D                         1
#define main0_cl49_t_type_T_TYPE_E                         0

/****************************************************************************
 * Enums: main0_cl49_txsm_states
 */
#define main0_cl49_txsm_states_TX_HIG_END                  7
#define main0_cl49_txsm_states_TX_HIG_START                6
#define main0_cl49_txsm_states_TX_LI                       5
#define main0_cl49_txsm_states_TX_E                        4
#define main0_cl49_txsm_states_TX_T                        3
#define main0_cl49_txsm_states_TX_D                        2
#define main0_cl49_txsm_states_TX_C                        1
#define main0_cl49_txsm_states_TX_INIT                     0

/****************************************************************************
 * Enums: main0_cl49_ltxsm_states
 */
#define main0_cl49_ltxsm_states_TX_HIG_END                 128
#define main0_cl49_ltxsm_states_TX_HIG_START               64
#define main0_cl49_ltxsm_states_TX_LI                      32
#define main0_cl49_ltxsm_states_TX_E                       16
#define main0_cl49_ltxsm_states_TX_T                       8
#define main0_cl49_ltxsm_states_TX_D                       4
#define main0_cl49_ltxsm_states_TX_C                       2
#define main0_cl49_ltxsm_states_TX_INIT                    1

/****************************************************************************
 * Enums: main0_burst_error_mode
 */
#define main0_burst_error_mode_BURST_ERROR_11_BITS         0
#define main0_burst_error_mode_BURST_ERROR_16_BITS         1
#define main0_burst_error_mode_BURST_ERROR_17_BITS         2
#define main0_burst_error_mode_BURST_ERROR_18_BITS         3
#define main0_burst_error_mode_BURST_ERROR_19_BITS         4
#define main0_burst_error_mode_BURST_ERROR_20_BITS         5
#define main0_burst_error_mode_BURST_ERROR_21_BITS         6
#define main0_burst_error_mode_BURST_ERROR_22_BITS         7
#define main0_burst_error_mode_BURST_ERROR_23_BITS         8
#define main0_burst_error_mode_BURST_ERROR_24_BITS         9
#define main0_burst_error_mode_BURST_ERROR_25_BITS         10
#define main0_burst_error_mode_BURST_ERROR_26_BITS         11
#define main0_burst_error_mode_BURST_ERROR_27_BITS         12
#define main0_burst_error_mode_BURST_ERROR_28_BITS         13
#define main0_burst_error_mode_BURST_ERROR_29_BITS         14
#define main0_burst_error_mode_BURST_ERROR_30_BITS         15
#define main0_burst_error_mode_BURST_ERROR_31_BITS         16
#define main0_burst_error_mode_BURST_ERROR_32_BITS         17
#define main0_burst_error_mode_BURST_ERROR_33_BITS         18
#define main0_burst_error_mode_BURST_ERROR_34_BITS         19
#define main0_burst_error_mode_BURST_ERROR_35_BITS         20
#define main0_burst_error_mode_BURST_ERROR_36_BITS         21
#define main0_burst_error_mode_BURST_ERROR_37_BITS         22
#define main0_burst_error_mode_BURST_ERROR_38_BITS         23
#define main0_burst_error_mode_BURST_ERROR_39_BITS         24
#define main0_burst_error_mode_BURST_ERROR_40_BITS         25
#define main0_burst_error_mode_BURST_ERROR_41_BITS         26

/****************************************************************************
 * Enums: main0_bermon_state
 */
#define main0_bermon_state_HI_BER                          4
#define main0_bermon_state_GOOD_BER                        3
#define main0_bermon_state_BER_TEST_SH                     2
#define main0_bermon_state_START_TIMER                     1
#define main0_bermon_state_BER_MT_INIT                     0

/****************************************************************************
 * Enums: main0_rxsm_state_cl49
 */
#define main0_rxsm_state_cl49_RX_HIG_END                   128
#define main0_rxsm_state_cl49_RX_HIG_START                 64
#define main0_rxsm_state_cl49_RX_LI                        32
#define main0_rxsm_state_cl49_RX_E                         16
#define main0_rxsm_state_cl49_RX_T                         8
#define main0_rxsm_state_cl49_RX_D                         4
#define main0_rxsm_state_cl49_RX_C                         2
#define main0_rxsm_state_cl49_RX_INIT                      1

/****************************************************************************
 * Enums: main0_r_type
 */
#define main0_r_type_BAD_R_TYPE                            15
#define main0_r_type_R_TYPE_B0                             11
#define main0_r_type_R_TYPE_OB                             10
#define main0_r_type_R_TYPE_B1                             9
#define main0_r_type_R_TYPE_DB                             8
#define main0_r_type_R_TYPE_FC                             7
#define main0_r_type_R_TYPE_TB                             6
#define main0_r_type_R_TYPE_LI                             5
#define main0_r_type_R_TYPE_C                              4
#define main0_r_type_R_TYPE_S                              3
#define main0_r_type_R_TYPE_T                              2
#define main0_r_type_R_TYPE_D                              1
#define main0_r_type_R_TYPE_E                              0

/****************************************************************************
 * Enums: main0_am_lock_state
 */
#define main0_am_lock_state_INVALID_AM                     512
#define main0_am_lock_state_GOOD_AM                        256
#define main0_am_lock_state_COMP_AM                        128
#define main0_am_lock_state_TIMER_2                        64
#define main0_am_lock_state_AM_2_GOOD                      32
#define main0_am_lock_state_COMP_2ND                       16
#define main0_am_lock_state_TIMER_1                        8
#define main0_am_lock_state_FIND_1ST                       4
#define main0_am_lock_state_AM_RESET_CNT                   2
#define main0_am_lock_state_AM_LOCK_INIT                   1

/****************************************************************************
 * Enums: main0_msg_selector
 */
#define main0_msg_selector_RESERVED                        0
#define main0_msg_selector_VALUE_802p3                     1
#define main0_msg_selector_VALUE_802p9                     2
#define main0_msg_selector_VALUE_802p5                     3
#define main0_msg_selector_VALUE_1394                      4

/****************************************************************************
 * Enums: main0_synce_enum
 */
#define main0_synce_enum_SYNCE_NO_DIV                      0
#define main0_synce_enum_SYNCE_DIV_7                       1
#define main0_synce_enum_SYNCE_DIV_11                      2

/****************************************************************************
 * Enums: main0_synce_enum_stage0
 */
#define main0_synce_enum_stage0_SYNCE_NO_DIV               0
#define main0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define main0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV     2

/****************************************************************************
 * Enums: main0_cl91_sync_state
 */
#define main0_cl91_sync_state_FIND_1ST                     0
#define main0_cl91_sync_state_COUNT_NEXT                   1
#define main0_cl91_sync_state_COMP_2ND                     2
#define main0_cl91_sync_state_TWO_GOOD                     3

/****************************************************************************
 * Enums: main0_cl91_algn_state
 */
#define main0_cl91_algn_state_LOSS_OF_ALIGNMENT            0
#define main0_cl91_algn_state_DESKEW                       1
#define main0_cl91_algn_state_DESKEW_FAIL                  2
#define main0_cl91_algn_state_ALIGN_ACQUIRED               3
#define main0_cl91_algn_state_CW_GOOD                      4
#define main0_cl91_algn_state_CW_BAD                       5
#define main0_cl91_algn_state_THREE_BAD                    6

/****************************************************************************
 * Enums: main0_fec_sel_override
 */
#define main0_fec_sel_override_NO_OVERRIDE                 0
#define main0_fec_sel_override_NO_FEC                      1
#define main0_fec_sel_override_FEC_CL74                    2
#define main0_fec_sel_override_FEC_CL91                    3

/****************************************************************************
 * Enums: main0_cl91_blksync_mode
 */
#define main0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC      0
#define main0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define main0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define main0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define main0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC      4

/****************************************************************************
 * Enums: main0_r_merge_mode
 */
#define main0_r_merge_mode_R_MERGE_MODE_BYPASS             0
#define main0_r_merge_mode_R_MERGE_MODE_CL91_FC            1
#define main0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE   2
#define main0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE     3
#define main0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE     4

/****************************************************************************
 * Enums: main0_r_tc_mode
 */
#define main0_r_tc_mode_R_TC_MODE_SINGLE                   0
#define main0_r_tc_mode_R_TC_MODE_DUAL                     1
#define main0_r_tc_mode_R_TC_MODE_QUAD                     2

/****************************************************************************
 * Enums: main0_r_tc_out_mode
 */
#define main0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE           0
#define main0_r_tc_out_mode_R_TC_OUT_MODE_DUAL             1
#define main0_r_tc_out_mode_R_TC_OUT_MODE_QUAD             2

/****************************************************************************
 * Enums: main0_cl91_fec_mode
 */
#define main0_cl91_fec_mode_NO_CL91_FEC                    0
#define main0_cl91_fec_mode_CL91_SINGLE_LANE_FC            1
#define main0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP     2
#define main0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP       3
#define main0_cl91_fec_mode_CL91_QUAD_LANE                 4
#define main0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE      5

/****************************************************************************
 * Enums: main0_am_spacing_mul
 */
#define main0_am_spacing_mul_AM_SPACING_MUL_2              0
#define main0_am_spacing_mul_AM_SPACING_MUL_4              1
#define main0_am_spacing_mul_AM_SPACING_MUL_5              2
#define main0_am_spacing_mul_AM_SPACING_MUL_20             3

/****************************************************************************
 * Enums: rx_x1_status0_cl36TxEEEStates_l
 */
#define rx_x1_status0_cl36TxEEEStates_l_TX_REFRESH         8
#define rx_x1_status0_cl36TxEEEStates_l_TX_QUIET           4
#define rx_x1_status0_cl36TxEEEStates_l_TX_SLEEP           2
#define rx_x1_status0_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x1_status0_cl36TxEEEStates_c
 */
#define rx_x1_status0_cl36TxEEEStates_c_TX_REFRESH         3
#define rx_x1_status0_cl36TxEEEStates_c_TX_QUIET           2
#define rx_x1_status0_cl36TxEEEStates_c_TX_SLEEP           1
#define rx_x1_status0_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x1_status0_cl49TxEEEStates_l
 */
#define rx_x1_status0_cl49TxEEEStates_l_SCR_RESET_2        64
#define rx_x1_status0_cl49TxEEEStates_l_SCR_RESET_1        32
#define rx_x1_status0_cl49TxEEEStates_l_TX_WAKE            16
#define rx_x1_status0_cl49TxEEEStates_l_TX_REFRESH         8
#define rx_x1_status0_cl49TxEEEStates_l_TX_QUIET           4
#define rx_x1_status0_cl49TxEEEStates_l_TX_SLEEP           2
#define rx_x1_status0_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x1_status0_fec_req_enum
 */
#define rx_x1_status0_fec_req_enum_FEC_not_supported       0
#define rx_x1_status0_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x1_status0_fec_req_enum_invalid_setting         2
#define rx_x1_status0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x1_status0_cl73_pause_enum
 */
#define rx_x1_status0_cl73_pause_enum_No_PAUSE_ability     0
#define rx_x1_status0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x1_status0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x1_status0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x1_status0_cl49TxEEEStates_c
 */
#define rx_x1_status0_cl49TxEEEStates_c_SCR_RESET_2        6
#define rx_x1_status0_cl49TxEEEStates_c_SCR_RESET_1        5
#define rx_x1_status0_cl49TxEEEStates_c_TX_WAKE            4
#define rx_x1_status0_cl49TxEEEStates_c_TX_REFRESH         3
#define rx_x1_status0_cl49TxEEEStates_c_TX_QUIET           2
#define rx_x1_status0_cl49TxEEEStates_c_TX_SLEEP           1
#define rx_x1_status0_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x1_status0_cl36RxEEEStates_l
 */
#define rx_x1_status0_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x1_status0_cl36RxEEEStates_l_RX_WTF             16
#define rx_x1_status0_cl36RxEEEStates_l_RX_WAKE            8
#define rx_x1_status0_cl36RxEEEStates_l_RX_QUIET           4
#define rx_x1_status0_cl36RxEEEStates_l_RX_SLEEP           2
#define rx_x1_status0_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x1_status0_cl36RxEEEStates_c
 */
#define rx_x1_status0_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x1_status0_cl36RxEEEStates_c_RX_WTF             4
#define rx_x1_status0_cl36RxEEEStates_c_RX_WAKE            3
#define rx_x1_status0_cl36RxEEEStates_c_RX_QUIET           2
#define rx_x1_status0_cl36RxEEEStates_c_RX_SLEEP           1
#define rx_x1_status0_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x1_status0_cl49RxEEEStates_l
 */
#define rx_x1_status0_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x1_status0_cl49RxEEEStates_l_RX_WTF             16
#define rx_x1_status0_cl49RxEEEStates_l_RX_WAKE            8
#define rx_x1_status0_cl49RxEEEStates_l_RX_QUIET           4
#define rx_x1_status0_cl49RxEEEStates_l_RX_SLEEP           2
#define rx_x1_status0_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x1_status0_cl49RxEEEStates_c
 */
#define rx_x1_status0_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x1_status0_cl49RxEEEStates_c_RX_WTF             4
#define rx_x1_status0_cl49RxEEEStates_c_RX_WAKE            3
#define rx_x1_status0_cl49RxEEEStates_c_RX_QUIET           2
#define rx_x1_status0_cl49RxEEEStates_c_RX_SLEEP           1
#define rx_x1_status0_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x1_status0_cl48TxEEEStates_l
 */
#define rx_x1_status0_cl48TxEEEStates_l_TX_REFRESH         8
#define rx_x1_status0_cl48TxEEEStates_l_TX_QUIET           4
#define rx_x1_status0_cl48TxEEEStates_l_TX_SLEEP           2
#define rx_x1_status0_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x1_status0_cl48TxEEEStates_c
 */
#define rx_x1_status0_cl48TxEEEStates_c_TX_REFRESH         3
#define rx_x1_status0_cl48TxEEEStates_c_TX_QUIET           2
#define rx_x1_status0_cl48TxEEEStates_c_TX_SLEEP           1
#define rx_x1_status0_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x1_status0_cl48RxEEEStates_l
 */
#define rx_x1_status0_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x1_status0_cl48RxEEEStates_l_RX_WAKE            16
#define rx_x1_status0_cl48RxEEEStates_l_RX_QUIET           8
#define rx_x1_status0_cl48RxEEEStates_l_RX_DEACT           4
#define rx_x1_status0_cl48RxEEEStates_l_RX_SLEEP           2
#define rx_x1_status0_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x1_status0_cl48RxEEEStates_c
 */
#define rx_x1_status0_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x1_status0_cl48RxEEEStates_c_RX_WAKE            4
#define rx_x1_status0_cl48RxEEEStates_c_RX_QUIET           3
#define rx_x1_status0_cl48RxEEEStates_c_RX_DEACT           2
#define rx_x1_status0_cl48RxEEEStates_c_RX_SLEEP           1
#define rx_x1_status0_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x1_status0_IQP_Options
 */
#define rx_x1_status0_IQP_Options_i50uA                    0
#define rx_x1_status0_IQP_Options_i100uA                   1
#define rx_x1_status0_IQP_Options_i150uA                   2
#define rx_x1_status0_IQP_Options_i200uA                   3
#define rx_x1_status0_IQP_Options_i250uA                   4
#define rx_x1_status0_IQP_Options_i300uA                   5
#define rx_x1_status0_IQP_Options_i350uA                   6
#define rx_x1_status0_IQP_Options_i400uA                   7
#define rx_x1_status0_IQP_Options_i450uA                   8
#define rx_x1_status0_IQP_Options_i500uA                   9
#define rx_x1_status0_IQP_Options_i550uA                   10
#define rx_x1_status0_IQP_Options_i600uA                   11
#define rx_x1_status0_IQP_Options_i650uA                   12
#define rx_x1_status0_IQP_Options_i700uA                   13
#define rx_x1_status0_IQP_Options_i750uA                   14
#define rx_x1_status0_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: rx_x1_status0_IDriver_Options
 */
#define rx_x1_status0_IDriver_Options_v680mV               0
#define rx_x1_status0_IDriver_Options_v730mV               1
#define rx_x1_status0_IDriver_Options_v780mV               2
#define rx_x1_status0_IDriver_Options_v830mV               3
#define rx_x1_status0_IDriver_Options_v880mV               4
#define rx_x1_status0_IDriver_Options_v930mV               5
#define rx_x1_status0_IDriver_Options_v980mV               6
#define rx_x1_status0_IDriver_Options_v1010mV              7
#define rx_x1_status0_IDriver_Options_v1040mV              8
#define rx_x1_status0_IDriver_Options_v1060mV              9
#define rx_x1_status0_IDriver_Options_v1070mV              10
#define rx_x1_status0_IDriver_Options_v1080mV              11
#define rx_x1_status0_IDriver_Options_v1085mV              12
#define rx_x1_status0_IDriver_Options_v1090mV              13
#define rx_x1_status0_IDriver_Options_v1095mV              14
#define rx_x1_status0_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: rx_x1_status0_operationModes
 */
#define rx_x1_status0_operationModes_XGXS                  0
#define rx_x1_status0_operationModes_XGXG_nCC              1
#define rx_x1_status0_operationModes_Indlane_OS8           4
#define rx_x1_status0_operationModes_IndLane_OS5           5
#define rx_x1_status0_operationModes_PCI                   7
#define rx_x1_status0_operationModes_XGXS_nLQ              8
#define rx_x1_status0_operationModes_XGXS_nLQnCC           9
#define rx_x1_status0_operationModes_PBypass               10
#define rx_x1_status0_operationModes_PBypass_nDSK          11
#define rx_x1_status0_operationModes_ComboCoreMode         12
#define rx_x1_status0_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: rx_x1_status0_actualSpeeds
 */
#define rx_x1_status0_actualSpeeds_dr_10M                  0
#define rx_x1_status0_actualSpeeds_dr_100M                 1
#define rx_x1_status0_actualSpeeds_dr_1G                   2
#define rx_x1_status0_actualSpeeds_dr_2p5G                 3
#define rx_x1_status0_actualSpeeds_dr_5G_X4                4
#define rx_x1_status0_actualSpeeds_dr_6G_X4                5
#define rx_x1_status0_actualSpeeds_dr_10G_HiG              6
#define rx_x1_status0_actualSpeeds_dr_10G_CX4              7
#define rx_x1_status0_actualSpeeds_dr_12G_HiG              8
#define rx_x1_status0_actualSpeeds_dr_12p5G_X4             9
#define rx_x1_status0_actualSpeeds_dr_13G_X4               10
#define rx_x1_status0_actualSpeeds_dr_15G_X4               11
#define rx_x1_status0_actualSpeeds_dr_16G_X4               12
#define rx_x1_status0_actualSpeeds_dr_1G_KX                13
#define rx_x1_status0_actualSpeeds_dr_10G_KX4              14
#define rx_x1_status0_actualSpeeds_dr_10G_KR               15
#define rx_x1_status0_actualSpeeds_dr_5G                   16
#define rx_x1_status0_actualSpeeds_dr_6p4G                 17
#define rx_x1_status0_actualSpeeds_dr_20G_X4               18
#define rx_x1_status0_actualSpeeds_dr_21G_X4               19
#define rx_x1_status0_actualSpeeds_dr_25G_X4               20
#define rx_x1_status0_actualSpeeds_dr_10G_HiG_DXGXS        21
#define rx_x1_status0_actualSpeeds_dr_10G_DXGXS            22
#define rx_x1_status0_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define rx_x1_status0_actualSpeeds_dr_10p5G_DXGXS          24
#define rx_x1_status0_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define rx_x1_status0_actualSpeeds_dr_12p773G_DXGXS        26
#define rx_x1_status0_actualSpeeds_dr_10G_XFI              27
#define rx_x1_status0_actualSpeeds_dr_40G                  28
#define rx_x1_status0_actualSpeeds_dr_20G_HiG_DXGXS        29
#define rx_x1_status0_actualSpeeds_dr_20G_DXGXS            30
#define rx_x1_status0_actualSpeeds_dr_10G_SFI              31
#define rx_x1_status0_actualSpeeds_dr_31p5G                32
#define rx_x1_status0_actualSpeeds_dr_32p7G                33
#define rx_x1_status0_actualSpeeds_dr_20G_SCR              34
#define rx_x1_status0_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define rx_x1_status0_actualSpeeds_dr_10G_DXGXS_SCR        36
#define rx_x1_status0_actualSpeeds_dr_12G_R2               37
#define rx_x1_status0_actualSpeeds_dr_10G_X2               38
#define rx_x1_status0_actualSpeeds_dr_40G_KR4              39
#define rx_x1_status0_actualSpeeds_dr_40G_CR4              40
#define rx_x1_status0_actualSpeeds_dr_100G_CR10            41
#define rx_x1_status0_actualSpeeds_dr_15p75G_DXGXS         44
#define rx_x1_status0_actualSpeeds_dr_20G_KR2              57
#define rx_x1_status0_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: rx_x1_status0_actualSpeedsMisc1
 */
#define rx_x1_status0_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define rx_x1_status0_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define rx_x1_status0_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define rx_x1_status0_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define rx_x1_status0_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define rx_x1_status0_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define rx_x1_status0_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define rx_x1_status0_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define rx_x1_status0_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define rx_x1_status0_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define rx_x1_status0_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define rx_x1_status0_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define rx_x1_status0_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define rx_x1_status0_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define rx_x1_status0_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define rx_x1_status0_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: rx_x1_status0_IndLaneModes
 */
#define rx_x1_status0_IndLaneModes_SWSDR_div2              0
#define rx_x1_status0_IndLaneModes_SWSDR_div1              1
#define rx_x1_status0_IndLaneModes_DWSDR_div2              2
#define rx_x1_status0_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: rx_x1_status0_prbsSelect
 */
#define rx_x1_status0_prbsSelect_prbs7                     0
#define rx_x1_status0_prbsSelect_prbs15                    1
#define rx_x1_status0_prbsSelect_prbs23                    2
#define rx_x1_status0_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: rx_x1_status0_vcoDivider
 */
#define rx_x1_status0_vcoDivider_div32                     0
#define rx_x1_status0_vcoDivider_div36                     1
#define rx_x1_status0_vcoDivider_div40                     2
#define rx_x1_status0_vcoDivider_div42                     3
#define rx_x1_status0_vcoDivider_div48                     4
#define rx_x1_status0_vcoDivider_div50                     5
#define rx_x1_status0_vcoDivider_div52                     6
#define rx_x1_status0_vcoDivider_div54                     7
#define rx_x1_status0_vcoDivider_div60                     8
#define rx_x1_status0_vcoDivider_div64                     9
#define rx_x1_status0_vcoDivider_div66                     10
#define rx_x1_status0_vcoDivider_div68                     11
#define rx_x1_status0_vcoDivider_div70                     12
#define rx_x1_status0_vcoDivider_div80                     13
#define rx_x1_status0_vcoDivider_div92                     14
#define rx_x1_status0_vcoDivider_div100                    15

/****************************************************************************
 * Enums: rx_x1_status0_refClkSelect
 */
#define rx_x1_status0_refClkSelect_clk_25MHz               0
#define rx_x1_status0_refClkSelect_clk_100MHz              1
#define rx_x1_status0_refClkSelect_clk_125MHz              2
#define rx_x1_status0_refClkSelect_clk_156p25MHz           3
#define rx_x1_status0_refClkSelect_clk_187p5MHz            4
#define rx_x1_status0_refClkSelect_clk_161p25Mhz           5
#define rx_x1_status0_refClkSelect_clk_50Mhz               6
#define rx_x1_status0_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: rx_x1_status0_aerMMDdevTypeSelect
 */
#define rx_x1_status0_aerMMDdevTypeSelect_combo_core       0
#define rx_x1_status0_aerMMDdevTypeSelect_PMA_PMD          1
#define rx_x1_status0_aerMMDdevTypeSelect_PCS              3
#define rx_x1_status0_aerMMDdevTypeSelect_PHY              4
#define rx_x1_status0_aerMMDdevTypeSelect_DTE              5
#define rx_x1_status0_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: rx_x1_status0_aerMMDportSelect
 */
#define rx_x1_status0_aerMMDportSelect_ln0                 0
#define rx_x1_status0_aerMMDportSelect_ln1                 1
#define rx_x1_status0_aerMMDportSelect_ln2                 2
#define rx_x1_status0_aerMMDportSelect_ln3                 3
#define rx_x1_status0_aerMMDportSelect_BCST_ln0_1_2_3      511
#define rx_x1_status0_aerMMDportSelect_BCST_ln0_1          512
#define rx_x1_status0_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: rx_x1_status0_firmwareModeSelect
 */
#define rx_x1_status0_firmwareModeSelect_DEFAULT           0
#define rx_x1_status0_firmwareModeSelect_SFP_OPT_LR        1
#define rx_x1_status0_firmwareModeSelect_SFP_DAC           2
#define rx_x1_status0_firmwareModeSelect_XLAUI             3
#define rx_x1_status0_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: rx_x1_status0_tempIdxSelect
 */
#define rx_x1_status0_tempIdxSelect_LTE__22p9C             15
#define rx_x1_status0_tempIdxSelect_LTE__12p6C             14
#define rx_x1_status0_tempIdxSelect_LTE__3p0C              13
#define rx_x1_status0_tempIdxSelect_LTE_6p7C               12
#define rx_x1_status0_tempIdxSelect_LTE_16p4C              11
#define rx_x1_status0_tempIdxSelect_LTE_26p6C              10
#define rx_x1_status0_tempIdxSelect_LTE_36p3C              9
#define rx_x1_status0_tempIdxSelect_LTE_46p0C              8
#define rx_x1_status0_tempIdxSelect_LTE_56p2C              7
#define rx_x1_status0_tempIdxSelect_LTE_65p9C              6
#define rx_x1_status0_tempIdxSelect_LTE_75p6C              5
#define rx_x1_status0_tempIdxSelect_LTE_85p3C              4
#define rx_x1_status0_tempIdxSelect_LTE_95p5C              3
#define rx_x1_status0_tempIdxSelect_LTE_105p2C             2
#define rx_x1_status0_tempIdxSelect_LTE_114p9C             1
#define rx_x1_status0_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: rx_x1_status0_port_mode
 */
#define rx_x1_status0_port_mode_QUAD_PORT                  0
#define rx_x1_status0_port_mode_TRI_1_PORT                 1
#define rx_x1_status0_port_mode_TRI_2_PORT                 2
#define rx_x1_status0_port_mode_DUAL_PORT                  3
#define rx_x1_status0_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: rx_x1_status0_rev_letter_enum
 */
#define rx_x1_status0_rev_letter_enum_REV_A                0
#define rx_x1_status0_rev_letter_enum_REV_B                1
#define rx_x1_status0_rev_letter_enum_REV_C                2
#define rx_x1_status0_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: rx_x1_status0_rev_number_enum
 */
#define rx_x1_status0_rev_number_enum_REV_0                0
#define rx_x1_status0_rev_number_enum_REV_1                1
#define rx_x1_status0_rev_number_enum_REV_2                2
#define rx_x1_status0_rev_number_enum_REV_3                3
#define rx_x1_status0_rev_number_enum_REV_4                4
#define rx_x1_status0_rev_number_enum_REV_5                5
#define rx_x1_status0_rev_number_enum_REV_6                6
#define rx_x1_status0_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: rx_x1_status0_bonding_enum
 */
#define rx_x1_status0_bonding_enum_WIRE_BOND               0
#define rx_x1_status0_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: rx_x1_status0_tech_process
 */
#define rx_x1_status0_tech_process_PROCESS_90NM            0
#define rx_x1_status0_tech_process_PROCESS_65NM            1
#define rx_x1_status0_tech_process_PROCESS_40NM            2
#define rx_x1_status0_tech_process_PROCESS_28NM            3
#define rx_x1_status0_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: rx_x1_status0_model_num
 */
#define rx_x1_status0_model_num_SERDES_CL73                0
#define rx_x1_status0_model_num_XGXS_16G                   1
#define rx_x1_status0_model_num_HYPERCORE                  2
#define rx_x1_status0_model_num_HYPERLITE                  3
#define rx_x1_status0_model_num_PCIE_G2_PIPE               4
#define rx_x1_status0_model_num_SERDES_1p25GBd             5
#define rx_x1_status0_model_num_SATA2                      6
#define rx_x1_status0_model_num_QSGMII                     7
#define rx_x1_status0_model_num_XGXS10G                    8
#define rx_x1_status0_model_num_WARPCORE                   9
#define rx_x1_status0_model_num_XFICORE                    10
#define rx_x1_status0_model_num_RXFI                       11
#define rx_x1_status0_model_num_WARPLITE                   12
#define rx_x1_status0_model_num_PENTACORE                  13
#define rx_x1_status0_model_num_ESM                        14
#define rx_x1_status0_model_num_QUAD_SGMII                 15
#define rx_x1_status0_model_num_WARPCORE_3                 16
#define rx_x1_status0_model_num_TSC                        17
#define rx_x1_status0_model_num_TSC4E                      18
#define rx_x1_status0_model_num_TSC12E                     19
#define rx_x1_status0_model_num_TSC4F                      20
#define rx_x1_status0_model_num_TSC4F_GEN2                 21
#define rx_x1_status0_model_num_XGXS_CL73_90NM             29
#define rx_x1_status0_model_num_SERDES_CL73_90NM           30
#define rx_x1_status0_model_num_WARPCORE3                  32
#define rx_x1_status0_model_num_WARPCORE4_TSC              33
#define rx_x1_status0_model_num_RXAUI                      34

/****************************************************************************
 * Enums: rx_x1_status0_payload
 */
#define rx_x1_status0_payload_REPEAT_2_BYTES               0
#define rx_x1_status0_payload_RAMPING                      1
#define rx_x1_status0_payload_CL48_CRPAT                   2
#define rx_x1_status0_payload_CL48_CJPAT                   3
#define rx_x1_status0_payload_CL36_LONG_CRPAT              4
#define rx_x1_status0_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: rx_x1_status0_sc
 */
#define rx_x1_status0_sc_S_10G_CR1                         0
#define rx_x1_status0_sc_S_10G_KR1                         1
#define rx_x1_status0_sc_S_10G_X1                          2
#define rx_x1_status0_sc_S_10G_HG2_CR1                     4
#define rx_x1_status0_sc_S_10G_HG2_KR1                     5
#define rx_x1_status0_sc_S_10G_HG2_X1                      6
#define rx_x1_status0_sc_S_20G_CR1                         8
#define rx_x1_status0_sc_S_20G_KR1                         9
#define rx_x1_status0_sc_S_20G_X1                          10
#define rx_x1_status0_sc_S_20G_HG2_CR1                     12
#define rx_x1_status0_sc_S_20G_HG2_KR1                     13
#define rx_x1_status0_sc_S_20G_HG2_X1                      14
#define rx_x1_status0_sc_S_25G_CR1                         16
#define rx_x1_status0_sc_S_25G_KR1                         17
#define rx_x1_status0_sc_S_25G_X1                          18
#define rx_x1_status0_sc_S_25G_HG2_CR1                     20
#define rx_x1_status0_sc_S_25G_HG2_KR1                     21
#define rx_x1_status0_sc_S_25G_HG2_X1                      22
#define rx_x1_status0_sc_S_20G_CR2                         24
#define rx_x1_status0_sc_S_20G_KR2                         25
#define rx_x1_status0_sc_S_20G_X2                          26
#define rx_x1_status0_sc_S_20G_HG2_CR2                     28
#define rx_x1_status0_sc_S_20G_HG2_KR2                     29
#define rx_x1_status0_sc_S_20G_HG2_X2                      30
#define rx_x1_status0_sc_S_40G_CR2                         32
#define rx_x1_status0_sc_S_40G_KR2                         33
#define rx_x1_status0_sc_S_40G_X2                          34
#define rx_x1_status0_sc_S_40G_HG2_CR2                     36
#define rx_x1_status0_sc_S_40G_HG2_KR2                     37
#define rx_x1_status0_sc_S_40G_HG2_X2                      38
#define rx_x1_status0_sc_S_40G_CR4                         40
#define rx_x1_status0_sc_S_40G_KR4                         41
#define rx_x1_status0_sc_S_40G_X4                          42
#define rx_x1_status0_sc_S_40G_HG2_CR4                     44
#define rx_x1_status0_sc_S_40G_HG2_KR4                     45
#define rx_x1_status0_sc_S_40G_HG2_X4                      46
#define rx_x1_status0_sc_S_50G_CR2                         48
#define rx_x1_status0_sc_S_50G_KR2                         49
#define rx_x1_status0_sc_S_50G_X2                          50
#define rx_x1_status0_sc_S_50G_HG2_CR2                     52
#define rx_x1_status0_sc_S_50G_HG2_KR2                     53
#define rx_x1_status0_sc_S_50G_HG2_X2                      54
#define rx_x1_status0_sc_S_50G_CR4                         56
#define rx_x1_status0_sc_S_50G_KR4                         57
#define rx_x1_status0_sc_S_50G_X4                          58
#define rx_x1_status0_sc_S_50G_HG2_CR4                     60
#define rx_x1_status0_sc_S_50G_HG2_KR4                     61
#define rx_x1_status0_sc_S_50G_HG2_X4                      62
#define rx_x1_status0_sc_S_100G_CR4                        64
#define rx_x1_status0_sc_S_100G_KR4                        65
#define rx_x1_status0_sc_S_100G_X4                         66
#define rx_x1_status0_sc_S_100G_HG2_CR4                    68
#define rx_x1_status0_sc_S_100G_HG2_KR4                    69
#define rx_x1_status0_sc_S_100G_HG2_X4                     70
#define rx_x1_status0_sc_S_CL73_20GVCO                     72
#define rx_x1_status0_sc_S_CL73_25GVCO                     80
#define rx_x1_status0_sc_S_CL36_20GVCO                     88
#define rx_x1_status0_sc_S_CL36_25GVCO                     96
#define rx_x1_status0_sc_S_25G_CR_IEEE                     112
#define rx_x1_status0_sc_S_25G_CRS_IEEE                    113
#define rx_x1_status0_sc_S_25G_KR_IEEE                     114
#define rx_x1_status0_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: rx_x1_status0_t_fifo_modes
 */
#define rx_x1_status0_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define rx_x1_status0_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define rx_x1_status0_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define rx_x1_status0_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: rx_x1_status0_t_enc_modes
 */
#define rx_x1_status0_t_enc_modes_T_ENC_MODE_BYPASS        0
#define rx_x1_status0_t_enc_modes_T_ENC_MODE_CL49          1
#define rx_x1_status0_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: rx_x1_status0_btmx_mode
 */
#define rx_x1_status0_btmx_mode_BS_BTMX_MODE_1to1          0
#define rx_x1_status0_btmx_mode_BS_BTMX_MODE_2to1          1
#define rx_x1_status0_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: rx_x1_status0_t_type_cl82
 */
#define rx_x1_status0_t_type_cl82_T_TYPE_B1                5
#define rx_x1_status0_t_type_cl82_T_TYPE_C                 4
#define rx_x1_status0_t_type_cl82_T_TYPE_S                 3
#define rx_x1_status0_t_type_cl82_T_TYPE_T                 2
#define rx_x1_status0_t_type_cl82_T_TYPE_D                 1
#define rx_x1_status0_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x1_status0_txsm_state_cl82
 */
#define rx_x1_status0_txsm_state_cl82_TX_HIG_END           6
#define rx_x1_status0_txsm_state_cl82_TX_HIG_START         5
#define rx_x1_status0_txsm_state_cl82_TX_E                 4
#define rx_x1_status0_txsm_state_cl82_TX_T                 3
#define rx_x1_status0_txsm_state_cl82_TX_D                 2
#define rx_x1_status0_txsm_state_cl82_TX_C                 1
#define rx_x1_status0_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: rx_x1_status0_ltxsm_state_cl82
 */
#define rx_x1_status0_ltxsm_state_cl82_TX_HIG_END          64
#define rx_x1_status0_ltxsm_state_cl82_TX_HIG_START        32
#define rx_x1_status0_ltxsm_state_cl82_TX_E                16
#define rx_x1_status0_ltxsm_state_cl82_TX_T                8
#define rx_x1_status0_ltxsm_state_cl82_TX_D                4
#define rx_x1_status0_ltxsm_state_cl82_TX_C                2
#define rx_x1_status0_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: rx_x1_status0_r_type_coded_cl82
 */
#define rx_x1_status0_r_type_coded_cl82_R_TYPE_B1          32
#define rx_x1_status0_r_type_coded_cl82_R_TYPE_C           16
#define rx_x1_status0_r_type_coded_cl82_R_TYPE_S           8
#define rx_x1_status0_r_type_coded_cl82_R_TYPE_T           4
#define rx_x1_status0_r_type_coded_cl82_R_TYPE_D           2
#define rx_x1_status0_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: rx_x1_status0_rxsm_state_cl82
 */
#define rx_x1_status0_rxsm_state_cl82_RX_HIG_END           64
#define rx_x1_status0_rxsm_state_cl82_RX_HIG_START         32
#define rx_x1_status0_rxsm_state_cl82_RX_E                 16
#define rx_x1_status0_rxsm_state_cl82_RX_T                 8
#define rx_x1_status0_rxsm_state_cl82_RX_D                 4
#define rx_x1_status0_rxsm_state_cl82_RX_C                 2
#define rx_x1_status0_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: rx_x1_status0_deskew_state
 */
#define rx_x1_status0_deskew_state_ALIGN_ACQUIRED          2
#define rx_x1_status0_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: rx_x1_status0_os_mode_enum
 */
#define rx_x1_status0_os_mode_enum_OS_MODE_1               0
#define rx_x1_status0_os_mode_enum_OS_MODE_2               1
#define rx_x1_status0_os_mode_enum_OS_MODE_4               2
#define rx_x1_status0_os_mode_enum_OS_MODE_16p5            8
#define rx_x1_status0_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: rx_x1_status0_scr_modes
 */
#define rx_x1_status0_scr_modes_T_SCR_MODE_BYPASS          0
#define rx_x1_status0_scr_modes_T_SCR_MODE_CL49            1
#define rx_x1_status0_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define rx_x1_status0_scr_modes_T_SCR_MODE_100G            3
#define rx_x1_status0_scr_modes_T_SCR_MODE_20G             4
#define rx_x1_status0_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: rx_x1_status0_descr_modes
 */
#define rx_x1_status0_descr_modes_R_DESCR_MODE_BYPASS      0
#define rx_x1_status0_descr_modes_R_DESCR_MODE_CL49        1
#define rx_x1_status0_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: rx_x1_status0_r_dec_tl_mode
 */
#define rx_x1_status0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define rx_x1_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define rx_x1_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x1_status0_r_dec_fsm_mode
 */
#define rx_x1_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x1_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define rx_x1_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x1_status0_r_deskew_mode
 */
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_20G      1
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_100G     4
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x1_status0_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: rx_x1_status0_bs_dist_modes
 */
#define rx_x1_status0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x1_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x1_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x1_status0_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: rx_x1_status0_cl49_t_type
 */
#define rx_x1_status0_cl49_t_type_BAD_T_TYPE               15
#define rx_x1_status0_cl49_t_type_T_TYPE_B0                11
#define rx_x1_status0_cl49_t_type_T_TYPE_OB                10
#define rx_x1_status0_cl49_t_type_T_TYPE_B1                9
#define rx_x1_status0_cl49_t_type_T_TYPE_DB                8
#define rx_x1_status0_cl49_t_type_T_TYPE_FC                7
#define rx_x1_status0_cl49_t_type_T_TYPE_TB                6
#define rx_x1_status0_cl49_t_type_T_TYPE_LI                5
#define rx_x1_status0_cl49_t_type_T_TYPE_C                 4
#define rx_x1_status0_cl49_t_type_T_TYPE_S                 3
#define rx_x1_status0_cl49_t_type_T_TYPE_T                 2
#define rx_x1_status0_cl49_t_type_T_TYPE_D                 1
#define rx_x1_status0_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x1_status0_cl49_txsm_states
 */
#define rx_x1_status0_cl49_txsm_states_TX_HIG_END          7
#define rx_x1_status0_cl49_txsm_states_TX_HIG_START        6
#define rx_x1_status0_cl49_txsm_states_TX_LI               5
#define rx_x1_status0_cl49_txsm_states_TX_E                4
#define rx_x1_status0_cl49_txsm_states_TX_T                3
#define rx_x1_status0_cl49_txsm_states_TX_D                2
#define rx_x1_status0_cl49_txsm_states_TX_C                1
#define rx_x1_status0_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: rx_x1_status0_cl49_ltxsm_states
 */
#define rx_x1_status0_cl49_ltxsm_states_TX_HIG_END         128
#define rx_x1_status0_cl49_ltxsm_states_TX_HIG_START       64
#define rx_x1_status0_cl49_ltxsm_states_TX_LI              32
#define rx_x1_status0_cl49_ltxsm_states_TX_E               16
#define rx_x1_status0_cl49_ltxsm_states_TX_T               8
#define rx_x1_status0_cl49_ltxsm_states_TX_D               4
#define rx_x1_status0_cl49_ltxsm_states_TX_C               2
#define rx_x1_status0_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: rx_x1_status0_burst_error_mode
 */
#define rx_x1_status0_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x1_status0_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x1_status0_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x1_status0_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x1_status0_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x1_status0_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x1_status0_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x1_status0_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x1_status0_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x1_status0_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x1_status0_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x1_status0_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x1_status0_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x1_status0_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x1_status0_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x1_status0_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x1_status0_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x1_status0_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x1_status0_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x1_status0_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x1_status0_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x1_status0_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x1_status0_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x1_status0_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x1_status0_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x1_status0_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x1_status0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x1_status0_bermon_state
 */
#define rx_x1_status0_bermon_state_HI_BER                  4
#define rx_x1_status0_bermon_state_GOOD_BER                3
#define rx_x1_status0_bermon_state_BER_TEST_SH             2
#define rx_x1_status0_bermon_state_START_TIMER             1
#define rx_x1_status0_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: rx_x1_status0_rxsm_state_cl49
 */
#define rx_x1_status0_rxsm_state_cl49_RX_HIG_END           128
#define rx_x1_status0_rxsm_state_cl49_RX_HIG_START         64
#define rx_x1_status0_rxsm_state_cl49_RX_LI                32
#define rx_x1_status0_rxsm_state_cl49_RX_E                 16
#define rx_x1_status0_rxsm_state_cl49_RX_T                 8
#define rx_x1_status0_rxsm_state_cl49_RX_D                 4
#define rx_x1_status0_rxsm_state_cl49_RX_C                 2
#define rx_x1_status0_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: rx_x1_status0_r_type
 */
#define rx_x1_status0_r_type_BAD_R_TYPE                    15
#define rx_x1_status0_r_type_R_TYPE_B0                     11
#define rx_x1_status0_r_type_R_TYPE_OB                     10
#define rx_x1_status0_r_type_R_TYPE_B1                     9
#define rx_x1_status0_r_type_R_TYPE_DB                     8
#define rx_x1_status0_r_type_R_TYPE_FC                     7
#define rx_x1_status0_r_type_R_TYPE_TB                     6
#define rx_x1_status0_r_type_R_TYPE_LI                     5
#define rx_x1_status0_r_type_R_TYPE_C                      4
#define rx_x1_status0_r_type_R_TYPE_S                      3
#define rx_x1_status0_r_type_R_TYPE_T                      2
#define rx_x1_status0_r_type_R_TYPE_D                      1
#define rx_x1_status0_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: rx_x1_status0_am_lock_state
 */
#define rx_x1_status0_am_lock_state_INVALID_AM             512
#define rx_x1_status0_am_lock_state_GOOD_AM                256
#define rx_x1_status0_am_lock_state_COMP_AM                128
#define rx_x1_status0_am_lock_state_TIMER_2                64
#define rx_x1_status0_am_lock_state_AM_2_GOOD              32
#define rx_x1_status0_am_lock_state_COMP_2ND               16
#define rx_x1_status0_am_lock_state_TIMER_1                8
#define rx_x1_status0_am_lock_state_FIND_1ST               4
#define rx_x1_status0_am_lock_state_AM_RESET_CNT           2
#define rx_x1_status0_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: rx_x1_status0_msg_selector
 */
#define rx_x1_status0_msg_selector_RESERVED                0
#define rx_x1_status0_msg_selector_VALUE_802p3             1
#define rx_x1_status0_msg_selector_VALUE_802p9             2
#define rx_x1_status0_msg_selector_VALUE_802p5             3
#define rx_x1_status0_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: rx_x1_status0_synce_enum
 */
#define rx_x1_status0_synce_enum_SYNCE_NO_DIV              0
#define rx_x1_status0_synce_enum_SYNCE_DIV_7               1
#define rx_x1_status0_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: rx_x1_status0_synce_enum_stage0
 */
#define rx_x1_status0_synce_enum_stage0_SYNCE_NO_DIV       0
#define rx_x1_status0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x1_status0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x1_status0_cl91_sync_state
 */
#define rx_x1_status0_cl91_sync_state_FIND_1ST             0
#define rx_x1_status0_cl91_sync_state_COUNT_NEXT           1
#define rx_x1_status0_cl91_sync_state_COMP_2ND             2
#define rx_x1_status0_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: rx_x1_status0_cl91_algn_state
 */
#define rx_x1_status0_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define rx_x1_status0_cl91_algn_state_DESKEW               1
#define rx_x1_status0_cl91_algn_state_DESKEW_FAIL          2
#define rx_x1_status0_cl91_algn_state_ALIGN_ACQUIRED       3
#define rx_x1_status0_cl91_algn_state_CW_GOOD              4
#define rx_x1_status0_cl91_algn_state_CW_BAD               5
#define rx_x1_status0_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: rx_x1_status0_fec_sel_override
 */
#define rx_x1_status0_fec_sel_override_NO_OVERRIDE         0
#define rx_x1_status0_fec_sel_override_NO_FEC              1
#define rx_x1_status0_fec_sel_override_FEC_CL74            2
#define rx_x1_status0_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: rx_x1_status0_cl91_blksync_mode
 */
#define rx_x1_status0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x1_status0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x1_status0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x1_status0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x1_status0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x1_status0_r_merge_mode
 */
#define rx_x1_status0_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define rx_x1_status0_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define rx_x1_status0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x1_status0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x1_status0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x1_status0_r_tc_mode
 */
#define rx_x1_status0_r_tc_mode_R_TC_MODE_SINGLE           0
#define rx_x1_status0_r_tc_mode_R_TC_MODE_DUAL             1
#define rx_x1_status0_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: rx_x1_status0_r_tc_out_mode
 */
#define rx_x1_status0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define rx_x1_status0_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define rx_x1_status0_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: rx_x1_status0_cl91_fec_mode
 */
#define rx_x1_status0_cl91_fec_mode_NO_CL91_FEC            0
#define rx_x1_status0_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define rx_x1_status0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x1_status0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x1_status0_cl91_fec_mode_CL91_QUAD_LANE         4
#define rx_x1_status0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x1_status0_am_spacing_mul
 */
#define rx_x1_status0_am_spacing_mul_AM_SPACING_MUL_2      0
#define rx_x1_status0_am_spacing_mul_AM_SPACING_MUL_4      1
#define rx_x1_status0_am_spacing_mul_AM_SPACING_MUL_5      2
#define rx_x1_status0_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl36TxEEEStates_l
 */
#define rx_x4_cl91_status0_cl36TxEEEStates_l_TX_REFRESH    8
#define rx_x4_cl91_status0_cl36TxEEEStates_l_TX_QUIET      4
#define rx_x4_cl91_status0_cl36TxEEEStates_l_TX_SLEEP      2
#define rx_x4_cl91_status0_cl36TxEEEStates_l_TX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl36TxEEEStates_c
 */
#define rx_x4_cl91_status0_cl36TxEEEStates_c_TX_REFRESH    3
#define rx_x4_cl91_status0_cl36TxEEEStates_c_TX_QUIET      2
#define rx_x4_cl91_status0_cl36TxEEEStates_c_TX_SLEEP      1
#define rx_x4_cl91_status0_cl36TxEEEStates_c_TX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49TxEEEStates_l
 */
#define rx_x4_cl91_status0_cl49TxEEEStates_l_SCR_RESET_2   64
#define rx_x4_cl91_status0_cl49TxEEEStates_l_SCR_RESET_1   32
#define rx_x4_cl91_status0_cl49TxEEEStates_l_TX_WAKE       16
#define rx_x4_cl91_status0_cl49TxEEEStates_l_TX_REFRESH    8
#define rx_x4_cl91_status0_cl49TxEEEStates_l_TX_QUIET      4
#define rx_x4_cl91_status0_cl49TxEEEStates_l_TX_SLEEP      2
#define rx_x4_cl91_status0_cl49TxEEEStates_l_TX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_fec_req_enum
 */
#define rx_x4_cl91_status0_fec_req_enum_FEC_not_supported  0
#define rx_x4_cl91_status0_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_cl91_status0_fec_req_enum_invalid_setting    2
#define rx_x4_cl91_status0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl73_pause_enum
 */
#define rx_x4_cl91_status0_cl73_pause_enum_No_PAUSE_ability 0
#define rx_x4_cl91_status0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_cl91_status0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_cl91_status0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49TxEEEStates_c
 */
#define rx_x4_cl91_status0_cl49TxEEEStates_c_SCR_RESET_2   6
#define rx_x4_cl91_status0_cl49TxEEEStates_c_SCR_RESET_1   5
#define rx_x4_cl91_status0_cl49TxEEEStates_c_TX_WAKE       4
#define rx_x4_cl91_status0_cl49TxEEEStates_c_TX_REFRESH    3
#define rx_x4_cl91_status0_cl49TxEEEStates_c_TX_QUIET      2
#define rx_x4_cl91_status0_cl49TxEEEStates_c_TX_SLEEP      1
#define rx_x4_cl91_status0_cl49TxEEEStates_c_TX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl36RxEEEStates_l
 */
#define rx_x4_cl91_status0_cl36RxEEEStates_l_RX_LINK_FAIL  32
#define rx_x4_cl91_status0_cl36RxEEEStates_l_RX_WTF        16
#define rx_x4_cl91_status0_cl36RxEEEStates_l_RX_WAKE       8
#define rx_x4_cl91_status0_cl36RxEEEStates_l_RX_QUIET      4
#define rx_x4_cl91_status0_cl36RxEEEStates_l_RX_SLEEP      2
#define rx_x4_cl91_status0_cl36RxEEEStates_l_RX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl36RxEEEStates_c
 */
#define rx_x4_cl91_status0_cl36RxEEEStates_c_RX_LINK_FAIL  5
#define rx_x4_cl91_status0_cl36RxEEEStates_c_RX_WTF        4
#define rx_x4_cl91_status0_cl36RxEEEStates_c_RX_WAKE       3
#define rx_x4_cl91_status0_cl36RxEEEStates_c_RX_QUIET      2
#define rx_x4_cl91_status0_cl36RxEEEStates_c_RX_SLEEP      1
#define rx_x4_cl91_status0_cl36RxEEEStates_c_RX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49RxEEEStates_l
 */
#define rx_x4_cl91_status0_cl49RxEEEStates_l_RX_LINK_FAIL  32
#define rx_x4_cl91_status0_cl49RxEEEStates_l_RX_WTF        16
#define rx_x4_cl91_status0_cl49RxEEEStates_l_RX_WAKE       8
#define rx_x4_cl91_status0_cl49RxEEEStates_l_RX_QUIET      4
#define rx_x4_cl91_status0_cl49RxEEEStates_l_RX_SLEEP      2
#define rx_x4_cl91_status0_cl49RxEEEStates_l_RX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49RxEEEStates_c
 */
#define rx_x4_cl91_status0_cl49RxEEEStates_c_RX_LINK_FAIL  5
#define rx_x4_cl91_status0_cl49RxEEEStates_c_RX_WTF        4
#define rx_x4_cl91_status0_cl49RxEEEStates_c_RX_WAKE       3
#define rx_x4_cl91_status0_cl49RxEEEStates_c_RX_QUIET      2
#define rx_x4_cl91_status0_cl49RxEEEStates_c_RX_SLEEP      1
#define rx_x4_cl91_status0_cl49RxEEEStates_c_RX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl48TxEEEStates_l
 */
#define rx_x4_cl91_status0_cl48TxEEEStates_l_TX_REFRESH    8
#define rx_x4_cl91_status0_cl48TxEEEStates_l_TX_QUIET      4
#define rx_x4_cl91_status0_cl48TxEEEStates_l_TX_SLEEP      2
#define rx_x4_cl91_status0_cl48TxEEEStates_l_TX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl48TxEEEStates_c
 */
#define rx_x4_cl91_status0_cl48TxEEEStates_c_TX_REFRESH    3
#define rx_x4_cl91_status0_cl48TxEEEStates_c_TX_QUIET      2
#define rx_x4_cl91_status0_cl48TxEEEStates_c_TX_SLEEP      1
#define rx_x4_cl91_status0_cl48TxEEEStates_c_TX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl48RxEEEStates_l
 */
#define rx_x4_cl91_status0_cl48RxEEEStates_l_RX_LINK_FAIL  32
#define rx_x4_cl91_status0_cl48RxEEEStates_l_RX_WAKE       16
#define rx_x4_cl91_status0_cl48RxEEEStates_l_RX_QUIET      8
#define rx_x4_cl91_status0_cl48RxEEEStates_l_RX_DEACT      4
#define rx_x4_cl91_status0_cl48RxEEEStates_l_RX_SLEEP      2
#define rx_x4_cl91_status0_cl48RxEEEStates_l_RX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl48RxEEEStates_c
 */
#define rx_x4_cl91_status0_cl48RxEEEStates_c_RX_LINK_FAIL  5
#define rx_x4_cl91_status0_cl48RxEEEStates_c_RX_WAKE       4
#define rx_x4_cl91_status0_cl48RxEEEStates_c_RX_QUIET      3
#define rx_x4_cl91_status0_cl48RxEEEStates_c_RX_DEACT      2
#define rx_x4_cl91_status0_cl48RxEEEStates_c_RX_SLEEP      1
#define rx_x4_cl91_status0_cl48RxEEEStates_c_RX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_IQP_Options
 */
#define rx_x4_cl91_status0_IQP_Options_i50uA               0
#define rx_x4_cl91_status0_IQP_Options_i100uA              1
#define rx_x4_cl91_status0_IQP_Options_i150uA              2
#define rx_x4_cl91_status0_IQP_Options_i200uA              3
#define rx_x4_cl91_status0_IQP_Options_i250uA              4
#define rx_x4_cl91_status0_IQP_Options_i300uA              5
#define rx_x4_cl91_status0_IQP_Options_i350uA              6
#define rx_x4_cl91_status0_IQP_Options_i400uA              7
#define rx_x4_cl91_status0_IQP_Options_i450uA              8
#define rx_x4_cl91_status0_IQP_Options_i500uA              9
#define rx_x4_cl91_status0_IQP_Options_i550uA              10
#define rx_x4_cl91_status0_IQP_Options_i600uA              11
#define rx_x4_cl91_status0_IQP_Options_i650uA              12
#define rx_x4_cl91_status0_IQP_Options_i700uA              13
#define rx_x4_cl91_status0_IQP_Options_i750uA              14
#define rx_x4_cl91_status0_IQP_Options_i800uA              15

/****************************************************************************
 * Enums: rx_x4_cl91_status0_IDriver_Options
 */
#define rx_x4_cl91_status0_IDriver_Options_v680mV          0
#define rx_x4_cl91_status0_IDriver_Options_v730mV          1
#define rx_x4_cl91_status0_IDriver_Options_v780mV          2
#define rx_x4_cl91_status0_IDriver_Options_v830mV          3
#define rx_x4_cl91_status0_IDriver_Options_v880mV          4
#define rx_x4_cl91_status0_IDriver_Options_v930mV          5
#define rx_x4_cl91_status0_IDriver_Options_v980mV          6
#define rx_x4_cl91_status0_IDriver_Options_v1010mV         7
#define rx_x4_cl91_status0_IDriver_Options_v1040mV         8
#define rx_x4_cl91_status0_IDriver_Options_v1060mV         9
#define rx_x4_cl91_status0_IDriver_Options_v1070mV         10
#define rx_x4_cl91_status0_IDriver_Options_v1080mV         11
#define rx_x4_cl91_status0_IDriver_Options_v1085mV         12
#define rx_x4_cl91_status0_IDriver_Options_v1090mV         13
#define rx_x4_cl91_status0_IDriver_Options_v1095mV         14
#define rx_x4_cl91_status0_IDriver_Options_v1100mV         15

/****************************************************************************
 * Enums: rx_x4_cl91_status0_operationModes
 */
#define rx_x4_cl91_status0_operationModes_XGXS             0
#define rx_x4_cl91_status0_operationModes_XGXG_nCC         1
#define rx_x4_cl91_status0_operationModes_Indlane_OS8      4
#define rx_x4_cl91_status0_operationModes_IndLane_OS5      5
#define rx_x4_cl91_status0_operationModes_PCI              7
#define rx_x4_cl91_status0_operationModes_XGXS_nLQ         8
#define rx_x4_cl91_status0_operationModes_XGXS_nLQnCC      9
#define rx_x4_cl91_status0_operationModes_PBypass          10
#define rx_x4_cl91_status0_operationModes_PBypass_nDSK     11
#define rx_x4_cl91_status0_operationModes_ComboCoreMode    12
#define rx_x4_cl91_status0_operationModes_Clocks_off       15

/****************************************************************************
 * Enums: rx_x4_cl91_status0_actualSpeeds
 */
#define rx_x4_cl91_status0_actualSpeeds_dr_10M             0
#define rx_x4_cl91_status0_actualSpeeds_dr_100M            1
#define rx_x4_cl91_status0_actualSpeeds_dr_1G              2
#define rx_x4_cl91_status0_actualSpeeds_dr_2p5G            3
#define rx_x4_cl91_status0_actualSpeeds_dr_5G_X4           4
#define rx_x4_cl91_status0_actualSpeeds_dr_6G_X4           5
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_HiG         6
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_CX4         7
#define rx_x4_cl91_status0_actualSpeeds_dr_12G_HiG         8
#define rx_x4_cl91_status0_actualSpeeds_dr_12p5G_X4        9
#define rx_x4_cl91_status0_actualSpeeds_dr_13G_X4          10
#define rx_x4_cl91_status0_actualSpeeds_dr_15G_X4          11
#define rx_x4_cl91_status0_actualSpeeds_dr_16G_X4          12
#define rx_x4_cl91_status0_actualSpeeds_dr_1G_KX           13
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_KX4         14
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_KR          15
#define rx_x4_cl91_status0_actualSpeeds_dr_5G              16
#define rx_x4_cl91_status0_actualSpeeds_dr_6p4G            17
#define rx_x4_cl91_status0_actualSpeeds_dr_20G_X4          18
#define rx_x4_cl91_status0_actualSpeeds_dr_21G_X4          19
#define rx_x4_cl91_status0_actualSpeeds_dr_25G_X4          20
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_HiG_DXGXS   21
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_DXGXS       22
#define rx_x4_cl91_status0_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define rx_x4_cl91_status0_actualSpeeds_dr_10p5G_DXGXS     24
#define rx_x4_cl91_status0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define rx_x4_cl91_status0_actualSpeeds_dr_12p773G_DXGXS   26
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_XFI         27
#define rx_x4_cl91_status0_actualSpeeds_dr_40G             28
#define rx_x4_cl91_status0_actualSpeeds_dr_20G_HiG_DXGXS   29
#define rx_x4_cl91_status0_actualSpeeds_dr_20G_DXGXS       30
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_SFI         31
#define rx_x4_cl91_status0_actualSpeeds_dr_31p5G           32
#define rx_x4_cl91_status0_actualSpeeds_dr_32p7G           33
#define rx_x4_cl91_status0_actualSpeeds_dr_20G_SCR         34
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_DXGXS_SCR   36
#define rx_x4_cl91_status0_actualSpeeds_dr_12G_R2          37
#define rx_x4_cl91_status0_actualSpeeds_dr_10G_X2          38
#define rx_x4_cl91_status0_actualSpeeds_dr_40G_KR4         39
#define rx_x4_cl91_status0_actualSpeeds_dr_40G_CR4         40
#define rx_x4_cl91_status0_actualSpeeds_dr_100G_CR10       41
#define rx_x4_cl91_status0_actualSpeeds_dr_15p75G_DXGXS    44
#define rx_x4_cl91_status0_actualSpeeds_dr_20G_KR2         57
#define rx_x4_cl91_status0_actualSpeeds_dr_20G_CR2         58

/****************************************************************************
 * Enums: rx_x4_cl91_status0_actualSpeedsMisc1
 */
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define rx_x4_cl91_status0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: rx_x4_cl91_status0_IndLaneModes
 */
#define rx_x4_cl91_status0_IndLaneModes_SWSDR_div2         0
#define rx_x4_cl91_status0_IndLaneModes_SWSDR_div1         1
#define rx_x4_cl91_status0_IndLaneModes_DWSDR_div2         2
#define rx_x4_cl91_status0_IndLaneModes_DWSDR_div1         3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_prbsSelect
 */
#define rx_x4_cl91_status0_prbsSelect_prbs7                0
#define rx_x4_cl91_status0_prbsSelect_prbs15               1
#define rx_x4_cl91_status0_prbsSelect_prbs23               2
#define rx_x4_cl91_status0_prbsSelect_prbs31               3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_vcoDivider
 */
#define rx_x4_cl91_status0_vcoDivider_div32                0
#define rx_x4_cl91_status0_vcoDivider_div36                1
#define rx_x4_cl91_status0_vcoDivider_div40                2
#define rx_x4_cl91_status0_vcoDivider_div42                3
#define rx_x4_cl91_status0_vcoDivider_div48                4
#define rx_x4_cl91_status0_vcoDivider_div50                5
#define rx_x4_cl91_status0_vcoDivider_div52                6
#define rx_x4_cl91_status0_vcoDivider_div54                7
#define rx_x4_cl91_status0_vcoDivider_div60                8
#define rx_x4_cl91_status0_vcoDivider_div64                9
#define rx_x4_cl91_status0_vcoDivider_div66                10
#define rx_x4_cl91_status0_vcoDivider_div68                11
#define rx_x4_cl91_status0_vcoDivider_div70                12
#define rx_x4_cl91_status0_vcoDivider_div80                13
#define rx_x4_cl91_status0_vcoDivider_div92                14
#define rx_x4_cl91_status0_vcoDivider_div100               15

/****************************************************************************
 * Enums: rx_x4_cl91_status0_refClkSelect
 */
#define rx_x4_cl91_status0_refClkSelect_clk_25MHz          0
#define rx_x4_cl91_status0_refClkSelect_clk_100MHz         1
#define rx_x4_cl91_status0_refClkSelect_clk_125MHz         2
#define rx_x4_cl91_status0_refClkSelect_clk_156p25MHz      3
#define rx_x4_cl91_status0_refClkSelect_clk_187p5MHz       4
#define rx_x4_cl91_status0_refClkSelect_clk_161p25Mhz      5
#define rx_x4_cl91_status0_refClkSelect_clk_50Mhz          6
#define rx_x4_cl91_status0_refClkSelect_clk_106p25Mhz      7

/****************************************************************************
 * Enums: rx_x4_cl91_status0_aerMMDdevTypeSelect
 */
#define rx_x4_cl91_status0_aerMMDdevTypeSelect_combo_core  0
#define rx_x4_cl91_status0_aerMMDdevTypeSelect_PMA_PMD     1
#define rx_x4_cl91_status0_aerMMDdevTypeSelect_PCS         3
#define rx_x4_cl91_status0_aerMMDdevTypeSelect_PHY         4
#define rx_x4_cl91_status0_aerMMDdevTypeSelect_DTE         5
#define rx_x4_cl91_status0_aerMMDdevTypeSelect_CL73_AN     7

/****************************************************************************
 * Enums: rx_x4_cl91_status0_aerMMDportSelect
 */
#define rx_x4_cl91_status0_aerMMDportSelect_ln0            0
#define rx_x4_cl91_status0_aerMMDportSelect_ln1            1
#define rx_x4_cl91_status0_aerMMDportSelect_ln2            2
#define rx_x4_cl91_status0_aerMMDportSelect_ln3            3
#define rx_x4_cl91_status0_aerMMDportSelect_BCST_ln0_1_2_3 511
#define rx_x4_cl91_status0_aerMMDportSelect_BCST_ln0_1     512
#define rx_x4_cl91_status0_aerMMDportSelect_BCST_ln2_3     513

/****************************************************************************
 * Enums: rx_x4_cl91_status0_firmwareModeSelect
 */
#define rx_x4_cl91_status0_firmwareModeSelect_DEFAULT      0
#define rx_x4_cl91_status0_firmwareModeSelect_SFP_OPT_LR   1
#define rx_x4_cl91_status0_firmwareModeSelect_SFP_DAC      2
#define rx_x4_cl91_status0_firmwareModeSelect_XLAUI        3
#define rx_x4_cl91_status0_firmwareModeSelect_LONG_CH_6G   4

/****************************************************************************
 * Enums: rx_x4_cl91_status0_tempIdxSelect
 */
#define rx_x4_cl91_status0_tempIdxSelect_LTE__22p9C        15
#define rx_x4_cl91_status0_tempIdxSelect_LTE__12p6C        14
#define rx_x4_cl91_status0_tempIdxSelect_LTE__3p0C         13
#define rx_x4_cl91_status0_tempIdxSelect_LTE_6p7C          12
#define rx_x4_cl91_status0_tempIdxSelect_LTE_16p4C         11
#define rx_x4_cl91_status0_tempIdxSelect_LTE_26p6C         10
#define rx_x4_cl91_status0_tempIdxSelect_LTE_36p3C         9
#define rx_x4_cl91_status0_tempIdxSelect_LTE_46p0C         8
#define rx_x4_cl91_status0_tempIdxSelect_LTE_56p2C         7
#define rx_x4_cl91_status0_tempIdxSelect_LTE_65p9C         6
#define rx_x4_cl91_status0_tempIdxSelect_LTE_75p6C         5
#define rx_x4_cl91_status0_tempIdxSelect_LTE_85p3C         4
#define rx_x4_cl91_status0_tempIdxSelect_LTE_95p5C         3
#define rx_x4_cl91_status0_tempIdxSelect_LTE_105p2C        2
#define rx_x4_cl91_status0_tempIdxSelect_LTE_114p9C        1
#define rx_x4_cl91_status0_tempIdxSelect_LTE_125p1C        0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_port_mode
 */
#define rx_x4_cl91_status0_port_mode_QUAD_PORT             0
#define rx_x4_cl91_status0_port_mode_TRI_1_PORT            1
#define rx_x4_cl91_status0_port_mode_TRI_2_PORT            2
#define rx_x4_cl91_status0_port_mode_DUAL_PORT             3
#define rx_x4_cl91_status0_port_mode_SINGLE_PORT           4

/****************************************************************************
 * Enums: rx_x4_cl91_status0_rev_letter_enum
 */
#define rx_x4_cl91_status0_rev_letter_enum_REV_A           0
#define rx_x4_cl91_status0_rev_letter_enum_REV_B           1
#define rx_x4_cl91_status0_rev_letter_enum_REV_C           2
#define rx_x4_cl91_status0_rev_letter_enum_REV_D           3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_rev_number_enum
 */
#define rx_x4_cl91_status0_rev_number_enum_REV_0           0
#define rx_x4_cl91_status0_rev_number_enum_REV_1           1
#define rx_x4_cl91_status0_rev_number_enum_REV_2           2
#define rx_x4_cl91_status0_rev_number_enum_REV_3           3
#define rx_x4_cl91_status0_rev_number_enum_REV_4           4
#define rx_x4_cl91_status0_rev_number_enum_REV_5           5
#define rx_x4_cl91_status0_rev_number_enum_REV_6           6
#define rx_x4_cl91_status0_rev_number_enum_REV_7           7

/****************************************************************************
 * Enums: rx_x4_cl91_status0_bonding_enum
 */
#define rx_x4_cl91_status0_bonding_enum_WIRE_BOND          0
#define rx_x4_cl91_status0_bonding_enum_FLIP_CHIP          1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_tech_process
 */
#define rx_x4_cl91_status0_tech_process_PROCESS_90NM       0
#define rx_x4_cl91_status0_tech_process_PROCESS_65NM       1
#define rx_x4_cl91_status0_tech_process_PROCESS_40NM       2
#define rx_x4_cl91_status0_tech_process_PROCESS_28NM       3
#define rx_x4_cl91_status0_tech_process_PROCESS_16NM       4

/****************************************************************************
 * Enums: rx_x4_cl91_status0_model_num
 */
#define rx_x4_cl91_status0_model_num_SERDES_CL73           0
#define rx_x4_cl91_status0_model_num_XGXS_16G              1
#define rx_x4_cl91_status0_model_num_HYPERCORE             2
#define rx_x4_cl91_status0_model_num_HYPERLITE             3
#define rx_x4_cl91_status0_model_num_PCIE_G2_PIPE          4
#define rx_x4_cl91_status0_model_num_SERDES_1p25GBd        5
#define rx_x4_cl91_status0_model_num_SATA2                 6
#define rx_x4_cl91_status0_model_num_QSGMII                7
#define rx_x4_cl91_status0_model_num_XGXS10G               8
#define rx_x4_cl91_status0_model_num_WARPCORE              9
#define rx_x4_cl91_status0_model_num_XFICORE               10
#define rx_x4_cl91_status0_model_num_RXFI                  11
#define rx_x4_cl91_status0_model_num_WARPLITE              12
#define rx_x4_cl91_status0_model_num_PENTACORE             13
#define rx_x4_cl91_status0_model_num_ESM                   14
#define rx_x4_cl91_status0_model_num_QUAD_SGMII            15
#define rx_x4_cl91_status0_model_num_WARPCORE_3            16
#define rx_x4_cl91_status0_model_num_TSC                   17
#define rx_x4_cl91_status0_model_num_TSC4E                 18
#define rx_x4_cl91_status0_model_num_TSC12E                19
#define rx_x4_cl91_status0_model_num_TSC4F                 20
#define rx_x4_cl91_status0_model_num_TSC4F_GEN2            21
#define rx_x4_cl91_status0_model_num_XGXS_CL73_90NM        29
#define rx_x4_cl91_status0_model_num_SERDES_CL73_90NM      30
#define rx_x4_cl91_status0_model_num_WARPCORE3             32
#define rx_x4_cl91_status0_model_num_WARPCORE4_TSC         33
#define rx_x4_cl91_status0_model_num_RXAUI                 34

/****************************************************************************
 * Enums: rx_x4_cl91_status0_payload
 */
#define rx_x4_cl91_status0_payload_REPEAT_2_BYTES          0
#define rx_x4_cl91_status0_payload_RAMPING                 1
#define rx_x4_cl91_status0_payload_CL48_CRPAT              2
#define rx_x4_cl91_status0_payload_CL48_CJPAT              3
#define rx_x4_cl91_status0_payload_CL36_LONG_CRPAT         4
#define rx_x4_cl91_status0_payload_CL36_SHORT_CRPAT        5

/****************************************************************************
 * Enums: rx_x4_cl91_status0_sc
 */
#define rx_x4_cl91_status0_sc_S_10G_CR1                    0
#define rx_x4_cl91_status0_sc_S_10G_KR1                    1
#define rx_x4_cl91_status0_sc_S_10G_X1                     2
#define rx_x4_cl91_status0_sc_S_10G_HG2_CR1                4
#define rx_x4_cl91_status0_sc_S_10G_HG2_KR1                5
#define rx_x4_cl91_status0_sc_S_10G_HG2_X1                 6
#define rx_x4_cl91_status0_sc_S_20G_CR1                    8
#define rx_x4_cl91_status0_sc_S_20G_KR1                    9
#define rx_x4_cl91_status0_sc_S_20G_X1                     10
#define rx_x4_cl91_status0_sc_S_20G_HG2_CR1                12
#define rx_x4_cl91_status0_sc_S_20G_HG2_KR1                13
#define rx_x4_cl91_status0_sc_S_20G_HG2_X1                 14
#define rx_x4_cl91_status0_sc_S_25G_CR1                    16
#define rx_x4_cl91_status0_sc_S_25G_KR1                    17
#define rx_x4_cl91_status0_sc_S_25G_X1                     18
#define rx_x4_cl91_status0_sc_S_25G_HG2_CR1                20
#define rx_x4_cl91_status0_sc_S_25G_HG2_KR1                21
#define rx_x4_cl91_status0_sc_S_25G_HG2_X1                 22
#define rx_x4_cl91_status0_sc_S_20G_CR2                    24
#define rx_x4_cl91_status0_sc_S_20G_KR2                    25
#define rx_x4_cl91_status0_sc_S_20G_X2                     26
#define rx_x4_cl91_status0_sc_S_20G_HG2_CR2                28
#define rx_x4_cl91_status0_sc_S_20G_HG2_KR2                29
#define rx_x4_cl91_status0_sc_S_20G_HG2_X2                 30
#define rx_x4_cl91_status0_sc_S_40G_CR2                    32
#define rx_x4_cl91_status0_sc_S_40G_KR2                    33
#define rx_x4_cl91_status0_sc_S_40G_X2                     34
#define rx_x4_cl91_status0_sc_S_40G_HG2_CR2                36
#define rx_x4_cl91_status0_sc_S_40G_HG2_KR2                37
#define rx_x4_cl91_status0_sc_S_40G_HG2_X2                 38
#define rx_x4_cl91_status0_sc_S_40G_CR4                    40
#define rx_x4_cl91_status0_sc_S_40G_KR4                    41
#define rx_x4_cl91_status0_sc_S_40G_X4                     42
#define rx_x4_cl91_status0_sc_S_40G_HG2_CR4                44
#define rx_x4_cl91_status0_sc_S_40G_HG2_KR4                45
#define rx_x4_cl91_status0_sc_S_40G_HG2_X4                 46
#define rx_x4_cl91_status0_sc_S_50G_CR2                    48
#define rx_x4_cl91_status0_sc_S_50G_KR2                    49
#define rx_x4_cl91_status0_sc_S_50G_X2                     50
#define rx_x4_cl91_status0_sc_S_50G_HG2_CR2                52
#define rx_x4_cl91_status0_sc_S_50G_HG2_KR2                53
#define rx_x4_cl91_status0_sc_S_50G_HG2_X2                 54
#define rx_x4_cl91_status0_sc_S_50G_CR4                    56
#define rx_x4_cl91_status0_sc_S_50G_KR4                    57
#define rx_x4_cl91_status0_sc_S_50G_X4                     58
#define rx_x4_cl91_status0_sc_S_50G_HG2_CR4                60
#define rx_x4_cl91_status0_sc_S_50G_HG2_KR4                61
#define rx_x4_cl91_status0_sc_S_50G_HG2_X4                 62
#define rx_x4_cl91_status0_sc_S_100G_CR4                   64
#define rx_x4_cl91_status0_sc_S_100G_KR4                   65
#define rx_x4_cl91_status0_sc_S_100G_X4                    66
#define rx_x4_cl91_status0_sc_S_100G_HG2_CR4               68
#define rx_x4_cl91_status0_sc_S_100G_HG2_KR4               69
#define rx_x4_cl91_status0_sc_S_100G_HG2_X4                70
#define rx_x4_cl91_status0_sc_S_CL73_20GVCO                72
#define rx_x4_cl91_status0_sc_S_CL73_25GVCO                80
#define rx_x4_cl91_status0_sc_S_CL36_20GVCO                88
#define rx_x4_cl91_status0_sc_S_CL36_25GVCO                96
#define rx_x4_cl91_status0_sc_S_25G_CR_IEEE                112
#define rx_x4_cl91_status0_sc_S_25G_CRS_IEEE               113
#define rx_x4_cl91_status0_sc_S_25G_KR_IEEE                114
#define rx_x4_cl91_status0_sc_S_25G_KRS_IEEE               115

/****************************************************************************
 * Enums: rx_x4_cl91_status0_t_fifo_modes
 */
#define rx_x4_cl91_status0_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define rx_x4_cl91_status0_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define rx_x4_cl91_status0_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define rx_x4_cl91_status0_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_t_enc_modes
 */
#define rx_x4_cl91_status0_t_enc_modes_T_ENC_MODE_BYPASS   0
#define rx_x4_cl91_status0_t_enc_modes_T_ENC_MODE_CL49     1
#define rx_x4_cl91_status0_t_enc_modes_T_ENC_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_btmx_mode
 */
#define rx_x4_cl91_status0_btmx_mode_BS_BTMX_MODE_1to1     0
#define rx_x4_cl91_status0_btmx_mode_BS_BTMX_MODE_2to1     1
#define rx_x4_cl91_status0_btmx_mode_BS_BTMX_MODE_5to1     2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_t_type_cl82
 */
#define rx_x4_cl91_status0_t_type_cl82_T_TYPE_B1           5
#define rx_x4_cl91_status0_t_type_cl82_T_TYPE_C            4
#define rx_x4_cl91_status0_t_type_cl82_T_TYPE_S            3
#define rx_x4_cl91_status0_t_type_cl82_T_TYPE_T            2
#define rx_x4_cl91_status0_t_type_cl82_T_TYPE_D            1
#define rx_x4_cl91_status0_t_type_cl82_T_TYPE_E            0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_txsm_state_cl82
 */
#define rx_x4_cl91_status0_txsm_state_cl82_TX_HIG_END      6
#define rx_x4_cl91_status0_txsm_state_cl82_TX_HIG_START    5
#define rx_x4_cl91_status0_txsm_state_cl82_TX_E            4
#define rx_x4_cl91_status0_txsm_state_cl82_TX_T            3
#define rx_x4_cl91_status0_txsm_state_cl82_TX_D            2
#define rx_x4_cl91_status0_txsm_state_cl82_TX_C            1
#define rx_x4_cl91_status0_txsm_state_cl82_TX_INIT         0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_ltxsm_state_cl82
 */
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_HIG_END     64
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_HIG_START   32
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_E           16
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_T           8
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_D           4
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_C           2
#define rx_x4_cl91_status0_ltxsm_state_cl82_TX_INIT        1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_type_coded_cl82
 */
#define rx_x4_cl91_status0_r_type_coded_cl82_R_TYPE_B1     32
#define rx_x4_cl91_status0_r_type_coded_cl82_R_TYPE_C      16
#define rx_x4_cl91_status0_r_type_coded_cl82_R_TYPE_S      8
#define rx_x4_cl91_status0_r_type_coded_cl82_R_TYPE_T      4
#define rx_x4_cl91_status0_r_type_coded_cl82_R_TYPE_D      2
#define rx_x4_cl91_status0_r_type_coded_cl82_R_TYPE_E      1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_rxsm_state_cl82
 */
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_HIG_END      64
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_HIG_START    32
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_E            16
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_T            8
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_D            4
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_C            2
#define rx_x4_cl91_status0_rxsm_state_cl82_RX_INIT         1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_deskew_state
 */
#define rx_x4_cl91_status0_deskew_state_ALIGN_ACQUIRED     2
#define rx_x4_cl91_status0_deskew_state_LOSS_OF_ALIGNMENT  1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_os_mode_enum
 */
#define rx_x4_cl91_status0_os_mode_enum_OS_MODE_1          0
#define rx_x4_cl91_status0_os_mode_enum_OS_MODE_2          1
#define rx_x4_cl91_status0_os_mode_enum_OS_MODE_4          2
#define rx_x4_cl91_status0_os_mode_enum_OS_MODE_16p5       8
#define rx_x4_cl91_status0_os_mode_enum_OS_MODE_20p625     12

/****************************************************************************
 * Enums: rx_x4_cl91_status0_scr_modes
 */
#define rx_x4_cl91_status0_scr_modes_T_SCR_MODE_BYPASS     0
#define rx_x4_cl91_status0_scr_modes_T_SCR_MODE_CL49       1
#define rx_x4_cl91_status0_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define rx_x4_cl91_status0_scr_modes_T_SCR_MODE_100G       3
#define rx_x4_cl91_status0_scr_modes_T_SCR_MODE_20G        4
#define rx_x4_cl91_status0_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: rx_x4_cl91_status0_descr_modes
 */
#define rx_x4_cl91_status0_descr_modes_R_DESCR_MODE_BYPASS 0
#define rx_x4_cl91_status0_descr_modes_R_DESCR_MODE_CL49   1
#define rx_x4_cl91_status0_descr_modes_R_DESCR_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_dec_tl_mode
 */
#define rx_x4_cl91_status0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define rx_x4_cl91_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define rx_x4_cl91_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_dec_fsm_mode
 */
#define rx_x4_cl91_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_cl91_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define rx_x4_cl91_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_deskew_mode
 */
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_20G 1
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_100G 4
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_cl91_status0_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: rx_x4_cl91_status0_bs_dist_modes
 */
#define rx_x4_cl91_status0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_cl91_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_cl91_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_cl91_status0_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49_t_type
 */
#define rx_x4_cl91_status0_cl49_t_type_BAD_T_TYPE          15
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_B0           11
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_OB           10
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_B1           9
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_DB           8
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_FC           7
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_TB           6
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_LI           5
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_C            4
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_S            3
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_T            2
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_D            1
#define rx_x4_cl91_status0_cl49_t_type_T_TYPE_E            0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49_txsm_states
 */
#define rx_x4_cl91_status0_cl49_txsm_states_TX_HIG_END     7
#define rx_x4_cl91_status0_cl49_txsm_states_TX_HIG_START   6
#define rx_x4_cl91_status0_cl49_txsm_states_TX_LI          5
#define rx_x4_cl91_status0_cl49_txsm_states_TX_E           4
#define rx_x4_cl91_status0_cl49_txsm_states_TX_T           3
#define rx_x4_cl91_status0_cl49_txsm_states_TX_D           2
#define rx_x4_cl91_status0_cl49_txsm_states_TX_C           1
#define rx_x4_cl91_status0_cl49_txsm_states_TX_INIT        0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl49_ltxsm_states
 */
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_HIG_END    128
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_HIG_START  64
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_LI         32
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_E          16
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_T          8
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_D          4
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_C          2
#define rx_x4_cl91_status0_cl49_ltxsm_states_TX_INIT       1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_burst_error_mode
 */
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_cl91_status0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_cl91_status0_bermon_state
 */
#define rx_x4_cl91_status0_bermon_state_HI_BER             4
#define rx_x4_cl91_status0_bermon_state_GOOD_BER           3
#define rx_x4_cl91_status0_bermon_state_BER_TEST_SH        2
#define rx_x4_cl91_status0_bermon_state_START_TIMER        1
#define rx_x4_cl91_status0_bermon_state_BER_MT_INIT        0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_rxsm_state_cl49
 */
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_HIG_END      128
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_HIG_START    64
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_LI           32
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_E            16
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_T            8
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_D            4
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_C            2
#define rx_x4_cl91_status0_rxsm_state_cl49_RX_INIT         1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_type
 */
#define rx_x4_cl91_status0_r_type_BAD_R_TYPE               15
#define rx_x4_cl91_status0_r_type_R_TYPE_B0                11
#define rx_x4_cl91_status0_r_type_R_TYPE_OB                10
#define rx_x4_cl91_status0_r_type_R_TYPE_B1                9
#define rx_x4_cl91_status0_r_type_R_TYPE_DB                8
#define rx_x4_cl91_status0_r_type_R_TYPE_FC                7
#define rx_x4_cl91_status0_r_type_R_TYPE_TB                6
#define rx_x4_cl91_status0_r_type_R_TYPE_LI                5
#define rx_x4_cl91_status0_r_type_R_TYPE_C                 4
#define rx_x4_cl91_status0_r_type_R_TYPE_S                 3
#define rx_x4_cl91_status0_r_type_R_TYPE_T                 2
#define rx_x4_cl91_status0_r_type_R_TYPE_D                 1
#define rx_x4_cl91_status0_r_type_R_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_cl91_status0_am_lock_state
 */
#define rx_x4_cl91_status0_am_lock_state_INVALID_AM        512
#define rx_x4_cl91_status0_am_lock_state_GOOD_AM           256
#define rx_x4_cl91_status0_am_lock_state_COMP_AM           128
#define rx_x4_cl91_status0_am_lock_state_TIMER_2           64
#define rx_x4_cl91_status0_am_lock_state_AM_2_GOOD         32
#define rx_x4_cl91_status0_am_lock_state_COMP_2ND          16
#define rx_x4_cl91_status0_am_lock_state_TIMER_1           8
#define rx_x4_cl91_status0_am_lock_state_FIND_1ST          4
#define rx_x4_cl91_status0_am_lock_state_AM_RESET_CNT      2
#define rx_x4_cl91_status0_am_lock_state_AM_LOCK_INIT      1

/****************************************************************************
 * Enums: rx_x4_cl91_status0_msg_selector
 */
#define rx_x4_cl91_status0_msg_selector_RESERVED           0
#define rx_x4_cl91_status0_msg_selector_VALUE_802p3        1
#define rx_x4_cl91_status0_msg_selector_VALUE_802p9        2
#define rx_x4_cl91_status0_msg_selector_VALUE_802p5        3
#define rx_x4_cl91_status0_msg_selector_VALUE_1394         4

/****************************************************************************
 * Enums: rx_x4_cl91_status0_synce_enum
 */
#define rx_x4_cl91_status0_synce_enum_SYNCE_NO_DIV         0
#define rx_x4_cl91_status0_synce_enum_SYNCE_DIV_7          1
#define rx_x4_cl91_status0_synce_enum_SYNCE_DIV_11         2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_synce_enum_stage0
 */
#define rx_x4_cl91_status0_synce_enum_stage0_SYNCE_NO_DIV  0
#define rx_x4_cl91_status0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_cl91_status0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl91_sync_state
 */
#define rx_x4_cl91_status0_cl91_sync_state_FIND_1ST        0
#define rx_x4_cl91_status0_cl91_sync_state_COUNT_NEXT      1
#define rx_x4_cl91_status0_cl91_sync_state_COMP_2ND        2
#define rx_x4_cl91_status0_cl91_sync_state_TWO_GOOD        3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl91_algn_state
 */
#define rx_x4_cl91_status0_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define rx_x4_cl91_status0_cl91_algn_state_DESKEW          1
#define rx_x4_cl91_status0_cl91_algn_state_DESKEW_FAIL     2
#define rx_x4_cl91_status0_cl91_algn_state_ALIGN_ACQUIRED  3
#define rx_x4_cl91_status0_cl91_algn_state_CW_GOOD         4
#define rx_x4_cl91_status0_cl91_algn_state_CW_BAD          5
#define rx_x4_cl91_status0_cl91_algn_state_THREE_BAD       6

/****************************************************************************
 * Enums: rx_x4_cl91_status0_fec_sel_override
 */
#define rx_x4_cl91_status0_fec_sel_override_NO_OVERRIDE    0
#define rx_x4_cl91_status0_fec_sel_override_NO_FEC         1
#define rx_x4_cl91_status0_fec_sel_override_FEC_CL74       2
#define rx_x4_cl91_status0_fec_sel_override_FEC_CL91       3

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl91_blksync_mode
 */
#define rx_x4_cl91_status0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_cl91_status0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_cl91_status0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_cl91_status0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_cl91_status0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_merge_mode
 */
#define rx_x4_cl91_status0_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define rx_x4_cl91_status0_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define rx_x4_cl91_status0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_cl91_status0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_cl91_status0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_tc_mode
 */
#define rx_x4_cl91_status0_r_tc_mode_R_TC_MODE_SINGLE      0
#define rx_x4_cl91_status0_r_tc_mode_R_TC_MODE_DUAL        1
#define rx_x4_cl91_status0_r_tc_mode_R_TC_MODE_QUAD        2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_r_tc_out_mode
 */
#define rx_x4_cl91_status0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define rx_x4_cl91_status0_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define rx_x4_cl91_status0_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: rx_x4_cl91_status0_cl91_fec_mode
 */
#define rx_x4_cl91_status0_cl91_fec_mode_NO_CL91_FEC       0
#define rx_x4_cl91_status0_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define rx_x4_cl91_status0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_cl91_status0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_cl91_status0_cl91_fec_mode_CL91_QUAD_LANE    4
#define rx_x4_cl91_status0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_cl91_status0_am_spacing_mul
 */
#define rx_x4_cl91_status0_am_spacing_mul_AM_SPACING_MUL_2 0
#define rx_x4_cl91_status0_am_spacing_mul_AM_SPACING_MUL_4 1
#define rx_x4_cl91_status0_am_spacing_mul_AM_SPACING_MUL_5 2
#define rx_x4_cl91_status0_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl36TxEEEStates_l
 */
#define rx_x4_cl91_status1_cl36TxEEEStates_l_TX_REFRESH    8
#define rx_x4_cl91_status1_cl36TxEEEStates_l_TX_QUIET      4
#define rx_x4_cl91_status1_cl36TxEEEStates_l_TX_SLEEP      2
#define rx_x4_cl91_status1_cl36TxEEEStates_l_TX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl36TxEEEStates_c
 */
#define rx_x4_cl91_status1_cl36TxEEEStates_c_TX_REFRESH    3
#define rx_x4_cl91_status1_cl36TxEEEStates_c_TX_QUIET      2
#define rx_x4_cl91_status1_cl36TxEEEStates_c_TX_SLEEP      1
#define rx_x4_cl91_status1_cl36TxEEEStates_c_TX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49TxEEEStates_l
 */
#define rx_x4_cl91_status1_cl49TxEEEStates_l_SCR_RESET_2   64
#define rx_x4_cl91_status1_cl49TxEEEStates_l_SCR_RESET_1   32
#define rx_x4_cl91_status1_cl49TxEEEStates_l_TX_WAKE       16
#define rx_x4_cl91_status1_cl49TxEEEStates_l_TX_REFRESH    8
#define rx_x4_cl91_status1_cl49TxEEEStates_l_TX_QUIET      4
#define rx_x4_cl91_status1_cl49TxEEEStates_l_TX_SLEEP      2
#define rx_x4_cl91_status1_cl49TxEEEStates_l_TX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_fec_req_enum
 */
#define rx_x4_cl91_status1_fec_req_enum_FEC_not_supported  0
#define rx_x4_cl91_status1_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_cl91_status1_fec_req_enum_invalid_setting    2
#define rx_x4_cl91_status1_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl73_pause_enum
 */
#define rx_x4_cl91_status1_cl73_pause_enum_No_PAUSE_ability 0
#define rx_x4_cl91_status1_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_cl91_status1_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_cl91_status1_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49TxEEEStates_c
 */
#define rx_x4_cl91_status1_cl49TxEEEStates_c_SCR_RESET_2   6
#define rx_x4_cl91_status1_cl49TxEEEStates_c_SCR_RESET_1   5
#define rx_x4_cl91_status1_cl49TxEEEStates_c_TX_WAKE       4
#define rx_x4_cl91_status1_cl49TxEEEStates_c_TX_REFRESH    3
#define rx_x4_cl91_status1_cl49TxEEEStates_c_TX_QUIET      2
#define rx_x4_cl91_status1_cl49TxEEEStates_c_TX_SLEEP      1
#define rx_x4_cl91_status1_cl49TxEEEStates_c_TX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl36RxEEEStates_l
 */
#define rx_x4_cl91_status1_cl36RxEEEStates_l_RX_LINK_FAIL  32
#define rx_x4_cl91_status1_cl36RxEEEStates_l_RX_WTF        16
#define rx_x4_cl91_status1_cl36RxEEEStates_l_RX_WAKE       8
#define rx_x4_cl91_status1_cl36RxEEEStates_l_RX_QUIET      4
#define rx_x4_cl91_status1_cl36RxEEEStates_l_RX_SLEEP      2
#define rx_x4_cl91_status1_cl36RxEEEStates_l_RX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl36RxEEEStates_c
 */
#define rx_x4_cl91_status1_cl36RxEEEStates_c_RX_LINK_FAIL  5
#define rx_x4_cl91_status1_cl36RxEEEStates_c_RX_WTF        4
#define rx_x4_cl91_status1_cl36RxEEEStates_c_RX_WAKE       3
#define rx_x4_cl91_status1_cl36RxEEEStates_c_RX_QUIET      2
#define rx_x4_cl91_status1_cl36RxEEEStates_c_RX_SLEEP      1
#define rx_x4_cl91_status1_cl36RxEEEStates_c_RX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49RxEEEStates_l
 */
#define rx_x4_cl91_status1_cl49RxEEEStates_l_RX_LINK_FAIL  32
#define rx_x4_cl91_status1_cl49RxEEEStates_l_RX_WTF        16
#define rx_x4_cl91_status1_cl49RxEEEStates_l_RX_WAKE       8
#define rx_x4_cl91_status1_cl49RxEEEStates_l_RX_QUIET      4
#define rx_x4_cl91_status1_cl49RxEEEStates_l_RX_SLEEP      2
#define rx_x4_cl91_status1_cl49RxEEEStates_l_RX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49RxEEEStates_c
 */
#define rx_x4_cl91_status1_cl49RxEEEStates_c_RX_LINK_FAIL  5
#define rx_x4_cl91_status1_cl49RxEEEStates_c_RX_WTF        4
#define rx_x4_cl91_status1_cl49RxEEEStates_c_RX_WAKE       3
#define rx_x4_cl91_status1_cl49RxEEEStates_c_RX_QUIET      2
#define rx_x4_cl91_status1_cl49RxEEEStates_c_RX_SLEEP      1
#define rx_x4_cl91_status1_cl49RxEEEStates_c_RX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl48TxEEEStates_l
 */
#define rx_x4_cl91_status1_cl48TxEEEStates_l_TX_REFRESH    8
#define rx_x4_cl91_status1_cl48TxEEEStates_l_TX_QUIET      4
#define rx_x4_cl91_status1_cl48TxEEEStates_l_TX_SLEEP      2
#define rx_x4_cl91_status1_cl48TxEEEStates_l_TX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl48TxEEEStates_c
 */
#define rx_x4_cl91_status1_cl48TxEEEStates_c_TX_REFRESH    3
#define rx_x4_cl91_status1_cl48TxEEEStates_c_TX_QUIET      2
#define rx_x4_cl91_status1_cl48TxEEEStates_c_TX_SLEEP      1
#define rx_x4_cl91_status1_cl48TxEEEStates_c_TX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl48RxEEEStates_l
 */
#define rx_x4_cl91_status1_cl48RxEEEStates_l_RX_LINK_FAIL  32
#define rx_x4_cl91_status1_cl48RxEEEStates_l_RX_WAKE       16
#define rx_x4_cl91_status1_cl48RxEEEStates_l_RX_QUIET      8
#define rx_x4_cl91_status1_cl48RxEEEStates_l_RX_DEACT      4
#define rx_x4_cl91_status1_cl48RxEEEStates_l_RX_SLEEP      2
#define rx_x4_cl91_status1_cl48RxEEEStates_l_RX_ACTIVE     1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl48RxEEEStates_c
 */
#define rx_x4_cl91_status1_cl48RxEEEStates_c_RX_LINK_FAIL  5
#define rx_x4_cl91_status1_cl48RxEEEStates_c_RX_WAKE       4
#define rx_x4_cl91_status1_cl48RxEEEStates_c_RX_QUIET      3
#define rx_x4_cl91_status1_cl48RxEEEStates_c_RX_DEACT      2
#define rx_x4_cl91_status1_cl48RxEEEStates_c_RX_SLEEP      1
#define rx_x4_cl91_status1_cl48RxEEEStates_c_RX_ACTIVE     0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_IQP_Options
 */
#define rx_x4_cl91_status1_IQP_Options_i50uA               0
#define rx_x4_cl91_status1_IQP_Options_i100uA              1
#define rx_x4_cl91_status1_IQP_Options_i150uA              2
#define rx_x4_cl91_status1_IQP_Options_i200uA              3
#define rx_x4_cl91_status1_IQP_Options_i250uA              4
#define rx_x4_cl91_status1_IQP_Options_i300uA              5
#define rx_x4_cl91_status1_IQP_Options_i350uA              6
#define rx_x4_cl91_status1_IQP_Options_i400uA              7
#define rx_x4_cl91_status1_IQP_Options_i450uA              8
#define rx_x4_cl91_status1_IQP_Options_i500uA              9
#define rx_x4_cl91_status1_IQP_Options_i550uA              10
#define rx_x4_cl91_status1_IQP_Options_i600uA              11
#define rx_x4_cl91_status1_IQP_Options_i650uA              12
#define rx_x4_cl91_status1_IQP_Options_i700uA              13
#define rx_x4_cl91_status1_IQP_Options_i750uA              14
#define rx_x4_cl91_status1_IQP_Options_i800uA              15

/****************************************************************************
 * Enums: rx_x4_cl91_status1_IDriver_Options
 */
#define rx_x4_cl91_status1_IDriver_Options_v680mV          0
#define rx_x4_cl91_status1_IDriver_Options_v730mV          1
#define rx_x4_cl91_status1_IDriver_Options_v780mV          2
#define rx_x4_cl91_status1_IDriver_Options_v830mV          3
#define rx_x4_cl91_status1_IDriver_Options_v880mV          4
#define rx_x4_cl91_status1_IDriver_Options_v930mV          5
#define rx_x4_cl91_status1_IDriver_Options_v980mV          6
#define rx_x4_cl91_status1_IDriver_Options_v1010mV         7
#define rx_x4_cl91_status1_IDriver_Options_v1040mV         8
#define rx_x4_cl91_status1_IDriver_Options_v1060mV         9
#define rx_x4_cl91_status1_IDriver_Options_v1070mV         10
#define rx_x4_cl91_status1_IDriver_Options_v1080mV         11
#define rx_x4_cl91_status1_IDriver_Options_v1085mV         12
#define rx_x4_cl91_status1_IDriver_Options_v1090mV         13
#define rx_x4_cl91_status1_IDriver_Options_v1095mV         14
#define rx_x4_cl91_status1_IDriver_Options_v1100mV         15

/****************************************************************************
 * Enums: rx_x4_cl91_status1_operationModes
 */
#define rx_x4_cl91_status1_operationModes_XGXS             0
#define rx_x4_cl91_status1_operationModes_XGXG_nCC         1
#define rx_x4_cl91_status1_operationModes_Indlane_OS8      4
#define rx_x4_cl91_status1_operationModes_IndLane_OS5      5
#define rx_x4_cl91_status1_operationModes_PCI              7
#define rx_x4_cl91_status1_operationModes_XGXS_nLQ         8
#define rx_x4_cl91_status1_operationModes_XGXS_nLQnCC      9
#define rx_x4_cl91_status1_operationModes_PBypass          10
#define rx_x4_cl91_status1_operationModes_PBypass_nDSK     11
#define rx_x4_cl91_status1_operationModes_ComboCoreMode    12
#define rx_x4_cl91_status1_operationModes_Clocks_off       15

/****************************************************************************
 * Enums: rx_x4_cl91_status1_actualSpeeds
 */
#define rx_x4_cl91_status1_actualSpeeds_dr_10M             0
#define rx_x4_cl91_status1_actualSpeeds_dr_100M            1
#define rx_x4_cl91_status1_actualSpeeds_dr_1G              2
#define rx_x4_cl91_status1_actualSpeeds_dr_2p5G            3
#define rx_x4_cl91_status1_actualSpeeds_dr_5G_X4           4
#define rx_x4_cl91_status1_actualSpeeds_dr_6G_X4           5
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_HiG         6
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_CX4         7
#define rx_x4_cl91_status1_actualSpeeds_dr_12G_HiG         8
#define rx_x4_cl91_status1_actualSpeeds_dr_12p5G_X4        9
#define rx_x4_cl91_status1_actualSpeeds_dr_13G_X4          10
#define rx_x4_cl91_status1_actualSpeeds_dr_15G_X4          11
#define rx_x4_cl91_status1_actualSpeeds_dr_16G_X4          12
#define rx_x4_cl91_status1_actualSpeeds_dr_1G_KX           13
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_KX4         14
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_KR          15
#define rx_x4_cl91_status1_actualSpeeds_dr_5G              16
#define rx_x4_cl91_status1_actualSpeeds_dr_6p4G            17
#define rx_x4_cl91_status1_actualSpeeds_dr_20G_X4          18
#define rx_x4_cl91_status1_actualSpeeds_dr_21G_X4          19
#define rx_x4_cl91_status1_actualSpeeds_dr_25G_X4          20
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_HiG_DXGXS   21
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_DXGXS       22
#define rx_x4_cl91_status1_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define rx_x4_cl91_status1_actualSpeeds_dr_10p5G_DXGXS     24
#define rx_x4_cl91_status1_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define rx_x4_cl91_status1_actualSpeeds_dr_12p773G_DXGXS   26
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_XFI         27
#define rx_x4_cl91_status1_actualSpeeds_dr_40G             28
#define rx_x4_cl91_status1_actualSpeeds_dr_20G_HiG_DXGXS   29
#define rx_x4_cl91_status1_actualSpeeds_dr_20G_DXGXS       30
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_SFI         31
#define rx_x4_cl91_status1_actualSpeeds_dr_31p5G           32
#define rx_x4_cl91_status1_actualSpeeds_dr_32p7G           33
#define rx_x4_cl91_status1_actualSpeeds_dr_20G_SCR         34
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_DXGXS_SCR   36
#define rx_x4_cl91_status1_actualSpeeds_dr_12G_R2          37
#define rx_x4_cl91_status1_actualSpeeds_dr_10G_X2          38
#define rx_x4_cl91_status1_actualSpeeds_dr_40G_KR4         39
#define rx_x4_cl91_status1_actualSpeeds_dr_40G_CR4         40
#define rx_x4_cl91_status1_actualSpeeds_dr_100G_CR10       41
#define rx_x4_cl91_status1_actualSpeeds_dr_15p75G_DXGXS    44
#define rx_x4_cl91_status1_actualSpeeds_dr_20G_KR2         57
#define rx_x4_cl91_status1_actualSpeeds_dr_20G_CR2         58

/****************************************************************************
 * Enums: rx_x4_cl91_status1_actualSpeedsMisc1
 */
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define rx_x4_cl91_status1_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: rx_x4_cl91_status1_IndLaneModes
 */
#define rx_x4_cl91_status1_IndLaneModes_SWSDR_div2         0
#define rx_x4_cl91_status1_IndLaneModes_SWSDR_div1         1
#define rx_x4_cl91_status1_IndLaneModes_DWSDR_div2         2
#define rx_x4_cl91_status1_IndLaneModes_DWSDR_div1         3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_prbsSelect
 */
#define rx_x4_cl91_status1_prbsSelect_prbs7                0
#define rx_x4_cl91_status1_prbsSelect_prbs15               1
#define rx_x4_cl91_status1_prbsSelect_prbs23               2
#define rx_x4_cl91_status1_prbsSelect_prbs31               3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_vcoDivider
 */
#define rx_x4_cl91_status1_vcoDivider_div32                0
#define rx_x4_cl91_status1_vcoDivider_div36                1
#define rx_x4_cl91_status1_vcoDivider_div40                2
#define rx_x4_cl91_status1_vcoDivider_div42                3
#define rx_x4_cl91_status1_vcoDivider_div48                4
#define rx_x4_cl91_status1_vcoDivider_div50                5
#define rx_x4_cl91_status1_vcoDivider_div52                6
#define rx_x4_cl91_status1_vcoDivider_div54                7
#define rx_x4_cl91_status1_vcoDivider_div60                8
#define rx_x4_cl91_status1_vcoDivider_div64                9
#define rx_x4_cl91_status1_vcoDivider_div66                10
#define rx_x4_cl91_status1_vcoDivider_div68                11
#define rx_x4_cl91_status1_vcoDivider_div70                12
#define rx_x4_cl91_status1_vcoDivider_div80                13
#define rx_x4_cl91_status1_vcoDivider_div92                14
#define rx_x4_cl91_status1_vcoDivider_div100               15

/****************************************************************************
 * Enums: rx_x4_cl91_status1_refClkSelect
 */
#define rx_x4_cl91_status1_refClkSelect_clk_25MHz          0
#define rx_x4_cl91_status1_refClkSelect_clk_100MHz         1
#define rx_x4_cl91_status1_refClkSelect_clk_125MHz         2
#define rx_x4_cl91_status1_refClkSelect_clk_156p25MHz      3
#define rx_x4_cl91_status1_refClkSelect_clk_187p5MHz       4
#define rx_x4_cl91_status1_refClkSelect_clk_161p25Mhz      5
#define rx_x4_cl91_status1_refClkSelect_clk_50Mhz          6
#define rx_x4_cl91_status1_refClkSelect_clk_106p25Mhz      7

/****************************************************************************
 * Enums: rx_x4_cl91_status1_aerMMDdevTypeSelect
 */
#define rx_x4_cl91_status1_aerMMDdevTypeSelect_combo_core  0
#define rx_x4_cl91_status1_aerMMDdevTypeSelect_PMA_PMD     1
#define rx_x4_cl91_status1_aerMMDdevTypeSelect_PCS         3
#define rx_x4_cl91_status1_aerMMDdevTypeSelect_PHY         4
#define rx_x4_cl91_status1_aerMMDdevTypeSelect_DTE         5
#define rx_x4_cl91_status1_aerMMDdevTypeSelect_CL73_AN     7

/****************************************************************************
 * Enums: rx_x4_cl91_status1_aerMMDportSelect
 */
#define rx_x4_cl91_status1_aerMMDportSelect_ln0            0
#define rx_x4_cl91_status1_aerMMDportSelect_ln1            1
#define rx_x4_cl91_status1_aerMMDportSelect_ln2            2
#define rx_x4_cl91_status1_aerMMDportSelect_ln3            3
#define rx_x4_cl91_status1_aerMMDportSelect_BCST_ln0_1_2_3 511
#define rx_x4_cl91_status1_aerMMDportSelect_BCST_ln0_1     512
#define rx_x4_cl91_status1_aerMMDportSelect_BCST_ln2_3     513

/****************************************************************************
 * Enums: rx_x4_cl91_status1_firmwareModeSelect
 */
#define rx_x4_cl91_status1_firmwareModeSelect_DEFAULT      0
#define rx_x4_cl91_status1_firmwareModeSelect_SFP_OPT_LR   1
#define rx_x4_cl91_status1_firmwareModeSelect_SFP_DAC      2
#define rx_x4_cl91_status1_firmwareModeSelect_XLAUI        3
#define rx_x4_cl91_status1_firmwareModeSelect_LONG_CH_6G   4

/****************************************************************************
 * Enums: rx_x4_cl91_status1_tempIdxSelect
 */
#define rx_x4_cl91_status1_tempIdxSelect_LTE__22p9C        15
#define rx_x4_cl91_status1_tempIdxSelect_LTE__12p6C        14
#define rx_x4_cl91_status1_tempIdxSelect_LTE__3p0C         13
#define rx_x4_cl91_status1_tempIdxSelect_LTE_6p7C          12
#define rx_x4_cl91_status1_tempIdxSelect_LTE_16p4C         11
#define rx_x4_cl91_status1_tempIdxSelect_LTE_26p6C         10
#define rx_x4_cl91_status1_tempIdxSelect_LTE_36p3C         9
#define rx_x4_cl91_status1_tempIdxSelect_LTE_46p0C         8
#define rx_x4_cl91_status1_tempIdxSelect_LTE_56p2C         7
#define rx_x4_cl91_status1_tempIdxSelect_LTE_65p9C         6
#define rx_x4_cl91_status1_tempIdxSelect_LTE_75p6C         5
#define rx_x4_cl91_status1_tempIdxSelect_LTE_85p3C         4
#define rx_x4_cl91_status1_tempIdxSelect_LTE_95p5C         3
#define rx_x4_cl91_status1_tempIdxSelect_LTE_105p2C        2
#define rx_x4_cl91_status1_tempIdxSelect_LTE_114p9C        1
#define rx_x4_cl91_status1_tempIdxSelect_LTE_125p1C        0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_port_mode
 */
#define rx_x4_cl91_status1_port_mode_QUAD_PORT             0
#define rx_x4_cl91_status1_port_mode_TRI_1_PORT            1
#define rx_x4_cl91_status1_port_mode_TRI_2_PORT            2
#define rx_x4_cl91_status1_port_mode_DUAL_PORT             3
#define rx_x4_cl91_status1_port_mode_SINGLE_PORT           4

/****************************************************************************
 * Enums: rx_x4_cl91_status1_rev_letter_enum
 */
#define rx_x4_cl91_status1_rev_letter_enum_REV_A           0
#define rx_x4_cl91_status1_rev_letter_enum_REV_B           1
#define rx_x4_cl91_status1_rev_letter_enum_REV_C           2
#define rx_x4_cl91_status1_rev_letter_enum_REV_D           3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_rev_number_enum
 */
#define rx_x4_cl91_status1_rev_number_enum_REV_0           0
#define rx_x4_cl91_status1_rev_number_enum_REV_1           1
#define rx_x4_cl91_status1_rev_number_enum_REV_2           2
#define rx_x4_cl91_status1_rev_number_enum_REV_3           3
#define rx_x4_cl91_status1_rev_number_enum_REV_4           4
#define rx_x4_cl91_status1_rev_number_enum_REV_5           5
#define rx_x4_cl91_status1_rev_number_enum_REV_6           6
#define rx_x4_cl91_status1_rev_number_enum_REV_7           7

/****************************************************************************
 * Enums: rx_x4_cl91_status1_bonding_enum
 */
#define rx_x4_cl91_status1_bonding_enum_WIRE_BOND          0
#define rx_x4_cl91_status1_bonding_enum_FLIP_CHIP          1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_tech_process
 */
#define rx_x4_cl91_status1_tech_process_PROCESS_90NM       0
#define rx_x4_cl91_status1_tech_process_PROCESS_65NM       1
#define rx_x4_cl91_status1_tech_process_PROCESS_40NM       2
#define rx_x4_cl91_status1_tech_process_PROCESS_28NM       3
#define rx_x4_cl91_status1_tech_process_PROCESS_16NM       4

/****************************************************************************
 * Enums: rx_x4_cl91_status1_model_num
 */
#define rx_x4_cl91_status1_model_num_SERDES_CL73           0
#define rx_x4_cl91_status1_model_num_XGXS_16G              1
#define rx_x4_cl91_status1_model_num_HYPERCORE             2
#define rx_x4_cl91_status1_model_num_HYPERLITE             3
#define rx_x4_cl91_status1_model_num_PCIE_G2_PIPE          4
#define rx_x4_cl91_status1_model_num_SERDES_1p25GBd        5
#define rx_x4_cl91_status1_model_num_SATA2                 6
#define rx_x4_cl91_status1_model_num_QSGMII                7
#define rx_x4_cl91_status1_model_num_XGXS10G               8
#define rx_x4_cl91_status1_model_num_WARPCORE              9
#define rx_x4_cl91_status1_model_num_XFICORE               10
#define rx_x4_cl91_status1_model_num_RXFI                  11
#define rx_x4_cl91_status1_model_num_WARPLITE              12
#define rx_x4_cl91_status1_model_num_PENTACORE             13
#define rx_x4_cl91_status1_model_num_ESM                   14
#define rx_x4_cl91_status1_model_num_QUAD_SGMII            15
#define rx_x4_cl91_status1_model_num_WARPCORE_3            16
#define rx_x4_cl91_status1_model_num_TSC                   17
#define rx_x4_cl91_status1_model_num_TSC4E                 18
#define rx_x4_cl91_status1_model_num_TSC12E                19
#define rx_x4_cl91_status1_model_num_TSC4F                 20
#define rx_x4_cl91_status1_model_num_TSC4F_GEN2            21
#define rx_x4_cl91_status1_model_num_XGXS_CL73_90NM        29
#define rx_x4_cl91_status1_model_num_SERDES_CL73_90NM      30
#define rx_x4_cl91_status1_model_num_WARPCORE3             32
#define rx_x4_cl91_status1_model_num_WARPCORE4_TSC         33
#define rx_x4_cl91_status1_model_num_RXAUI                 34

/****************************************************************************
 * Enums: rx_x4_cl91_status1_payload
 */
#define rx_x4_cl91_status1_payload_REPEAT_2_BYTES          0
#define rx_x4_cl91_status1_payload_RAMPING                 1
#define rx_x4_cl91_status1_payload_CL48_CRPAT              2
#define rx_x4_cl91_status1_payload_CL48_CJPAT              3
#define rx_x4_cl91_status1_payload_CL36_LONG_CRPAT         4
#define rx_x4_cl91_status1_payload_CL36_SHORT_CRPAT        5

/****************************************************************************
 * Enums: rx_x4_cl91_status1_sc
 */
#define rx_x4_cl91_status1_sc_S_10G_CR1                    0
#define rx_x4_cl91_status1_sc_S_10G_KR1                    1
#define rx_x4_cl91_status1_sc_S_10G_X1                     2
#define rx_x4_cl91_status1_sc_S_10G_HG2_CR1                4
#define rx_x4_cl91_status1_sc_S_10G_HG2_KR1                5
#define rx_x4_cl91_status1_sc_S_10G_HG2_X1                 6
#define rx_x4_cl91_status1_sc_S_20G_CR1                    8
#define rx_x4_cl91_status1_sc_S_20G_KR1                    9
#define rx_x4_cl91_status1_sc_S_20G_X1                     10
#define rx_x4_cl91_status1_sc_S_20G_HG2_CR1                12
#define rx_x4_cl91_status1_sc_S_20G_HG2_KR1                13
#define rx_x4_cl91_status1_sc_S_20G_HG2_X1                 14
#define rx_x4_cl91_status1_sc_S_25G_CR1                    16
#define rx_x4_cl91_status1_sc_S_25G_KR1                    17
#define rx_x4_cl91_status1_sc_S_25G_X1                     18
#define rx_x4_cl91_status1_sc_S_25G_HG2_CR1                20
#define rx_x4_cl91_status1_sc_S_25G_HG2_KR1                21
#define rx_x4_cl91_status1_sc_S_25G_HG2_X1                 22
#define rx_x4_cl91_status1_sc_S_20G_CR2                    24
#define rx_x4_cl91_status1_sc_S_20G_KR2                    25
#define rx_x4_cl91_status1_sc_S_20G_X2                     26
#define rx_x4_cl91_status1_sc_S_20G_HG2_CR2                28
#define rx_x4_cl91_status1_sc_S_20G_HG2_KR2                29
#define rx_x4_cl91_status1_sc_S_20G_HG2_X2                 30
#define rx_x4_cl91_status1_sc_S_40G_CR2                    32
#define rx_x4_cl91_status1_sc_S_40G_KR2                    33
#define rx_x4_cl91_status1_sc_S_40G_X2                     34
#define rx_x4_cl91_status1_sc_S_40G_HG2_CR2                36
#define rx_x4_cl91_status1_sc_S_40G_HG2_KR2                37
#define rx_x4_cl91_status1_sc_S_40G_HG2_X2                 38
#define rx_x4_cl91_status1_sc_S_40G_CR4                    40
#define rx_x4_cl91_status1_sc_S_40G_KR4                    41
#define rx_x4_cl91_status1_sc_S_40G_X4                     42
#define rx_x4_cl91_status1_sc_S_40G_HG2_CR4                44
#define rx_x4_cl91_status1_sc_S_40G_HG2_KR4                45
#define rx_x4_cl91_status1_sc_S_40G_HG2_X4                 46
#define rx_x4_cl91_status1_sc_S_50G_CR2                    48
#define rx_x4_cl91_status1_sc_S_50G_KR2                    49
#define rx_x4_cl91_status1_sc_S_50G_X2                     50
#define rx_x4_cl91_status1_sc_S_50G_HG2_CR2                52
#define rx_x4_cl91_status1_sc_S_50G_HG2_KR2                53
#define rx_x4_cl91_status1_sc_S_50G_HG2_X2                 54
#define rx_x4_cl91_status1_sc_S_50G_CR4                    56
#define rx_x4_cl91_status1_sc_S_50G_KR4                    57
#define rx_x4_cl91_status1_sc_S_50G_X4                     58
#define rx_x4_cl91_status1_sc_S_50G_HG2_CR4                60
#define rx_x4_cl91_status1_sc_S_50G_HG2_KR4                61
#define rx_x4_cl91_status1_sc_S_50G_HG2_X4                 62
#define rx_x4_cl91_status1_sc_S_100G_CR4                   64
#define rx_x4_cl91_status1_sc_S_100G_KR4                   65
#define rx_x4_cl91_status1_sc_S_100G_X4                    66
#define rx_x4_cl91_status1_sc_S_100G_HG2_CR4               68
#define rx_x4_cl91_status1_sc_S_100G_HG2_KR4               69
#define rx_x4_cl91_status1_sc_S_100G_HG2_X4                70
#define rx_x4_cl91_status1_sc_S_CL73_20GVCO                72
#define rx_x4_cl91_status1_sc_S_CL73_25GVCO                80
#define rx_x4_cl91_status1_sc_S_CL36_20GVCO                88
#define rx_x4_cl91_status1_sc_S_CL36_25GVCO                96
#define rx_x4_cl91_status1_sc_S_25G_CR_IEEE                112
#define rx_x4_cl91_status1_sc_S_25G_CRS_IEEE               113
#define rx_x4_cl91_status1_sc_S_25G_KR_IEEE                114
#define rx_x4_cl91_status1_sc_S_25G_KRS_IEEE               115

/****************************************************************************
 * Enums: rx_x4_cl91_status1_t_fifo_modes
 */
#define rx_x4_cl91_status1_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define rx_x4_cl91_status1_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define rx_x4_cl91_status1_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define rx_x4_cl91_status1_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_t_enc_modes
 */
#define rx_x4_cl91_status1_t_enc_modes_T_ENC_MODE_BYPASS   0
#define rx_x4_cl91_status1_t_enc_modes_T_ENC_MODE_CL49     1
#define rx_x4_cl91_status1_t_enc_modes_T_ENC_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_btmx_mode
 */
#define rx_x4_cl91_status1_btmx_mode_BS_BTMX_MODE_1to1     0
#define rx_x4_cl91_status1_btmx_mode_BS_BTMX_MODE_2to1     1
#define rx_x4_cl91_status1_btmx_mode_BS_BTMX_MODE_5to1     2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_t_type_cl82
 */
#define rx_x4_cl91_status1_t_type_cl82_T_TYPE_B1           5
#define rx_x4_cl91_status1_t_type_cl82_T_TYPE_C            4
#define rx_x4_cl91_status1_t_type_cl82_T_TYPE_S            3
#define rx_x4_cl91_status1_t_type_cl82_T_TYPE_T            2
#define rx_x4_cl91_status1_t_type_cl82_T_TYPE_D            1
#define rx_x4_cl91_status1_t_type_cl82_T_TYPE_E            0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_txsm_state_cl82
 */
#define rx_x4_cl91_status1_txsm_state_cl82_TX_HIG_END      6
#define rx_x4_cl91_status1_txsm_state_cl82_TX_HIG_START    5
#define rx_x4_cl91_status1_txsm_state_cl82_TX_E            4
#define rx_x4_cl91_status1_txsm_state_cl82_TX_T            3
#define rx_x4_cl91_status1_txsm_state_cl82_TX_D            2
#define rx_x4_cl91_status1_txsm_state_cl82_TX_C            1
#define rx_x4_cl91_status1_txsm_state_cl82_TX_INIT         0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_ltxsm_state_cl82
 */
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_HIG_END     64
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_HIG_START   32
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_E           16
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_T           8
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_D           4
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_C           2
#define rx_x4_cl91_status1_ltxsm_state_cl82_TX_INIT        1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_type_coded_cl82
 */
#define rx_x4_cl91_status1_r_type_coded_cl82_R_TYPE_B1     32
#define rx_x4_cl91_status1_r_type_coded_cl82_R_TYPE_C      16
#define rx_x4_cl91_status1_r_type_coded_cl82_R_TYPE_S      8
#define rx_x4_cl91_status1_r_type_coded_cl82_R_TYPE_T      4
#define rx_x4_cl91_status1_r_type_coded_cl82_R_TYPE_D      2
#define rx_x4_cl91_status1_r_type_coded_cl82_R_TYPE_E      1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_rxsm_state_cl82
 */
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_HIG_END      64
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_HIG_START    32
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_E            16
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_T            8
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_D            4
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_C            2
#define rx_x4_cl91_status1_rxsm_state_cl82_RX_INIT         1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_deskew_state
 */
#define rx_x4_cl91_status1_deskew_state_ALIGN_ACQUIRED     2
#define rx_x4_cl91_status1_deskew_state_LOSS_OF_ALIGNMENT  1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_os_mode_enum
 */
#define rx_x4_cl91_status1_os_mode_enum_OS_MODE_1          0
#define rx_x4_cl91_status1_os_mode_enum_OS_MODE_2          1
#define rx_x4_cl91_status1_os_mode_enum_OS_MODE_4          2
#define rx_x4_cl91_status1_os_mode_enum_OS_MODE_16p5       8
#define rx_x4_cl91_status1_os_mode_enum_OS_MODE_20p625     12

/****************************************************************************
 * Enums: rx_x4_cl91_status1_scr_modes
 */
#define rx_x4_cl91_status1_scr_modes_T_SCR_MODE_BYPASS     0
#define rx_x4_cl91_status1_scr_modes_T_SCR_MODE_CL49       1
#define rx_x4_cl91_status1_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define rx_x4_cl91_status1_scr_modes_T_SCR_MODE_100G       3
#define rx_x4_cl91_status1_scr_modes_T_SCR_MODE_20G        4
#define rx_x4_cl91_status1_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: rx_x4_cl91_status1_descr_modes
 */
#define rx_x4_cl91_status1_descr_modes_R_DESCR_MODE_BYPASS 0
#define rx_x4_cl91_status1_descr_modes_R_DESCR_MODE_CL49   1
#define rx_x4_cl91_status1_descr_modes_R_DESCR_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_dec_tl_mode
 */
#define rx_x4_cl91_status1_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define rx_x4_cl91_status1_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define rx_x4_cl91_status1_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_dec_fsm_mode
 */
#define rx_x4_cl91_status1_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_cl91_status1_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define rx_x4_cl91_status1_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_deskew_mode
 */
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_20G 1
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_100G 4
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_cl91_status1_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: rx_x4_cl91_status1_bs_dist_modes
 */
#define rx_x4_cl91_status1_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_cl91_status1_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_cl91_status1_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_cl91_status1_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49_t_type
 */
#define rx_x4_cl91_status1_cl49_t_type_BAD_T_TYPE          15
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_B0           11
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_OB           10
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_B1           9
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_DB           8
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_FC           7
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_TB           6
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_LI           5
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_C            4
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_S            3
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_T            2
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_D            1
#define rx_x4_cl91_status1_cl49_t_type_T_TYPE_E            0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49_txsm_states
 */
#define rx_x4_cl91_status1_cl49_txsm_states_TX_HIG_END     7
#define rx_x4_cl91_status1_cl49_txsm_states_TX_HIG_START   6
#define rx_x4_cl91_status1_cl49_txsm_states_TX_LI          5
#define rx_x4_cl91_status1_cl49_txsm_states_TX_E           4
#define rx_x4_cl91_status1_cl49_txsm_states_TX_T           3
#define rx_x4_cl91_status1_cl49_txsm_states_TX_D           2
#define rx_x4_cl91_status1_cl49_txsm_states_TX_C           1
#define rx_x4_cl91_status1_cl49_txsm_states_TX_INIT        0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl49_ltxsm_states
 */
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_HIG_END    128
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_HIG_START  64
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_LI         32
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_E          16
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_T          8
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_D          4
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_C          2
#define rx_x4_cl91_status1_cl49_ltxsm_states_TX_INIT       1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_burst_error_mode
 */
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_cl91_status1_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_cl91_status1_bermon_state
 */
#define rx_x4_cl91_status1_bermon_state_HI_BER             4
#define rx_x4_cl91_status1_bermon_state_GOOD_BER           3
#define rx_x4_cl91_status1_bermon_state_BER_TEST_SH        2
#define rx_x4_cl91_status1_bermon_state_START_TIMER        1
#define rx_x4_cl91_status1_bermon_state_BER_MT_INIT        0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_rxsm_state_cl49
 */
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_HIG_END      128
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_HIG_START    64
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_LI           32
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_E            16
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_T            8
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_D            4
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_C            2
#define rx_x4_cl91_status1_rxsm_state_cl49_RX_INIT         1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_type
 */
#define rx_x4_cl91_status1_r_type_BAD_R_TYPE               15
#define rx_x4_cl91_status1_r_type_R_TYPE_B0                11
#define rx_x4_cl91_status1_r_type_R_TYPE_OB                10
#define rx_x4_cl91_status1_r_type_R_TYPE_B1                9
#define rx_x4_cl91_status1_r_type_R_TYPE_DB                8
#define rx_x4_cl91_status1_r_type_R_TYPE_FC                7
#define rx_x4_cl91_status1_r_type_R_TYPE_TB                6
#define rx_x4_cl91_status1_r_type_R_TYPE_LI                5
#define rx_x4_cl91_status1_r_type_R_TYPE_C                 4
#define rx_x4_cl91_status1_r_type_R_TYPE_S                 3
#define rx_x4_cl91_status1_r_type_R_TYPE_T                 2
#define rx_x4_cl91_status1_r_type_R_TYPE_D                 1
#define rx_x4_cl91_status1_r_type_R_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_cl91_status1_am_lock_state
 */
#define rx_x4_cl91_status1_am_lock_state_INVALID_AM        512
#define rx_x4_cl91_status1_am_lock_state_GOOD_AM           256
#define rx_x4_cl91_status1_am_lock_state_COMP_AM           128
#define rx_x4_cl91_status1_am_lock_state_TIMER_2           64
#define rx_x4_cl91_status1_am_lock_state_AM_2_GOOD         32
#define rx_x4_cl91_status1_am_lock_state_COMP_2ND          16
#define rx_x4_cl91_status1_am_lock_state_TIMER_1           8
#define rx_x4_cl91_status1_am_lock_state_FIND_1ST          4
#define rx_x4_cl91_status1_am_lock_state_AM_RESET_CNT      2
#define rx_x4_cl91_status1_am_lock_state_AM_LOCK_INIT      1

/****************************************************************************
 * Enums: rx_x4_cl91_status1_msg_selector
 */
#define rx_x4_cl91_status1_msg_selector_RESERVED           0
#define rx_x4_cl91_status1_msg_selector_VALUE_802p3        1
#define rx_x4_cl91_status1_msg_selector_VALUE_802p9        2
#define rx_x4_cl91_status1_msg_selector_VALUE_802p5        3
#define rx_x4_cl91_status1_msg_selector_VALUE_1394         4

/****************************************************************************
 * Enums: rx_x4_cl91_status1_synce_enum
 */
#define rx_x4_cl91_status1_synce_enum_SYNCE_NO_DIV         0
#define rx_x4_cl91_status1_synce_enum_SYNCE_DIV_7          1
#define rx_x4_cl91_status1_synce_enum_SYNCE_DIV_11         2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_synce_enum_stage0
 */
#define rx_x4_cl91_status1_synce_enum_stage0_SYNCE_NO_DIV  0
#define rx_x4_cl91_status1_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_cl91_status1_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl91_sync_state
 */
#define rx_x4_cl91_status1_cl91_sync_state_FIND_1ST        0
#define rx_x4_cl91_status1_cl91_sync_state_COUNT_NEXT      1
#define rx_x4_cl91_status1_cl91_sync_state_COMP_2ND        2
#define rx_x4_cl91_status1_cl91_sync_state_TWO_GOOD        3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl91_algn_state
 */
#define rx_x4_cl91_status1_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define rx_x4_cl91_status1_cl91_algn_state_DESKEW          1
#define rx_x4_cl91_status1_cl91_algn_state_DESKEW_FAIL     2
#define rx_x4_cl91_status1_cl91_algn_state_ALIGN_ACQUIRED  3
#define rx_x4_cl91_status1_cl91_algn_state_CW_GOOD         4
#define rx_x4_cl91_status1_cl91_algn_state_CW_BAD          5
#define rx_x4_cl91_status1_cl91_algn_state_THREE_BAD       6

/****************************************************************************
 * Enums: rx_x4_cl91_status1_fec_sel_override
 */
#define rx_x4_cl91_status1_fec_sel_override_NO_OVERRIDE    0
#define rx_x4_cl91_status1_fec_sel_override_NO_FEC         1
#define rx_x4_cl91_status1_fec_sel_override_FEC_CL74       2
#define rx_x4_cl91_status1_fec_sel_override_FEC_CL91       3

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl91_blksync_mode
 */
#define rx_x4_cl91_status1_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_cl91_status1_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_cl91_status1_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_cl91_status1_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_cl91_status1_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_merge_mode
 */
#define rx_x4_cl91_status1_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define rx_x4_cl91_status1_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define rx_x4_cl91_status1_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_cl91_status1_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_cl91_status1_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_tc_mode
 */
#define rx_x4_cl91_status1_r_tc_mode_R_TC_MODE_SINGLE      0
#define rx_x4_cl91_status1_r_tc_mode_R_TC_MODE_DUAL        1
#define rx_x4_cl91_status1_r_tc_mode_R_TC_MODE_QUAD        2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_r_tc_out_mode
 */
#define rx_x4_cl91_status1_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define rx_x4_cl91_status1_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define rx_x4_cl91_status1_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: rx_x4_cl91_status1_cl91_fec_mode
 */
#define rx_x4_cl91_status1_cl91_fec_mode_NO_CL91_FEC       0
#define rx_x4_cl91_status1_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define rx_x4_cl91_status1_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_cl91_status1_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_cl91_status1_cl91_fec_mode_CL91_QUAD_LANE    4
#define rx_x4_cl91_status1_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_cl91_status1_am_spacing_mul
 */
#define rx_x4_cl91_status1_am_spacing_mul_AM_SPACING_MUL_2 0
#define rx_x4_cl91_status1_am_spacing_mul_AM_SPACING_MUL_4 1
#define rx_x4_cl91_status1_am_spacing_mul_AM_SPACING_MUL_5 2
#define rx_x4_cl91_status1_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: rx_x4_control0_cl36TxEEEStates_l
 */
#define rx_x4_control0_cl36TxEEEStates_l_TX_REFRESH        8
#define rx_x4_control0_cl36TxEEEStates_l_TX_QUIET          4
#define rx_x4_control0_cl36TxEEEStates_l_TX_SLEEP          2
#define rx_x4_control0_cl36TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: rx_x4_control0_cl36TxEEEStates_c
 */
#define rx_x4_control0_cl36TxEEEStates_c_TX_REFRESH        3
#define rx_x4_control0_cl36TxEEEStates_c_TX_QUIET          2
#define rx_x4_control0_cl36TxEEEStates_c_TX_SLEEP          1
#define rx_x4_control0_cl36TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: rx_x4_control0_cl49TxEEEStates_l
 */
#define rx_x4_control0_cl49TxEEEStates_l_SCR_RESET_2       64
#define rx_x4_control0_cl49TxEEEStates_l_SCR_RESET_1       32
#define rx_x4_control0_cl49TxEEEStates_l_TX_WAKE           16
#define rx_x4_control0_cl49TxEEEStates_l_TX_REFRESH        8
#define rx_x4_control0_cl49TxEEEStates_l_TX_QUIET          4
#define rx_x4_control0_cl49TxEEEStates_l_TX_SLEEP          2
#define rx_x4_control0_cl49TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: rx_x4_control0_fec_req_enum
 */
#define rx_x4_control0_fec_req_enum_FEC_not_supported      0
#define rx_x4_control0_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_control0_fec_req_enum_invalid_setting        2
#define rx_x4_control0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_control0_cl73_pause_enum
 */
#define rx_x4_control0_cl73_pause_enum_No_PAUSE_ability    0
#define rx_x4_control0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_control0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_control0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_control0_cl49TxEEEStates_c
 */
#define rx_x4_control0_cl49TxEEEStates_c_SCR_RESET_2       6
#define rx_x4_control0_cl49TxEEEStates_c_SCR_RESET_1       5
#define rx_x4_control0_cl49TxEEEStates_c_TX_WAKE           4
#define rx_x4_control0_cl49TxEEEStates_c_TX_REFRESH        3
#define rx_x4_control0_cl49TxEEEStates_c_TX_QUIET          2
#define rx_x4_control0_cl49TxEEEStates_c_TX_SLEEP          1
#define rx_x4_control0_cl49TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: rx_x4_control0_cl36RxEEEStates_l
 */
#define rx_x4_control0_cl36RxEEEStates_l_RX_LINK_FAIL      32
#define rx_x4_control0_cl36RxEEEStates_l_RX_WTF            16
#define rx_x4_control0_cl36RxEEEStates_l_RX_WAKE           8
#define rx_x4_control0_cl36RxEEEStates_l_RX_QUIET          4
#define rx_x4_control0_cl36RxEEEStates_l_RX_SLEEP          2
#define rx_x4_control0_cl36RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: rx_x4_control0_cl36RxEEEStates_c
 */
#define rx_x4_control0_cl36RxEEEStates_c_RX_LINK_FAIL      5
#define rx_x4_control0_cl36RxEEEStates_c_RX_WTF            4
#define rx_x4_control0_cl36RxEEEStates_c_RX_WAKE           3
#define rx_x4_control0_cl36RxEEEStates_c_RX_QUIET          2
#define rx_x4_control0_cl36RxEEEStates_c_RX_SLEEP          1
#define rx_x4_control0_cl36RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: rx_x4_control0_cl49RxEEEStates_l
 */
#define rx_x4_control0_cl49RxEEEStates_l_RX_LINK_FAIL      32
#define rx_x4_control0_cl49RxEEEStates_l_RX_WTF            16
#define rx_x4_control0_cl49RxEEEStates_l_RX_WAKE           8
#define rx_x4_control0_cl49RxEEEStates_l_RX_QUIET          4
#define rx_x4_control0_cl49RxEEEStates_l_RX_SLEEP          2
#define rx_x4_control0_cl49RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: rx_x4_control0_cl49RxEEEStates_c
 */
#define rx_x4_control0_cl49RxEEEStates_c_RX_LINK_FAIL      5
#define rx_x4_control0_cl49RxEEEStates_c_RX_WTF            4
#define rx_x4_control0_cl49RxEEEStates_c_RX_WAKE           3
#define rx_x4_control0_cl49RxEEEStates_c_RX_QUIET          2
#define rx_x4_control0_cl49RxEEEStates_c_RX_SLEEP          1
#define rx_x4_control0_cl49RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: rx_x4_control0_cl48TxEEEStates_l
 */
#define rx_x4_control0_cl48TxEEEStates_l_TX_REFRESH        8
#define rx_x4_control0_cl48TxEEEStates_l_TX_QUIET          4
#define rx_x4_control0_cl48TxEEEStates_l_TX_SLEEP          2
#define rx_x4_control0_cl48TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: rx_x4_control0_cl48TxEEEStates_c
 */
#define rx_x4_control0_cl48TxEEEStates_c_TX_REFRESH        3
#define rx_x4_control0_cl48TxEEEStates_c_TX_QUIET          2
#define rx_x4_control0_cl48TxEEEStates_c_TX_SLEEP          1
#define rx_x4_control0_cl48TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: rx_x4_control0_cl48RxEEEStates_l
 */
#define rx_x4_control0_cl48RxEEEStates_l_RX_LINK_FAIL      32
#define rx_x4_control0_cl48RxEEEStates_l_RX_WAKE           16
#define rx_x4_control0_cl48RxEEEStates_l_RX_QUIET          8
#define rx_x4_control0_cl48RxEEEStates_l_RX_DEACT          4
#define rx_x4_control0_cl48RxEEEStates_l_RX_SLEEP          2
#define rx_x4_control0_cl48RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: rx_x4_control0_cl48RxEEEStates_c
 */
#define rx_x4_control0_cl48RxEEEStates_c_RX_LINK_FAIL      5
#define rx_x4_control0_cl48RxEEEStates_c_RX_WAKE           4
#define rx_x4_control0_cl48RxEEEStates_c_RX_QUIET          3
#define rx_x4_control0_cl48RxEEEStates_c_RX_DEACT          2
#define rx_x4_control0_cl48RxEEEStates_c_RX_SLEEP          1
#define rx_x4_control0_cl48RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: rx_x4_control0_IQP_Options
 */
#define rx_x4_control0_IQP_Options_i50uA                   0
#define rx_x4_control0_IQP_Options_i100uA                  1
#define rx_x4_control0_IQP_Options_i150uA                  2
#define rx_x4_control0_IQP_Options_i200uA                  3
#define rx_x4_control0_IQP_Options_i250uA                  4
#define rx_x4_control0_IQP_Options_i300uA                  5
#define rx_x4_control0_IQP_Options_i350uA                  6
#define rx_x4_control0_IQP_Options_i400uA                  7
#define rx_x4_control0_IQP_Options_i450uA                  8
#define rx_x4_control0_IQP_Options_i500uA                  9
#define rx_x4_control0_IQP_Options_i550uA                  10
#define rx_x4_control0_IQP_Options_i600uA                  11
#define rx_x4_control0_IQP_Options_i650uA                  12
#define rx_x4_control0_IQP_Options_i700uA                  13
#define rx_x4_control0_IQP_Options_i750uA                  14
#define rx_x4_control0_IQP_Options_i800uA                  15

/****************************************************************************
 * Enums: rx_x4_control0_IDriver_Options
 */
#define rx_x4_control0_IDriver_Options_v680mV              0
#define rx_x4_control0_IDriver_Options_v730mV              1
#define rx_x4_control0_IDriver_Options_v780mV              2
#define rx_x4_control0_IDriver_Options_v830mV              3
#define rx_x4_control0_IDriver_Options_v880mV              4
#define rx_x4_control0_IDriver_Options_v930mV              5
#define rx_x4_control0_IDriver_Options_v980mV              6
#define rx_x4_control0_IDriver_Options_v1010mV             7
#define rx_x4_control0_IDriver_Options_v1040mV             8
#define rx_x4_control0_IDriver_Options_v1060mV             9
#define rx_x4_control0_IDriver_Options_v1070mV             10
#define rx_x4_control0_IDriver_Options_v1080mV             11
#define rx_x4_control0_IDriver_Options_v1085mV             12
#define rx_x4_control0_IDriver_Options_v1090mV             13
#define rx_x4_control0_IDriver_Options_v1095mV             14
#define rx_x4_control0_IDriver_Options_v1100mV             15

/****************************************************************************
 * Enums: rx_x4_control0_operationModes
 */
#define rx_x4_control0_operationModes_XGXS                 0
#define rx_x4_control0_operationModes_XGXG_nCC             1
#define rx_x4_control0_operationModes_Indlane_OS8          4
#define rx_x4_control0_operationModes_IndLane_OS5          5
#define rx_x4_control0_operationModes_PCI                  7
#define rx_x4_control0_operationModes_XGXS_nLQ             8
#define rx_x4_control0_operationModes_XGXS_nLQnCC          9
#define rx_x4_control0_operationModes_PBypass              10
#define rx_x4_control0_operationModes_PBypass_nDSK         11
#define rx_x4_control0_operationModes_ComboCoreMode        12
#define rx_x4_control0_operationModes_Clocks_off           15

/****************************************************************************
 * Enums: rx_x4_control0_actualSpeeds
 */
#define rx_x4_control0_actualSpeeds_dr_10M                 0
#define rx_x4_control0_actualSpeeds_dr_100M                1
#define rx_x4_control0_actualSpeeds_dr_1G                  2
#define rx_x4_control0_actualSpeeds_dr_2p5G                3
#define rx_x4_control0_actualSpeeds_dr_5G_X4               4
#define rx_x4_control0_actualSpeeds_dr_6G_X4               5
#define rx_x4_control0_actualSpeeds_dr_10G_HiG             6
#define rx_x4_control0_actualSpeeds_dr_10G_CX4             7
#define rx_x4_control0_actualSpeeds_dr_12G_HiG             8
#define rx_x4_control0_actualSpeeds_dr_12p5G_X4            9
#define rx_x4_control0_actualSpeeds_dr_13G_X4              10
#define rx_x4_control0_actualSpeeds_dr_15G_X4              11
#define rx_x4_control0_actualSpeeds_dr_16G_X4              12
#define rx_x4_control0_actualSpeeds_dr_1G_KX               13
#define rx_x4_control0_actualSpeeds_dr_10G_KX4             14
#define rx_x4_control0_actualSpeeds_dr_10G_KR              15
#define rx_x4_control0_actualSpeeds_dr_5G                  16
#define rx_x4_control0_actualSpeeds_dr_6p4G                17
#define rx_x4_control0_actualSpeeds_dr_20G_X4              18
#define rx_x4_control0_actualSpeeds_dr_21G_X4              19
#define rx_x4_control0_actualSpeeds_dr_25G_X4              20
#define rx_x4_control0_actualSpeeds_dr_10G_HiG_DXGXS       21
#define rx_x4_control0_actualSpeeds_dr_10G_DXGXS           22
#define rx_x4_control0_actualSpeeds_dr_10p5G_HiG_DXGXS     23
#define rx_x4_control0_actualSpeeds_dr_10p5G_DXGXS         24
#define rx_x4_control0_actualSpeeds_dr_12p773G_HiG_DXGXS   25
#define rx_x4_control0_actualSpeeds_dr_12p773G_DXGXS       26
#define rx_x4_control0_actualSpeeds_dr_10G_XFI             27
#define rx_x4_control0_actualSpeeds_dr_40G                 28
#define rx_x4_control0_actualSpeeds_dr_20G_HiG_DXGXS       29
#define rx_x4_control0_actualSpeeds_dr_20G_DXGXS           30
#define rx_x4_control0_actualSpeeds_dr_10G_SFI             31
#define rx_x4_control0_actualSpeeds_dr_31p5G               32
#define rx_x4_control0_actualSpeeds_dr_32p7G               33
#define rx_x4_control0_actualSpeeds_dr_20G_SCR             34
#define rx_x4_control0_actualSpeeds_dr_10G_HiG_DXGXS_SCR   35
#define rx_x4_control0_actualSpeeds_dr_10G_DXGXS_SCR       36
#define rx_x4_control0_actualSpeeds_dr_12G_R2              37
#define rx_x4_control0_actualSpeeds_dr_10G_X2              38
#define rx_x4_control0_actualSpeeds_dr_40G_KR4             39
#define rx_x4_control0_actualSpeeds_dr_40G_CR4             40
#define rx_x4_control0_actualSpeeds_dr_100G_CR10           41
#define rx_x4_control0_actualSpeeds_dr_15p75G_DXGXS        44
#define rx_x4_control0_actualSpeeds_dr_20G_KR2             57
#define rx_x4_control0_actualSpeeds_dr_20G_CR2             58

/****************************************************************************
 * Enums: rx_x4_control0_actualSpeedsMisc1
 */
#define rx_x4_control0_actualSpeedsMisc1_dr_2500BRCM_X1    16
#define rx_x4_control0_actualSpeedsMisc1_dr_5000BRCM_X4    17
#define rx_x4_control0_actualSpeedsMisc1_dr_6000BRCM_X4    18
#define rx_x4_control0_actualSpeedsMisc1_dr_10GHiGig_X4    19
#define rx_x4_control0_actualSpeedsMisc1_dr_10GBASE_CX4    20
#define rx_x4_control0_actualSpeedsMisc1_dr_12GHiGig_X4    21
#define rx_x4_control0_actualSpeedsMisc1_dr_12p5GHiGig_X4  22
#define rx_x4_control0_actualSpeedsMisc1_dr_13GHiGig_X4    23
#define rx_x4_control0_actualSpeedsMisc1_dr_15GHiGig_X4    24
#define rx_x4_control0_actualSpeedsMisc1_dr_16GHiGig_X4    25
#define rx_x4_control0_actualSpeedsMisc1_dr_5000BRCM_X1    26
#define rx_x4_control0_actualSpeedsMisc1_dr_6363BRCM_X1    27
#define rx_x4_control0_actualSpeedsMisc1_dr_20GHiGig_X4    28
#define rx_x4_control0_actualSpeedsMisc1_dr_21GHiGig_X4    29
#define rx_x4_control0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define rx_x4_control0_actualSpeedsMisc1_dr_10G_HiG_DXGXS  31

/****************************************************************************
 * Enums: rx_x4_control0_IndLaneModes
 */
#define rx_x4_control0_IndLaneModes_SWSDR_div2             0
#define rx_x4_control0_IndLaneModes_SWSDR_div1             1
#define rx_x4_control0_IndLaneModes_DWSDR_div2             2
#define rx_x4_control0_IndLaneModes_DWSDR_div1             3

/****************************************************************************
 * Enums: rx_x4_control0_prbsSelect
 */
#define rx_x4_control0_prbsSelect_prbs7                    0
#define rx_x4_control0_prbsSelect_prbs15                   1
#define rx_x4_control0_prbsSelect_prbs23                   2
#define rx_x4_control0_prbsSelect_prbs31                   3

/****************************************************************************
 * Enums: rx_x4_control0_vcoDivider
 */
#define rx_x4_control0_vcoDivider_div32                    0
#define rx_x4_control0_vcoDivider_div36                    1
#define rx_x4_control0_vcoDivider_div40                    2
#define rx_x4_control0_vcoDivider_div42                    3
#define rx_x4_control0_vcoDivider_div48                    4
#define rx_x4_control0_vcoDivider_div50                    5
#define rx_x4_control0_vcoDivider_div52                    6
#define rx_x4_control0_vcoDivider_div54                    7
#define rx_x4_control0_vcoDivider_div60                    8
#define rx_x4_control0_vcoDivider_div64                    9
#define rx_x4_control0_vcoDivider_div66                    10
#define rx_x4_control0_vcoDivider_div68                    11
#define rx_x4_control0_vcoDivider_div70                    12
#define rx_x4_control0_vcoDivider_div80                    13
#define rx_x4_control0_vcoDivider_div92                    14
#define rx_x4_control0_vcoDivider_div100                   15

/****************************************************************************
 * Enums: rx_x4_control0_refClkSelect
 */
#define rx_x4_control0_refClkSelect_clk_25MHz              0
#define rx_x4_control0_refClkSelect_clk_100MHz             1
#define rx_x4_control0_refClkSelect_clk_125MHz             2
#define rx_x4_control0_refClkSelect_clk_156p25MHz          3
#define rx_x4_control0_refClkSelect_clk_187p5MHz           4
#define rx_x4_control0_refClkSelect_clk_161p25Mhz          5
#define rx_x4_control0_refClkSelect_clk_50Mhz              6
#define rx_x4_control0_refClkSelect_clk_106p25Mhz          7

/****************************************************************************
 * Enums: rx_x4_control0_aerMMDdevTypeSelect
 */
#define rx_x4_control0_aerMMDdevTypeSelect_combo_core      0
#define rx_x4_control0_aerMMDdevTypeSelect_PMA_PMD         1
#define rx_x4_control0_aerMMDdevTypeSelect_PCS             3
#define rx_x4_control0_aerMMDdevTypeSelect_PHY             4
#define rx_x4_control0_aerMMDdevTypeSelect_DTE             5
#define rx_x4_control0_aerMMDdevTypeSelect_CL73_AN         7

/****************************************************************************
 * Enums: rx_x4_control0_aerMMDportSelect
 */
#define rx_x4_control0_aerMMDportSelect_ln0                0
#define rx_x4_control0_aerMMDportSelect_ln1                1
#define rx_x4_control0_aerMMDportSelect_ln2                2
#define rx_x4_control0_aerMMDportSelect_ln3                3
#define rx_x4_control0_aerMMDportSelect_BCST_ln0_1_2_3     511
#define rx_x4_control0_aerMMDportSelect_BCST_ln0_1         512
#define rx_x4_control0_aerMMDportSelect_BCST_ln2_3         513

/****************************************************************************
 * Enums: rx_x4_control0_firmwareModeSelect
 */
#define rx_x4_control0_firmwareModeSelect_DEFAULT          0
#define rx_x4_control0_firmwareModeSelect_SFP_OPT_LR       1
#define rx_x4_control0_firmwareModeSelect_SFP_DAC          2
#define rx_x4_control0_firmwareModeSelect_XLAUI            3
#define rx_x4_control0_firmwareModeSelect_LONG_CH_6G       4

/****************************************************************************
 * Enums: rx_x4_control0_tempIdxSelect
 */
#define rx_x4_control0_tempIdxSelect_LTE__22p9C            15
#define rx_x4_control0_tempIdxSelect_LTE__12p6C            14
#define rx_x4_control0_tempIdxSelect_LTE__3p0C             13
#define rx_x4_control0_tempIdxSelect_LTE_6p7C              12
#define rx_x4_control0_tempIdxSelect_LTE_16p4C             11
#define rx_x4_control0_tempIdxSelect_LTE_26p6C             10
#define rx_x4_control0_tempIdxSelect_LTE_36p3C             9
#define rx_x4_control0_tempIdxSelect_LTE_46p0C             8
#define rx_x4_control0_tempIdxSelect_LTE_56p2C             7
#define rx_x4_control0_tempIdxSelect_LTE_65p9C             6
#define rx_x4_control0_tempIdxSelect_LTE_75p6C             5
#define rx_x4_control0_tempIdxSelect_LTE_85p3C             4
#define rx_x4_control0_tempIdxSelect_LTE_95p5C             3
#define rx_x4_control0_tempIdxSelect_LTE_105p2C            2
#define rx_x4_control0_tempIdxSelect_LTE_114p9C            1
#define rx_x4_control0_tempIdxSelect_LTE_125p1C            0

/****************************************************************************
 * Enums: rx_x4_control0_port_mode
 */
#define rx_x4_control0_port_mode_QUAD_PORT                 0
#define rx_x4_control0_port_mode_TRI_1_PORT                1
#define rx_x4_control0_port_mode_TRI_2_PORT                2
#define rx_x4_control0_port_mode_DUAL_PORT                 3
#define rx_x4_control0_port_mode_SINGLE_PORT               4

/****************************************************************************
 * Enums: rx_x4_control0_rev_letter_enum
 */
#define rx_x4_control0_rev_letter_enum_REV_A               0
#define rx_x4_control0_rev_letter_enum_REV_B               1
#define rx_x4_control0_rev_letter_enum_REV_C               2
#define rx_x4_control0_rev_letter_enum_REV_D               3

/****************************************************************************
 * Enums: rx_x4_control0_rev_number_enum
 */
#define rx_x4_control0_rev_number_enum_REV_0               0
#define rx_x4_control0_rev_number_enum_REV_1               1
#define rx_x4_control0_rev_number_enum_REV_2               2
#define rx_x4_control0_rev_number_enum_REV_3               3
#define rx_x4_control0_rev_number_enum_REV_4               4
#define rx_x4_control0_rev_number_enum_REV_5               5
#define rx_x4_control0_rev_number_enum_REV_6               6
#define rx_x4_control0_rev_number_enum_REV_7               7

/****************************************************************************
 * Enums: rx_x4_control0_bonding_enum
 */
#define rx_x4_control0_bonding_enum_WIRE_BOND              0
#define rx_x4_control0_bonding_enum_FLIP_CHIP              1

/****************************************************************************
 * Enums: rx_x4_control0_tech_process
 */
#define rx_x4_control0_tech_process_PROCESS_90NM           0
#define rx_x4_control0_tech_process_PROCESS_65NM           1
#define rx_x4_control0_tech_process_PROCESS_40NM           2
#define rx_x4_control0_tech_process_PROCESS_28NM           3
#define rx_x4_control0_tech_process_PROCESS_16NM           4

/****************************************************************************
 * Enums: rx_x4_control0_model_num
 */
#define rx_x4_control0_model_num_SERDES_CL73               0
#define rx_x4_control0_model_num_XGXS_16G                  1
#define rx_x4_control0_model_num_HYPERCORE                 2
#define rx_x4_control0_model_num_HYPERLITE                 3
#define rx_x4_control0_model_num_PCIE_G2_PIPE              4
#define rx_x4_control0_model_num_SERDES_1p25GBd            5
#define rx_x4_control0_model_num_SATA2                     6
#define rx_x4_control0_model_num_QSGMII                    7
#define rx_x4_control0_model_num_XGXS10G                   8
#define rx_x4_control0_model_num_WARPCORE                  9
#define rx_x4_control0_model_num_XFICORE                   10
#define rx_x4_control0_model_num_RXFI                      11
#define rx_x4_control0_model_num_WARPLITE                  12
#define rx_x4_control0_model_num_PENTACORE                 13
#define rx_x4_control0_model_num_ESM                       14
#define rx_x4_control0_model_num_QUAD_SGMII                15
#define rx_x4_control0_model_num_WARPCORE_3                16
#define rx_x4_control0_model_num_TSC                       17
#define rx_x4_control0_model_num_TSC4E                     18
#define rx_x4_control0_model_num_TSC12E                    19
#define rx_x4_control0_model_num_TSC4F                     20
#define rx_x4_control0_model_num_TSC4F_GEN2                21
#define rx_x4_control0_model_num_XGXS_CL73_90NM            29
#define rx_x4_control0_model_num_SERDES_CL73_90NM          30
#define rx_x4_control0_model_num_WARPCORE3                 32
#define rx_x4_control0_model_num_WARPCORE4_TSC             33
#define rx_x4_control0_model_num_RXAUI                     34

/****************************************************************************
 * Enums: rx_x4_control0_payload
 */
#define rx_x4_control0_payload_REPEAT_2_BYTES              0
#define rx_x4_control0_payload_RAMPING                     1
#define rx_x4_control0_payload_CL48_CRPAT                  2
#define rx_x4_control0_payload_CL48_CJPAT                  3
#define rx_x4_control0_payload_CL36_LONG_CRPAT             4
#define rx_x4_control0_payload_CL36_SHORT_CRPAT            5

/****************************************************************************
 * Enums: rx_x4_control0_sc
 */
#define rx_x4_control0_sc_S_10G_CR1                        0
#define rx_x4_control0_sc_S_10G_KR1                        1
#define rx_x4_control0_sc_S_10G_X1                         2
#define rx_x4_control0_sc_S_10G_HG2_CR1                    4
#define rx_x4_control0_sc_S_10G_HG2_KR1                    5
#define rx_x4_control0_sc_S_10G_HG2_X1                     6
#define rx_x4_control0_sc_S_20G_CR1                        8
#define rx_x4_control0_sc_S_20G_KR1                        9
#define rx_x4_control0_sc_S_20G_X1                         10
#define rx_x4_control0_sc_S_20G_HG2_CR1                    12
#define rx_x4_control0_sc_S_20G_HG2_KR1                    13
#define rx_x4_control0_sc_S_20G_HG2_X1                     14
#define rx_x4_control0_sc_S_25G_CR1                        16
#define rx_x4_control0_sc_S_25G_KR1                        17
#define rx_x4_control0_sc_S_25G_X1                         18
#define rx_x4_control0_sc_S_25G_HG2_CR1                    20
#define rx_x4_control0_sc_S_25G_HG2_KR1                    21
#define rx_x4_control0_sc_S_25G_HG2_X1                     22
#define rx_x4_control0_sc_S_20G_CR2                        24
#define rx_x4_control0_sc_S_20G_KR2                        25
#define rx_x4_control0_sc_S_20G_X2                         26
#define rx_x4_control0_sc_S_20G_HG2_CR2                    28
#define rx_x4_control0_sc_S_20G_HG2_KR2                    29
#define rx_x4_control0_sc_S_20G_HG2_X2                     30
#define rx_x4_control0_sc_S_40G_CR2                        32
#define rx_x4_control0_sc_S_40G_KR2                        33
#define rx_x4_control0_sc_S_40G_X2                         34
#define rx_x4_control0_sc_S_40G_HG2_CR2                    36
#define rx_x4_control0_sc_S_40G_HG2_KR2                    37
#define rx_x4_control0_sc_S_40G_HG2_X2                     38
#define rx_x4_control0_sc_S_40G_CR4                        40
#define rx_x4_control0_sc_S_40G_KR4                        41
#define rx_x4_control0_sc_S_40G_X4                         42
#define rx_x4_control0_sc_S_40G_HG2_CR4                    44
#define rx_x4_control0_sc_S_40G_HG2_KR4                    45
#define rx_x4_control0_sc_S_40G_HG2_X4                     46
#define rx_x4_control0_sc_S_50G_CR2                        48
#define rx_x4_control0_sc_S_50G_KR2                        49
#define rx_x4_control0_sc_S_50G_X2                         50
#define rx_x4_control0_sc_S_50G_HG2_CR2                    52
#define rx_x4_control0_sc_S_50G_HG2_KR2                    53
#define rx_x4_control0_sc_S_50G_HG2_X2                     54
#define rx_x4_control0_sc_S_50G_CR4                        56
#define rx_x4_control0_sc_S_50G_KR4                        57
#define rx_x4_control0_sc_S_50G_X4                         58
#define rx_x4_control0_sc_S_50G_HG2_CR4                    60
#define rx_x4_control0_sc_S_50G_HG2_KR4                    61
#define rx_x4_control0_sc_S_50G_HG2_X4                     62
#define rx_x4_control0_sc_S_100G_CR4                       64
#define rx_x4_control0_sc_S_100G_KR4                       65
#define rx_x4_control0_sc_S_100G_X4                        66
#define rx_x4_control0_sc_S_100G_HG2_CR4                   68
#define rx_x4_control0_sc_S_100G_HG2_KR4                   69
#define rx_x4_control0_sc_S_100G_HG2_X4                    70
#define rx_x4_control0_sc_S_CL73_20GVCO                    72
#define rx_x4_control0_sc_S_CL73_25GVCO                    80
#define rx_x4_control0_sc_S_CL36_20GVCO                    88
#define rx_x4_control0_sc_S_CL36_25GVCO                    96
#define rx_x4_control0_sc_S_25G_CR_IEEE                    112
#define rx_x4_control0_sc_S_25G_CRS_IEEE                   113
#define rx_x4_control0_sc_S_25G_KR_IEEE                    114
#define rx_x4_control0_sc_S_25G_KRS_IEEE                   115

/****************************************************************************
 * Enums: rx_x4_control0_t_fifo_modes
 */
#define rx_x4_control0_t_fifo_modes_T_FIFO_INSERT_NO_AM    0
#define rx_x4_control0_t_fifo_modes_T_FIFO_INSERT_4_AM     1
#define rx_x4_control0_t_fifo_modes_T_FIFO_INSERT_20_AM    2
#define rx_x4_control0_t_fifo_modes_T_FIFO_INSERT_2_AM     3

/****************************************************************************
 * Enums: rx_x4_control0_t_enc_modes
 */
#define rx_x4_control0_t_enc_modes_T_ENC_MODE_BYPASS       0
#define rx_x4_control0_t_enc_modes_T_ENC_MODE_CL49         1
#define rx_x4_control0_t_enc_modes_T_ENC_MODE_CL82         2

/****************************************************************************
 * Enums: rx_x4_control0_btmx_mode
 */
#define rx_x4_control0_btmx_mode_BS_BTMX_MODE_1to1         0
#define rx_x4_control0_btmx_mode_BS_BTMX_MODE_2to1         1
#define rx_x4_control0_btmx_mode_BS_BTMX_MODE_5to1         2

/****************************************************************************
 * Enums: rx_x4_control0_t_type_cl82
 */
#define rx_x4_control0_t_type_cl82_T_TYPE_B1               5
#define rx_x4_control0_t_type_cl82_T_TYPE_C                4
#define rx_x4_control0_t_type_cl82_T_TYPE_S                3
#define rx_x4_control0_t_type_cl82_T_TYPE_T                2
#define rx_x4_control0_t_type_cl82_T_TYPE_D                1
#define rx_x4_control0_t_type_cl82_T_TYPE_E                0

/****************************************************************************
 * Enums: rx_x4_control0_txsm_state_cl82
 */
#define rx_x4_control0_txsm_state_cl82_TX_HIG_END          6
#define rx_x4_control0_txsm_state_cl82_TX_HIG_START        5
#define rx_x4_control0_txsm_state_cl82_TX_E                4
#define rx_x4_control0_txsm_state_cl82_TX_T                3
#define rx_x4_control0_txsm_state_cl82_TX_D                2
#define rx_x4_control0_txsm_state_cl82_TX_C                1
#define rx_x4_control0_txsm_state_cl82_TX_INIT             0

/****************************************************************************
 * Enums: rx_x4_control0_ltxsm_state_cl82
 */
#define rx_x4_control0_ltxsm_state_cl82_TX_HIG_END         64
#define rx_x4_control0_ltxsm_state_cl82_TX_HIG_START       32
#define rx_x4_control0_ltxsm_state_cl82_TX_E               16
#define rx_x4_control0_ltxsm_state_cl82_TX_T               8
#define rx_x4_control0_ltxsm_state_cl82_TX_D               4
#define rx_x4_control0_ltxsm_state_cl82_TX_C               2
#define rx_x4_control0_ltxsm_state_cl82_TX_INIT            1

/****************************************************************************
 * Enums: rx_x4_control0_r_type_coded_cl82
 */
#define rx_x4_control0_r_type_coded_cl82_R_TYPE_B1         32
#define rx_x4_control0_r_type_coded_cl82_R_TYPE_C          16
#define rx_x4_control0_r_type_coded_cl82_R_TYPE_S          8
#define rx_x4_control0_r_type_coded_cl82_R_TYPE_T          4
#define rx_x4_control0_r_type_coded_cl82_R_TYPE_D          2
#define rx_x4_control0_r_type_coded_cl82_R_TYPE_E          1

/****************************************************************************
 * Enums: rx_x4_control0_rxsm_state_cl82
 */
#define rx_x4_control0_rxsm_state_cl82_RX_HIG_END          64
#define rx_x4_control0_rxsm_state_cl82_RX_HIG_START        32
#define rx_x4_control0_rxsm_state_cl82_RX_E                16
#define rx_x4_control0_rxsm_state_cl82_RX_T                8
#define rx_x4_control0_rxsm_state_cl82_RX_D                4
#define rx_x4_control0_rxsm_state_cl82_RX_C                2
#define rx_x4_control0_rxsm_state_cl82_RX_INIT             1

/****************************************************************************
 * Enums: rx_x4_control0_deskew_state
 */
#define rx_x4_control0_deskew_state_ALIGN_ACQUIRED         2
#define rx_x4_control0_deskew_state_LOSS_OF_ALIGNMENT      1

/****************************************************************************
 * Enums: rx_x4_control0_os_mode_enum
 */
#define rx_x4_control0_os_mode_enum_OS_MODE_1              0
#define rx_x4_control0_os_mode_enum_OS_MODE_2              1
#define rx_x4_control0_os_mode_enum_OS_MODE_4              2
#define rx_x4_control0_os_mode_enum_OS_MODE_16p5           8
#define rx_x4_control0_os_mode_enum_OS_MODE_20p625         12

/****************************************************************************
 * Enums: rx_x4_control0_scr_modes
 */
#define rx_x4_control0_scr_modes_T_SCR_MODE_BYPASS         0
#define rx_x4_control0_scr_modes_T_SCR_MODE_CL49           1
#define rx_x4_control0_scr_modes_T_SCR_MODE_40G_2_LANE     2
#define rx_x4_control0_scr_modes_T_SCR_MODE_100G           3
#define rx_x4_control0_scr_modes_T_SCR_MODE_20G            4
#define rx_x4_control0_scr_modes_T_SCR_MODE_40G_4_LANE     5

/****************************************************************************
 * Enums: rx_x4_control0_descr_modes
 */
#define rx_x4_control0_descr_modes_R_DESCR_MODE_BYPASS     0
#define rx_x4_control0_descr_modes_R_DESCR_MODE_CL49       1
#define rx_x4_control0_descr_modes_R_DESCR_MODE_CL82       2

/****************************************************************************
 * Enums: rx_x4_control0_r_dec_tl_mode
 */
#define rx_x4_control0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS  0
#define rx_x4_control0_r_dec_tl_mode_R_DEC_TL_MODE_CL49    1
#define rx_x4_control0_r_dec_tl_mode_R_DEC_TL_MODE_CL82    2

/****************************************************************************
 * Enums: rx_x4_control0_r_dec_fsm_mode
 */
#define rx_x4_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49  1
#define rx_x4_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82  2

/****************************************************************************
 * Enums: rx_x4_control0_r_deskew_mode
 */
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_BYPASS  0
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_20G     1
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_100G    4
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL49    5
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: rx_x4_control0_bs_dist_modes
 */
#define rx_x4_control0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_control0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_control0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_control0_bs_dist_modes_BS_DIST_MODE_NO_TDM   3

/****************************************************************************
 * Enums: rx_x4_control0_cl49_t_type
 */
#define rx_x4_control0_cl49_t_type_BAD_T_TYPE              15
#define rx_x4_control0_cl49_t_type_T_TYPE_B0               11
#define rx_x4_control0_cl49_t_type_T_TYPE_OB               10
#define rx_x4_control0_cl49_t_type_T_TYPE_B1               9
#define rx_x4_control0_cl49_t_type_T_TYPE_DB               8
#define rx_x4_control0_cl49_t_type_T_TYPE_FC               7
#define rx_x4_control0_cl49_t_type_T_TYPE_TB               6
#define rx_x4_control0_cl49_t_type_T_TYPE_LI               5
#define rx_x4_control0_cl49_t_type_T_TYPE_C                4
#define rx_x4_control0_cl49_t_type_T_TYPE_S                3
#define rx_x4_control0_cl49_t_type_T_TYPE_T                2
#define rx_x4_control0_cl49_t_type_T_TYPE_D                1
#define rx_x4_control0_cl49_t_type_T_TYPE_E                0

/****************************************************************************
 * Enums: rx_x4_control0_cl49_txsm_states
 */
#define rx_x4_control0_cl49_txsm_states_TX_HIG_END         7
#define rx_x4_control0_cl49_txsm_states_TX_HIG_START       6
#define rx_x4_control0_cl49_txsm_states_TX_LI              5
#define rx_x4_control0_cl49_txsm_states_TX_E               4
#define rx_x4_control0_cl49_txsm_states_TX_T               3
#define rx_x4_control0_cl49_txsm_states_TX_D               2
#define rx_x4_control0_cl49_txsm_states_TX_C               1
#define rx_x4_control0_cl49_txsm_states_TX_INIT            0

/****************************************************************************
 * Enums: rx_x4_control0_cl49_ltxsm_states
 */
#define rx_x4_control0_cl49_ltxsm_states_TX_HIG_END        128
#define rx_x4_control0_cl49_ltxsm_states_TX_HIG_START      64
#define rx_x4_control0_cl49_ltxsm_states_TX_LI             32
#define rx_x4_control0_cl49_ltxsm_states_TX_E              16
#define rx_x4_control0_cl49_ltxsm_states_TX_T              8
#define rx_x4_control0_cl49_ltxsm_states_TX_D              4
#define rx_x4_control0_cl49_ltxsm_states_TX_C              2
#define rx_x4_control0_cl49_ltxsm_states_TX_INIT           1

/****************************************************************************
 * Enums: rx_x4_control0_burst_error_mode
 */
#define rx_x4_control0_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_control0_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_control0_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_control0_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_control0_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_control0_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_control0_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_control0_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_control0_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_control0_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_control0_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_control0_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_control0_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_control0_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_control0_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_control0_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_control0_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_control0_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_control0_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_control0_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_control0_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_control0_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_control0_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_control0_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_control0_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_control0_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_control0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_control0_bermon_state
 */
#define rx_x4_control0_bermon_state_HI_BER                 4
#define rx_x4_control0_bermon_state_GOOD_BER               3
#define rx_x4_control0_bermon_state_BER_TEST_SH            2
#define rx_x4_control0_bermon_state_START_TIMER            1
#define rx_x4_control0_bermon_state_BER_MT_INIT            0

/****************************************************************************
 * Enums: rx_x4_control0_rxsm_state_cl49
 */
#define rx_x4_control0_rxsm_state_cl49_RX_HIG_END          128
#define rx_x4_control0_rxsm_state_cl49_RX_HIG_START        64
#define rx_x4_control0_rxsm_state_cl49_RX_LI               32
#define rx_x4_control0_rxsm_state_cl49_RX_E                16
#define rx_x4_control0_rxsm_state_cl49_RX_T                8
#define rx_x4_control0_rxsm_state_cl49_RX_D                4
#define rx_x4_control0_rxsm_state_cl49_RX_C                2
#define rx_x4_control0_rxsm_state_cl49_RX_INIT             1

/****************************************************************************
 * Enums: rx_x4_control0_r_type
 */
#define rx_x4_control0_r_type_BAD_R_TYPE                   15
#define rx_x4_control0_r_type_R_TYPE_B0                    11
#define rx_x4_control0_r_type_R_TYPE_OB                    10
#define rx_x4_control0_r_type_R_TYPE_B1                    9
#define rx_x4_control0_r_type_R_TYPE_DB                    8
#define rx_x4_control0_r_type_R_TYPE_FC                    7
#define rx_x4_control0_r_type_R_TYPE_TB                    6
#define rx_x4_control0_r_type_R_TYPE_LI                    5
#define rx_x4_control0_r_type_R_TYPE_C                     4
#define rx_x4_control0_r_type_R_TYPE_S                     3
#define rx_x4_control0_r_type_R_TYPE_T                     2
#define rx_x4_control0_r_type_R_TYPE_D                     1
#define rx_x4_control0_r_type_R_TYPE_E                     0

/****************************************************************************
 * Enums: rx_x4_control0_am_lock_state
 */
#define rx_x4_control0_am_lock_state_INVALID_AM            512
#define rx_x4_control0_am_lock_state_GOOD_AM               256
#define rx_x4_control0_am_lock_state_COMP_AM               128
#define rx_x4_control0_am_lock_state_TIMER_2               64
#define rx_x4_control0_am_lock_state_AM_2_GOOD             32
#define rx_x4_control0_am_lock_state_COMP_2ND              16
#define rx_x4_control0_am_lock_state_TIMER_1               8
#define rx_x4_control0_am_lock_state_FIND_1ST              4
#define rx_x4_control0_am_lock_state_AM_RESET_CNT          2
#define rx_x4_control0_am_lock_state_AM_LOCK_INIT          1

/****************************************************************************
 * Enums: rx_x4_control0_msg_selector
 */
#define rx_x4_control0_msg_selector_RESERVED               0
#define rx_x4_control0_msg_selector_VALUE_802p3            1
#define rx_x4_control0_msg_selector_VALUE_802p9            2
#define rx_x4_control0_msg_selector_VALUE_802p5            3
#define rx_x4_control0_msg_selector_VALUE_1394             4

/****************************************************************************
 * Enums: rx_x4_control0_synce_enum
 */
#define rx_x4_control0_synce_enum_SYNCE_NO_DIV             0
#define rx_x4_control0_synce_enum_SYNCE_DIV_7              1
#define rx_x4_control0_synce_enum_SYNCE_DIV_11             2

/****************************************************************************
 * Enums: rx_x4_control0_synce_enum_stage0
 */
#define rx_x4_control0_synce_enum_stage0_SYNCE_NO_DIV      0
#define rx_x4_control0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_control0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_control0_cl91_sync_state
 */
#define rx_x4_control0_cl91_sync_state_FIND_1ST            0
#define rx_x4_control0_cl91_sync_state_COUNT_NEXT          1
#define rx_x4_control0_cl91_sync_state_COMP_2ND            2
#define rx_x4_control0_cl91_sync_state_TWO_GOOD            3

/****************************************************************************
 * Enums: rx_x4_control0_cl91_algn_state
 */
#define rx_x4_control0_cl91_algn_state_LOSS_OF_ALIGNMENT   0
#define rx_x4_control0_cl91_algn_state_DESKEW              1
#define rx_x4_control0_cl91_algn_state_DESKEW_FAIL         2
#define rx_x4_control0_cl91_algn_state_ALIGN_ACQUIRED      3
#define rx_x4_control0_cl91_algn_state_CW_GOOD             4
#define rx_x4_control0_cl91_algn_state_CW_BAD              5
#define rx_x4_control0_cl91_algn_state_THREE_BAD           6

/****************************************************************************
 * Enums: rx_x4_control0_fec_sel_override
 */
#define rx_x4_control0_fec_sel_override_NO_OVERRIDE        0
#define rx_x4_control0_fec_sel_override_NO_FEC             1
#define rx_x4_control0_fec_sel_override_FEC_CL74           2
#define rx_x4_control0_fec_sel_override_FEC_CL91           3

/****************************************************************************
 * Enums: rx_x4_control0_cl91_blksync_mode
 */
#define rx_x4_control0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_control0_r_merge_mode
 */
#define rx_x4_control0_r_merge_mode_R_MERGE_MODE_BYPASS    0
#define rx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_FC   1
#define rx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_control0_r_tc_mode
 */
#define rx_x4_control0_r_tc_mode_R_TC_MODE_SINGLE          0
#define rx_x4_control0_r_tc_mode_R_TC_MODE_DUAL            1
#define rx_x4_control0_r_tc_mode_R_TC_MODE_QUAD            2

/****************************************************************************
 * Enums: rx_x4_control0_r_tc_out_mode
 */
#define rx_x4_control0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE  0
#define rx_x4_control0_r_tc_out_mode_R_TC_OUT_MODE_DUAL    1
#define rx_x4_control0_r_tc_out_mode_R_TC_OUT_MODE_QUAD    2

/****************************************************************************
 * Enums: rx_x4_control0_cl91_fec_mode
 */
#define rx_x4_control0_cl91_fec_mode_NO_CL91_FEC           0
#define rx_x4_control0_cl91_fec_mode_CL91_SINGLE_LANE_FC   1
#define rx_x4_control0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_control0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_control0_cl91_fec_mode_CL91_QUAD_LANE        4
#define rx_x4_control0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_control0_am_spacing_mul
 */
#define rx_x4_control0_am_spacing_mul_AM_SPACING_MUL_2     0
#define rx_x4_control0_am_spacing_mul_AM_SPACING_MUL_4     1
#define rx_x4_control0_am_spacing_mul_AM_SPACING_MUL_5     2
#define rx_x4_control0_am_spacing_mul_AM_SPACING_MUL_20    3

/****************************************************************************
 * Enums: rx_x4_fec_control_cl36TxEEEStates_l
 */
#define rx_x4_fec_control_cl36TxEEEStates_l_TX_REFRESH     8
#define rx_x4_fec_control_cl36TxEEEStates_l_TX_QUIET       4
#define rx_x4_fec_control_cl36TxEEEStates_l_TX_SLEEP       2
#define rx_x4_fec_control_cl36TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: rx_x4_fec_control_cl36TxEEEStates_c
 */
#define rx_x4_fec_control_cl36TxEEEStates_c_TX_REFRESH     3
#define rx_x4_fec_control_cl36TxEEEStates_c_TX_QUIET       2
#define rx_x4_fec_control_cl36TxEEEStates_c_TX_SLEEP       1
#define rx_x4_fec_control_cl36TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49TxEEEStates_l
 */
#define rx_x4_fec_control_cl49TxEEEStates_l_SCR_RESET_2    64
#define rx_x4_fec_control_cl49TxEEEStates_l_SCR_RESET_1    32
#define rx_x4_fec_control_cl49TxEEEStates_l_TX_WAKE        16
#define rx_x4_fec_control_cl49TxEEEStates_l_TX_REFRESH     8
#define rx_x4_fec_control_cl49TxEEEStates_l_TX_QUIET       4
#define rx_x4_fec_control_cl49TxEEEStates_l_TX_SLEEP       2
#define rx_x4_fec_control_cl49TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: rx_x4_fec_control_fec_req_enum
 */
#define rx_x4_fec_control_fec_req_enum_FEC_not_supported   0
#define rx_x4_fec_control_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_fec_control_fec_req_enum_invalid_setting     2
#define rx_x4_fec_control_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_fec_control_cl73_pause_enum
 */
#define rx_x4_fec_control_cl73_pause_enum_No_PAUSE_ability 0
#define rx_x4_fec_control_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_fec_control_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_fec_control_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49TxEEEStates_c
 */
#define rx_x4_fec_control_cl49TxEEEStates_c_SCR_RESET_2    6
#define rx_x4_fec_control_cl49TxEEEStates_c_SCR_RESET_1    5
#define rx_x4_fec_control_cl49TxEEEStates_c_TX_WAKE        4
#define rx_x4_fec_control_cl49TxEEEStates_c_TX_REFRESH     3
#define rx_x4_fec_control_cl49TxEEEStates_c_TX_QUIET       2
#define rx_x4_fec_control_cl49TxEEEStates_c_TX_SLEEP       1
#define rx_x4_fec_control_cl49TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl36RxEEEStates_l
 */
#define rx_x4_fec_control_cl36RxEEEStates_l_RX_LINK_FAIL   32
#define rx_x4_fec_control_cl36RxEEEStates_l_RX_WTF         16
#define rx_x4_fec_control_cl36RxEEEStates_l_RX_WAKE        8
#define rx_x4_fec_control_cl36RxEEEStates_l_RX_QUIET       4
#define rx_x4_fec_control_cl36RxEEEStates_l_RX_SLEEP       2
#define rx_x4_fec_control_cl36RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: rx_x4_fec_control_cl36RxEEEStates_c
 */
#define rx_x4_fec_control_cl36RxEEEStates_c_RX_LINK_FAIL   5
#define rx_x4_fec_control_cl36RxEEEStates_c_RX_WTF         4
#define rx_x4_fec_control_cl36RxEEEStates_c_RX_WAKE        3
#define rx_x4_fec_control_cl36RxEEEStates_c_RX_QUIET       2
#define rx_x4_fec_control_cl36RxEEEStates_c_RX_SLEEP       1
#define rx_x4_fec_control_cl36RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49RxEEEStates_l
 */
#define rx_x4_fec_control_cl49RxEEEStates_l_RX_LINK_FAIL   32
#define rx_x4_fec_control_cl49RxEEEStates_l_RX_WTF         16
#define rx_x4_fec_control_cl49RxEEEStates_l_RX_WAKE        8
#define rx_x4_fec_control_cl49RxEEEStates_l_RX_QUIET       4
#define rx_x4_fec_control_cl49RxEEEStates_l_RX_SLEEP       2
#define rx_x4_fec_control_cl49RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49RxEEEStates_c
 */
#define rx_x4_fec_control_cl49RxEEEStates_c_RX_LINK_FAIL   5
#define rx_x4_fec_control_cl49RxEEEStates_c_RX_WTF         4
#define rx_x4_fec_control_cl49RxEEEStates_c_RX_WAKE        3
#define rx_x4_fec_control_cl49RxEEEStates_c_RX_QUIET       2
#define rx_x4_fec_control_cl49RxEEEStates_c_RX_SLEEP       1
#define rx_x4_fec_control_cl49RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl48TxEEEStates_l
 */
#define rx_x4_fec_control_cl48TxEEEStates_l_TX_REFRESH     8
#define rx_x4_fec_control_cl48TxEEEStates_l_TX_QUIET       4
#define rx_x4_fec_control_cl48TxEEEStates_l_TX_SLEEP       2
#define rx_x4_fec_control_cl48TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: rx_x4_fec_control_cl48TxEEEStates_c
 */
#define rx_x4_fec_control_cl48TxEEEStates_c_TX_REFRESH     3
#define rx_x4_fec_control_cl48TxEEEStates_c_TX_QUIET       2
#define rx_x4_fec_control_cl48TxEEEStates_c_TX_SLEEP       1
#define rx_x4_fec_control_cl48TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl48RxEEEStates_l
 */
#define rx_x4_fec_control_cl48RxEEEStates_l_RX_LINK_FAIL   32
#define rx_x4_fec_control_cl48RxEEEStates_l_RX_WAKE        16
#define rx_x4_fec_control_cl48RxEEEStates_l_RX_QUIET       8
#define rx_x4_fec_control_cl48RxEEEStates_l_RX_DEACT       4
#define rx_x4_fec_control_cl48RxEEEStates_l_RX_SLEEP       2
#define rx_x4_fec_control_cl48RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: rx_x4_fec_control_cl48RxEEEStates_c
 */
#define rx_x4_fec_control_cl48RxEEEStates_c_RX_LINK_FAIL   5
#define rx_x4_fec_control_cl48RxEEEStates_c_RX_WAKE        4
#define rx_x4_fec_control_cl48RxEEEStates_c_RX_QUIET       3
#define rx_x4_fec_control_cl48RxEEEStates_c_RX_DEACT       2
#define rx_x4_fec_control_cl48RxEEEStates_c_RX_SLEEP       1
#define rx_x4_fec_control_cl48RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: rx_x4_fec_control_IQP_Options
 */
#define rx_x4_fec_control_IQP_Options_i50uA                0
#define rx_x4_fec_control_IQP_Options_i100uA               1
#define rx_x4_fec_control_IQP_Options_i150uA               2
#define rx_x4_fec_control_IQP_Options_i200uA               3
#define rx_x4_fec_control_IQP_Options_i250uA               4
#define rx_x4_fec_control_IQP_Options_i300uA               5
#define rx_x4_fec_control_IQP_Options_i350uA               6
#define rx_x4_fec_control_IQP_Options_i400uA               7
#define rx_x4_fec_control_IQP_Options_i450uA               8
#define rx_x4_fec_control_IQP_Options_i500uA               9
#define rx_x4_fec_control_IQP_Options_i550uA               10
#define rx_x4_fec_control_IQP_Options_i600uA               11
#define rx_x4_fec_control_IQP_Options_i650uA               12
#define rx_x4_fec_control_IQP_Options_i700uA               13
#define rx_x4_fec_control_IQP_Options_i750uA               14
#define rx_x4_fec_control_IQP_Options_i800uA               15

/****************************************************************************
 * Enums: rx_x4_fec_control_IDriver_Options
 */
#define rx_x4_fec_control_IDriver_Options_v680mV           0
#define rx_x4_fec_control_IDriver_Options_v730mV           1
#define rx_x4_fec_control_IDriver_Options_v780mV           2
#define rx_x4_fec_control_IDriver_Options_v830mV           3
#define rx_x4_fec_control_IDriver_Options_v880mV           4
#define rx_x4_fec_control_IDriver_Options_v930mV           5
#define rx_x4_fec_control_IDriver_Options_v980mV           6
#define rx_x4_fec_control_IDriver_Options_v1010mV          7
#define rx_x4_fec_control_IDriver_Options_v1040mV          8
#define rx_x4_fec_control_IDriver_Options_v1060mV          9
#define rx_x4_fec_control_IDriver_Options_v1070mV          10
#define rx_x4_fec_control_IDriver_Options_v1080mV          11
#define rx_x4_fec_control_IDriver_Options_v1085mV          12
#define rx_x4_fec_control_IDriver_Options_v1090mV          13
#define rx_x4_fec_control_IDriver_Options_v1095mV          14
#define rx_x4_fec_control_IDriver_Options_v1100mV          15

/****************************************************************************
 * Enums: rx_x4_fec_control_operationModes
 */
#define rx_x4_fec_control_operationModes_XGXS              0
#define rx_x4_fec_control_operationModes_XGXG_nCC          1
#define rx_x4_fec_control_operationModes_Indlane_OS8       4
#define rx_x4_fec_control_operationModes_IndLane_OS5       5
#define rx_x4_fec_control_operationModes_PCI               7
#define rx_x4_fec_control_operationModes_XGXS_nLQ          8
#define rx_x4_fec_control_operationModes_XGXS_nLQnCC       9
#define rx_x4_fec_control_operationModes_PBypass           10
#define rx_x4_fec_control_operationModes_PBypass_nDSK      11
#define rx_x4_fec_control_operationModes_ComboCoreMode     12
#define rx_x4_fec_control_operationModes_Clocks_off        15

/****************************************************************************
 * Enums: rx_x4_fec_control_actualSpeeds
 */
#define rx_x4_fec_control_actualSpeeds_dr_10M              0
#define rx_x4_fec_control_actualSpeeds_dr_100M             1
#define rx_x4_fec_control_actualSpeeds_dr_1G               2
#define rx_x4_fec_control_actualSpeeds_dr_2p5G             3
#define rx_x4_fec_control_actualSpeeds_dr_5G_X4            4
#define rx_x4_fec_control_actualSpeeds_dr_6G_X4            5
#define rx_x4_fec_control_actualSpeeds_dr_10G_HiG          6
#define rx_x4_fec_control_actualSpeeds_dr_10G_CX4          7
#define rx_x4_fec_control_actualSpeeds_dr_12G_HiG          8
#define rx_x4_fec_control_actualSpeeds_dr_12p5G_X4         9
#define rx_x4_fec_control_actualSpeeds_dr_13G_X4           10
#define rx_x4_fec_control_actualSpeeds_dr_15G_X4           11
#define rx_x4_fec_control_actualSpeeds_dr_16G_X4           12
#define rx_x4_fec_control_actualSpeeds_dr_1G_KX            13
#define rx_x4_fec_control_actualSpeeds_dr_10G_KX4          14
#define rx_x4_fec_control_actualSpeeds_dr_10G_KR           15
#define rx_x4_fec_control_actualSpeeds_dr_5G               16
#define rx_x4_fec_control_actualSpeeds_dr_6p4G             17
#define rx_x4_fec_control_actualSpeeds_dr_20G_X4           18
#define rx_x4_fec_control_actualSpeeds_dr_21G_X4           19
#define rx_x4_fec_control_actualSpeeds_dr_25G_X4           20
#define rx_x4_fec_control_actualSpeeds_dr_10G_HiG_DXGXS    21
#define rx_x4_fec_control_actualSpeeds_dr_10G_DXGXS        22
#define rx_x4_fec_control_actualSpeeds_dr_10p5G_HiG_DXGXS  23
#define rx_x4_fec_control_actualSpeeds_dr_10p5G_DXGXS      24
#define rx_x4_fec_control_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define rx_x4_fec_control_actualSpeeds_dr_12p773G_DXGXS    26
#define rx_x4_fec_control_actualSpeeds_dr_10G_XFI          27
#define rx_x4_fec_control_actualSpeeds_dr_40G              28
#define rx_x4_fec_control_actualSpeeds_dr_20G_HiG_DXGXS    29
#define rx_x4_fec_control_actualSpeeds_dr_20G_DXGXS        30
#define rx_x4_fec_control_actualSpeeds_dr_10G_SFI          31
#define rx_x4_fec_control_actualSpeeds_dr_31p5G            32
#define rx_x4_fec_control_actualSpeeds_dr_32p7G            33
#define rx_x4_fec_control_actualSpeeds_dr_20G_SCR          34
#define rx_x4_fec_control_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define rx_x4_fec_control_actualSpeeds_dr_10G_DXGXS_SCR    36
#define rx_x4_fec_control_actualSpeeds_dr_12G_R2           37
#define rx_x4_fec_control_actualSpeeds_dr_10G_X2           38
#define rx_x4_fec_control_actualSpeeds_dr_40G_KR4          39
#define rx_x4_fec_control_actualSpeeds_dr_40G_CR4          40
#define rx_x4_fec_control_actualSpeeds_dr_100G_CR10        41
#define rx_x4_fec_control_actualSpeeds_dr_15p75G_DXGXS     44
#define rx_x4_fec_control_actualSpeeds_dr_20G_KR2          57
#define rx_x4_fec_control_actualSpeeds_dr_20G_CR2          58

/****************************************************************************
 * Enums: rx_x4_fec_control_actualSpeedsMisc1
 */
#define rx_x4_fec_control_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define rx_x4_fec_control_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define rx_x4_fec_control_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define rx_x4_fec_control_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define rx_x4_fec_control_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define rx_x4_fec_control_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define rx_x4_fec_control_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define rx_x4_fec_control_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define rx_x4_fec_control_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define rx_x4_fec_control_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define rx_x4_fec_control_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define rx_x4_fec_control_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define rx_x4_fec_control_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define rx_x4_fec_control_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define rx_x4_fec_control_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define rx_x4_fec_control_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: rx_x4_fec_control_IndLaneModes
 */
#define rx_x4_fec_control_IndLaneModes_SWSDR_div2          0
#define rx_x4_fec_control_IndLaneModes_SWSDR_div1          1
#define rx_x4_fec_control_IndLaneModes_DWSDR_div2          2
#define rx_x4_fec_control_IndLaneModes_DWSDR_div1          3

/****************************************************************************
 * Enums: rx_x4_fec_control_prbsSelect
 */
#define rx_x4_fec_control_prbsSelect_prbs7                 0
#define rx_x4_fec_control_prbsSelect_prbs15                1
#define rx_x4_fec_control_prbsSelect_prbs23                2
#define rx_x4_fec_control_prbsSelect_prbs31                3

/****************************************************************************
 * Enums: rx_x4_fec_control_vcoDivider
 */
#define rx_x4_fec_control_vcoDivider_div32                 0
#define rx_x4_fec_control_vcoDivider_div36                 1
#define rx_x4_fec_control_vcoDivider_div40                 2
#define rx_x4_fec_control_vcoDivider_div42                 3
#define rx_x4_fec_control_vcoDivider_div48                 4
#define rx_x4_fec_control_vcoDivider_div50                 5
#define rx_x4_fec_control_vcoDivider_div52                 6
#define rx_x4_fec_control_vcoDivider_div54                 7
#define rx_x4_fec_control_vcoDivider_div60                 8
#define rx_x4_fec_control_vcoDivider_div64                 9
#define rx_x4_fec_control_vcoDivider_div66                 10
#define rx_x4_fec_control_vcoDivider_div68                 11
#define rx_x4_fec_control_vcoDivider_div70                 12
#define rx_x4_fec_control_vcoDivider_div80                 13
#define rx_x4_fec_control_vcoDivider_div92                 14
#define rx_x4_fec_control_vcoDivider_div100                15

/****************************************************************************
 * Enums: rx_x4_fec_control_refClkSelect
 */
#define rx_x4_fec_control_refClkSelect_clk_25MHz           0
#define rx_x4_fec_control_refClkSelect_clk_100MHz          1
#define rx_x4_fec_control_refClkSelect_clk_125MHz          2
#define rx_x4_fec_control_refClkSelect_clk_156p25MHz       3
#define rx_x4_fec_control_refClkSelect_clk_187p5MHz        4
#define rx_x4_fec_control_refClkSelect_clk_161p25Mhz       5
#define rx_x4_fec_control_refClkSelect_clk_50Mhz           6
#define rx_x4_fec_control_refClkSelect_clk_106p25Mhz       7

/****************************************************************************
 * Enums: rx_x4_fec_control_aerMMDdevTypeSelect
 */
#define rx_x4_fec_control_aerMMDdevTypeSelect_combo_core   0
#define rx_x4_fec_control_aerMMDdevTypeSelect_PMA_PMD      1
#define rx_x4_fec_control_aerMMDdevTypeSelect_PCS          3
#define rx_x4_fec_control_aerMMDdevTypeSelect_PHY          4
#define rx_x4_fec_control_aerMMDdevTypeSelect_DTE          5
#define rx_x4_fec_control_aerMMDdevTypeSelect_CL73_AN      7

/****************************************************************************
 * Enums: rx_x4_fec_control_aerMMDportSelect
 */
#define rx_x4_fec_control_aerMMDportSelect_ln0             0
#define rx_x4_fec_control_aerMMDportSelect_ln1             1
#define rx_x4_fec_control_aerMMDportSelect_ln2             2
#define rx_x4_fec_control_aerMMDportSelect_ln3             3
#define rx_x4_fec_control_aerMMDportSelect_BCST_ln0_1_2_3  511
#define rx_x4_fec_control_aerMMDportSelect_BCST_ln0_1      512
#define rx_x4_fec_control_aerMMDportSelect_BCST_ln2_3      513

/****************************************************************************
 * Enums: rx_x4_fec_control_firmwareModeSelect
 */
#define rx_x4_fec_control_firmwareModeSelect_DEFAULT       0
#define rx_x4_fec_control_firmwareModeSelect_SFP_OPT_LR    1
#define rx_x4_fec_control_firmwareModeSelect_SFP_DAC       2
#define rx_x4_fec_control_firmwareModeSelect_XLAUI         3
#define rx_x4_fec_control_firmwareModeSelect_LONG_CH_6G    4

/****************************************************************************
 * Enums: rx_x4_fec_control_tempIdxSelect
 */
#define rx_x4_fec_control_tempIdxSelect_LTE__22p9C         15
#define rx_x4_fec_control_tempIdxSelect_LTE__12p6C         14
#define rx_x4_fec_control_tempIdxSelect_LTE__3p0C          13
#define rx_x4_fec_control_tempIdxSelect_LTE_6p7C           12
#define rx_x4_fec_control_tempIdxSelect_LTE_16p4C          11
#define rx_x4_fec_control_tempIdxSelect_LTE_26p6C          10
#define rx_x4_fec_control_tempIdxSelect_LTE_36p3C          9
#define rx_x4_fec_control_tempIdxSelect_LTE_46p0C          8
#define rx_x4_fec_control_tempIdxSelect_LTE_56p2C          7
#define rx_x4_fec_control_tempIdxSelect_LTE_65p9C          6
#define rx_x4_fec_control_tempIdxSelect_LTE_75p6C          5
#define rx_x4_fec_control_tempIdxSelect_LTE_85p3C          4
#define rx_x4_fec_control_tempIdxSelect_LTE_95p5C          3
#define rx_x4_fec_control_tempIdxSelect_LTE_105p2C         2
#define rx_x4_fec_control_tempIdxSelect_LTE_114p9C         1
#define rx_x4_fec_control_tempIdxSelect_LTE_125p1C         0

/****************************************************************************
 * Enums: rx_x4_fec_control_port_mode
 */
#define rx_x4_fec_control_port_mode_QUAD_PORT              0
#define rx_x4_fec_control_port_mode_TRI_1_PORT             1
#define rx_x4_fec_control_port_mode_TRI_2_PORT             2
#define rx_x4_fec_control_port_mode_DUAL_PORT              3
#define rx_x4_fec_control_port_mode_SINGLE_PORT            4

/****************************************************************************
 * Enums: rx_x4_fec_control_rev_letter_enum
 */
#define rx_x4_fec_control_rev_letter_enum_REV_A            0
#define rx_x4_fec_control_rev_letter_enum_REV_B            1
#define rx_x4_fec_control_rev_letter_enum_REV_C            2
#define rx_x4_fec_control_rev_letter_enum_REV_D            3

/****************************************************************************
 * Enums: rx_x4_fec_control_rev_number_enum
 */
#define rx_x4_fec_control_rev_number_enum_REV_0            0
#define rx_x4_fec_control_rev_number_enum_REV_1            1
#define rx_x4_fec_control_rev_number_enum_REV_2            2
#define rx_x4_fec_control_rev_number_enum_REV_3            3
#define rx_x4_fec_control_rev_number_enum_REV_4            4
#define rx_x4_fec_control_rev_number_enum_REV_5            5
#define rx_x4_fec_control_rev_number_enum_REV_6            6
#define rx_x4_fec_control_rev_number_enum_REV_7            7

/****************************************************************************
 * Enums: rx_x4_fec_control_bonding_enum
 */
#define rx_x4_fec_control_bonding_enum_WIRE_BOND           0
#define rx_x4_fec_control_bonding_enum_FLIP_CHIP           1

/****************************************************************************
 * Enums: rx_x4_fec_control_tech_process
 */
#define rx_x4_fec_control_tech_process_PROCESS_90NM        0
#define rx_x4_fec_control_tech_process_PROCESS_65NM        1
#define rx_x4_fec_control_tech_process_PROCESS_40NM        2
#define rx_x4_fec_control_tech_process_PROCESS_28NM        3
#define rx_x4_fec_control_tech_process_PROCESS_16NM        4

/****************************************************************************
 * Enums: rx_x4_fec_control_model_num
 */
#define rx_x4_fec_control_model_num_SERDES_CL73            0
#define rx_x4_fec_control_model_num_XGXS_16G               1
#define rx_x4_fec_control_model_num_HYPERCORE              2
#define rx_x4_fec_control_model_num_HYPERLITE              3
#define rx_x4_fec_control_model_num_PCIE_G2_PIPE           4
#define rx_x4_fec_control_model_num_SERDES_1p25GBd         5
#define rx_x4_fec_control_model_num_SATA2                  6
#define rx_x4_fec_control_model_num_QSGMII                 7
#define rx_x4_fec_control_model_num_XGXS10G                8
#define rx_x4_fec_control_model_num_WARPCORE               9
#define rx_x4_fec_control_model_num_XFICORE                10
#define rx_x4_fec_control_model_num_RXFI                   11
#define rx_x4_fec_control_model_num_WARPLITE               12
#define rx_x4_fec_control_model_num_PENTACORE              13
#define rx_x4_fec_control_model_num_ESM                    14
#define rx_x4_fec_control_model_num_QUAD_SGMII             15
#define rx_x4_fec_control_model_num_WARPCORE_3             16
#define rx_x4_fec_control_model_num_TSC                    17
#define rx_x4_fec_control_model_num_TSC4E                  18
#define rx_x4_fec_control_model_num_TSC12E                 19
#define rx_x4_fec_control_model_num_TSC4F                  20
#define rx_x4_fec_control_model_num_TSC4F_GEN2             21
#define rx_x4_fec_control_model_num_XGXS_CL73_90NM         29
#define rx_x4_fec_control_model_num_SERDES_CL73_90NM       30
#define rx_x4_fec_control_model_num_WARPCORE3              32
#define rx_x4_fec_control_model_num_WARPCORE4_TSC          33
#define rx_x4_fec_control_model_num_RXAUI                  34

/****************************************************************************
 * Enums: rx_x4_fec_control_payload
 */
#define rx_x4_fec_control_payload_REPEAT_2_BYTES           0
#define rx_x4_fec_control_payload_RAMPING                  1
#define rx_x4_fec_control_payload_CL48_CRPAT               2
#define rx_x4_fec_control_payload_CL48_CJPAT               3
#define rx_x4_fec_control_payload_CL36_LONG_CRPAT          4
#define rx_x4_fec_control_payload_CL36_SHORT_CRPAT         5

/****************************************************************************
 * Enums: rx_x4_fec_control_sc
 */
#define rx_x4_fec_control_sc_S_10G_CR1                     0
#define rx_x4_fec_control_sc_S_10G_KR1                     1
#define rx_x4_fec_control_sc_S_10G_X1                      2
#define rx_x4_fec_control_sc_S_10G_HG2_CR1                 4
#define rx_x4_fec_control_sc_S_10G_HG2_KR1                 5
#define rx_x4_fec_control_sc_S_10G_HG2_X1                  6
#define rx_x4_fec_control_sc_S_20G_CR1                     8
#define rx_x4_fec_control_sc_S_20G_KR1                     9
#define rx_x4_fec_control_sc_S_20G_X1                      10
#define rx_x4_fec_control_sc_S_20G_HG2_CR1                 12
#define rx_x4_fec_control_sc_S_20G_HG2_KR1                 13
#define rx_x4_fec_control_sc_S_20G_HG2_X1                  14
#define rx_x4_fec_control_sc_S_25G_CR1                     16
#define rx_x4_fec_control_sc_S_25G_KR1                     17
#define rx_x4_fec_control_sc_S_25G_X1                      18
#define rx_x4_fec_control_sc_S_25G_HG2_CR1                 20
#define rx_x4_fec_control_sc_S_25G_HG2_KR1                 21
#define rx_x4_fec_control_sc_S_25G_HG2_X1                  22
#define rx_x4_fec_control_sc_S_20G_CR2                     24
#define rx_x4_fec_control_sc_S_20G_KR2                     25
#define rx_x4_fec_control_sc_S_20G_X2                      26
#define rx_x4_fec_control_sc_S_20G_HG2_CR2                 28
#define rx_x4_fec_control_sc_S_20G_HG2_KR2                 29
#define rx_x4_fec_control_sc_S_20G_HG2_X2                  30
#define rx_x4_fec_control_sc_S_40G_CR2                     32
#define rx_x4_fec_control_sc_S_40G_KR2                     33
#define rx_x4_fec_control_sc_S_40G_X2                      34
#define rx_x4_fec_control_sc_S_40G_HG2_CR2                 36
#define rx_x4_fec_control_sc_S_40G_HG2_KR2                 37
#define rx_x4_fec_control_sc_S_40G_HG2_X2                  38
#define rx_x4_fec_control_sc_S_40G_CR4                     40
#define rx_x4_fec_control_sc_S_40G_KR4                     41
#define rx_x4_fec_control_sc_S_40G_X4                      42
#define rx_x4_fec_control_sc_S_40G_HG2_CR4                 44
#define rx_x4_fec_control_sc_S_40G_HG2_KR4                 45
#define rx_x4_fec_control_sc_S_40G_HG2_X4                  46
#define rx_x4_fec_control_sc_S_50G_CR2                     48
#define rx_x4_fec_control_sc_S_50G_KR2                     49
#define rx_x4_fec_control_sc_S_50G_X2                      50
#define rx_x4_fec_control_sc_S_50G_HG2_CR2                 52
#define rx_x4_fec_control_sc_S_50G_HG2_KR2                 53
#define rx_x4_fec_control_sc_S_50G_HG2_X2                  54
#define rx_x4_fec_control_sc_S_50G_CR4                     56
#define rx_x4_fec_control_sc_S_50G_KR4                     57
#define rx_x4_fec_control_sc_S_50G_X4                      58
#define rx_x4_fec_control_sc_S_50G_HG2_CR4                 60
#define rx_x4_fec_control_sc_S_50G_HG2_KR4                 61
#define rx_x4_fec_control_sc_S_50G_HG2_X4                  62
#define rx_x4_fec_control_sc_S_100G_CR4                    64
#define rx_x4_fec_control_sc_S_100G_KR4                    65
#define rx_x4_fec_control_sc_S_100G_X4                     66
#define rx_x4_fec_control_sc_S_100G_HG2_CR4                68
#define rx_x4_fec_control_sc_S_100G_HG2_KR4                69
#define rx_x4_fec_control_sc_S_100G_HG2_X4                 70
#define rx_x4_fec_control_sc_S_CL73_20GVCO                 72
#define rx_x4_fec_control_sc_S_CL73_25GVCO                 80
#define rx_x4_fec_control_sc_S_CL36_20GVCO                 88
#define rx_x4_fec_control_sc_S_CL36_25GVCO                 96
#define rx_x4_fec_control_sc_S_25G_CR_IEEE                 112
#define rx_x4_fec_control_sc_S_25G_CRS_IEEE                113
#define rx_x4_fec_control_sc_S_25G_KR_IEEE                 114
#define rx_x4_fec_control_sc_S_25G_KRS_IEEE                115

/****************************************************************************
 * Enums: rx_x4_fec_control_t_fifo_modes
 */
#define rx_x4_fec_control_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define rx_x4_fec_control_t_fifo_modes_T_FIFO_INSERT_4_AM  1
#define rx_x4_fec_control_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define rx_x4_fec_control_t_fifo_modes_T_FIFO_INSERT_2_AM  3

/****************************************************************************
 * Enums: rx_x4_fec_control_t_enc_modes
 */
#define rx_x4_fec_control_t_enc_modes_T_ENC_MODE_BYPASS    0
#define rx_x4_fec_control_t_enc_modes_T_ENC_MODE_CL49      1
#define rx_x4_fec_control_t_enc_modes_T_ENC_MODE_CL82      2

/****************************************************************************
 * Enums: rx_x4_fec_control_btmx_mode
 */
#define rx_x4_fec_control_btmx_mode_BS_BTMX_MODE_1to1      0
#define rx_x4_fec_control_btmx_mode_BS_BTMX_MODE_2to1      1
#define rx_x4_fec_control_btmx_mode_BS_BTMX_MODE_5to1      2

/****************************************************************************
 * Enums: rx_x4_fec_control_t_type_cl82
 */
#define rx_x4_fec_control_t_type_cl82_T_TYPE_B1            5
#define rx_x4_fec_control_t_type_cl82_T_TYPE_C             4
#define rx_x4_fec_control_t_type_cl82_T_TYPE_S             3
#define rx_x4_fec_control_t_type_cl82_T_TYPE_T             2
#define rx_x4_fec_control_t_type_cl82_T_TYPE_D             1
#define rx_x4_fec_control_t_type_cl82_T_TYPE_E             0

/****************************************************************************
 * Enums: rx_x4_fec_control_txsm_state_cl82
 */
#define rx_x4_fec_control_txsm_state_cl82_TX_HIG_END       6
#define rx_x4_fec_control_txsm_state_cl82_TX_HIG_START     5
#define rx_x4_fec_control_txsm_state_cl82_TX_E             4
#define rx_x4_fec_control_txsm_state_cl82_TX_T             3
#define rx_x4_fec_control_txsm_state_cl82_TX_D             2
#define rx_x4_fec_control_txsm_state_cl82_TX_C             1
#define rx_x4_fec_control_txsm_state_cl82_TX_INIT          0

/****************************************************************************
 * Enums: rx_x4_fec_control_ltxsm_state_cl82
 */
#define rx_x4_fec_control_ltxsm_state_cl82_TX_HIG_END      64
#define rx_x4_fec_control_ltxsm_state_cl82_TX_HIG_START    32
#define rx_x4_fec_control_ltxsm_state_cl82_TX_E            16
#define rx_x4_fec_control_ltxsm_state_cl82_TX_T            8
#define rx_x4_fec_control_ltxsm_state_cl82_TX_D            4
#define rx_x4_fec_control_ltxsm_state_cl82_TX_C            2
#define rx_x4_fec_control_ltxsm_state_cl82_TX_INIT         1

/****************************************************************************
 * Enums: rx_x4_fec_control_r_type_coded_cl82
 */
#define rx_x4_fec_control_r_type_coded_cl82_R_TYPE_B1      32
#define rx_x4_fec_control_r_type_coded_cl82_R_TYPE_C       16
#define rx_x4_fec_control_r_type_coded_cl82_R_TYPE_S       8
#define rx_x4_fec_control_r_type_coded_cl82_R_TYPE_T       4
#define rx_x4_fec_control_r_type_coded_cl82_R_TYPE_D       2
#define rx_x4_fec_control_r_type_coded_cl82_R_TYPE_E       1

/****************************************************************************
 * Enums: rx_x4_fec_control_rxsm_state_cl82
 */
#define rx_x4_fec_control_rxsm_state_cl82_RX_HIG_END       64
#define rx_x4_fec_control_rxsm_state_cl82_RX_HIG_START     32
#define rx_x4_fec_control_rxsm_state_cl82_RX_E             16
#define rx_x4_fec_control_rxsm_state_cl82_RX_T             8
#define rx_x4_fec_control_rxsm_state_cl82_RX_D             4
#define rx_x4_fec_control_rxsm_state_cl82_RX_C             2
#define rx_x4_fec_control_rxsm_state_cl82_RX_INIT          1

/****************************************************************************
 * Enums: rx_x4_fec_control_deskew_state
 */
#define rx_x4_fec_control_deskew_state_ALIGN_ACQUIRED      2
#define rx_x4_fec_control_deskew_state_LOSS_OF_ALIGNMENT   1

/****************************************************************************
 * Enums: rx_x4_fec_control_os_mode_enum
 */
#define rx_x4_fec_control_os_mode_enum_OS_MODE_1           0
#define rx_x4_fec_control_os_mode_enum_OS_MODE_2           1
#define rx_x4_fec_control_os_mode_enum_OS_MODE_4           2
#define rx_x4_fec_control_os_mode_enum_OS_MODE_16p5        8
#define rx_x4_fec_control_os_mode_enum_OS_MODE_20p625      12

/****************************************************************************
 * Enums: rx_x4_fec_control_scr_modes
 */
#define rx_x4_fec_control_scr_modes_T_SCR_MODE_BYPASS      0
#define rx_x4_fec_control_scr_modes_T_SCR_MODE_CL49        1
#define rx_x4_fec_control_scr_modes_T_SCR_MODE_40G_2_LANE  2
#define rx_x4_fec_control_scr_modes_T_SCR_MODE_100G        3
#define rx_x4_fec_control_scr_modes_T_SCR_MODE_20G         4
#define rx_x4_fec_control_scr_modes_T_SCR_MODE_40G_4_LANE  5

/****************************************************************************
 * Enums: rx_x4_fec_control_descr_modes
 */
#define rx_x4_fec_control_descr_modes_R_DESCR_MODE_BYPASS  0
#define rx_x4_fec_control_descr_modes_R_DESCR_MODE_CL49    1
#define rx_x4_fec_control_descr_modes_R_DESCR_MODE_CL82    2

/****************************************************************************
 * Enums: rx_x4_fec_control_r_dec_tl_mode
 */
#define rx_x4_fec_control_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define rx_x4_fec_control_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define rx_x4_fec_control_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: rx_x4_fec_control_r_dec_fsm_mode
 */
#define rx_x4_fec_control_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_fec_control_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define rx_x4_fec_control_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: rx_x4_fec_control_r_deskew_mode
 */
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_20G  1
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_100G 4
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_fec_control_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: rx_x4_fec_control_bs_dist_modes
 */
#define rx_x4_fec_control_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_fec_control_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_fec_control_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_fec_control_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49_t_type
 */
#define rx_x4_fec_control_cl49_t_type_BAD_T_TYPE           15
#define rx_x4_fec_control_cl49_t_type_T_TYPE_B0            11
#define rx_x4_fec_control_cl49_t_type_T_TYPE_OB            10
#define rx_x4_fec_control_cl49_t_type_T_TYPE_B1            9
#define rx_x4_fec_control_cl49_t_type_T_TYPE_DB            8
#define rx_x4_fec_control_cl49_t_type_T_TYPE_FC            7
#define rx_x4_fec_control_cl49_t_type_T_TYPE_TB            6
#define rx_x4_fec_control_cl49_t_type_T_TYPE_LI            5
#define rx_x4_fec_control_cl49_t_type_T_TYPE_C             4
#define rx_x4_fec_control_cl49_t_type_T_TYPE_S             3
#define rx_x4_fec_control_cl49_t_type_T_TYPE_T             2
#define rx_x4_fec_control_cl49_t_type_T_TYPE_D             1
#define rx_x4_fec_control_cl49_t_type_T_TYPE_E             0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49_txsm_states
 */
#define rx_x4_fec_control_cl49_txsm_states_TX_HIG_END      7
#define rx_x4_fec_control_cl49_txsm_states_TX_HIG_START    6
#define rx_x4_fec_control_cl49_txsm_states_TX_LI           5
#define rx_x4_fec_control_cl49_txsm_states_TX_E            4
#define rx_x4_fec_control_cl49_txsm_states_TX_T            3
#define rx_x4_fec_control_cl49_txsm_states_TX_D            2
#define rx_x4_fec_control_cl49_txsm_states_TX_C            1
#define rx_x4_fec_control_cl49_txsm_states_TX_INIT         0

/****************************************************************************
 * Enums: rx_x4_fec_control_cl49_ltxsm_states
 */
#define rx_x4_fec_control_cl49_ltxsm_states_TX_HIG_END     128
#define rx_x4_fec_control_cl49_ltxsm_states_TX_HIG_START   64
#define rx_x4_fec_control_cl49_ltxsm_states_TX_LI          32
#define rx_x4_fec_control_cl49_ltxsm_states_TX_E           16
#define rx_x4_fec_control_cl49_ltxsm_states_TX_T           8
#define rx_x4_fec_control_cl49_ltxsm_states_TX_D           4
#define rx_x4_fec_control_cl49_ltxsm_states_TX_C           2
#define rx_x4_fec_control_cl49_ltxsm_states_TX_INIT        1

/****************************************************************************
 * Enums: rx_x4_fec_control_burst_error_mode
 */
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_fec_control_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_fec_control_bermon_state
 */
#define rx_x4_fec_control_bermon_state_HI_BER              4
#define rx_x4_fec_control_bermon_state_GOOD_BER            3
#define rx_x4_fec_control_bermon_state_BER_TEST_SH         2
#define rx_x4_fec_control_bermon_state_START_TIMER         1
#define rx_x4_fec_control_bermon_state_BER_MT_INIT         0

/****************************************************************************
 * Enums: rx_x4_fec_control_rxsm_state_cl49
 */
#define rx_x4_fec_control_rxsm_state_cl49_RX_HIG_END       128
#define rx_x4_fec_control_rxsm_state_cl49_RX_HIG_START     64
#define rx_x4_fec_control_rxsm_state_cl49_RX_LI            32
#define rx_x4_fec_control_rxsm_state_cl49_RX_E             16
#define rx_x4_fec_control_rxsm_state_cl49_RX_T             8
#define rx_x4_fec_control_rxsm_state_cl49_RX_D             4
#define rx_x4_fec_control_rxsm_state_cl49_RX_C             2
#define rx_x4_fec_control_rxsm_state_cl49_RX_INIT          1

/****************************************************************************
 * Enums: rx_x4_fec_control_r_type
 */
#define rx_x4_fec_control_r_type_BAD_R_TYPE                15
#define rx_x4_fec_control_r_type_R_TYPE_B0                 11
#define rx_x4_fec_control_r_type_R_TYPE_OB                 10
#define rx_x4_fec_control_r_type_R_TYPE_B1                 9
#define rx_x4_fec_control_r_type_R_TYPE_DB                 8
#define rx_x4_fec_control_r_type_R_TYPE_FC                 7
#define rx_x4_fec_control_r_type_R_TYPE_TB                 6
#define rx_x4_fec_control_r_type_R_TYPE_LI                 5
#define rx_x4_fec_control_r_type_R_TYPE_C                  4
#define rx_x4_fec_control_r_type_R_TYPE_S                  3
#define rx_x4_fec_control_r_type_R_TYPE_T                  2
#define rx_x4_fec_control_r_type_R_TYPE_D                  1
#define rx_x4_fec_control_r_type_R_TYPE_E                  0

/****************************************************************************
 * Enums: rx_x4_fec_control_am_lock_state
 */
#define rx_x4_fec_control_am_lock_state_INVALID_AM         512
#define rx_x4_fec_control_am_lock_state_GOOD_AM            256
#define rx_x4_fec_control_am_lock_state_COMP_AM            128
#define rx_x4_fec_control_am_lock_state_TIMER_2            64
#define rx_x4_fec_control_am_lock_state_AM_2_GOOD          32
#define rx_x4_fec_control_am_lock_state_COMP_2ND           16
#define rx_x4_fec_control_am_lock_state_TIMER_1            8
#define rx_x4_fec_control_am_lock_state_FIND_1ST           4
#define rx_x4_fec_control_am_lock_state_AM_RESET_CNT       2
#define rx_x4_fec_control_am_lock_state_AM_LOCK_INIT       1

/****************************************************************************
 * Enums: rx_x4_fec_control_msg_selector
 */
#define rx_x4_fec_control_msg_selector_RESERVED            0
#define rx_x4_fec_control_msg_selector_VALUE_802p3         1
#define rx_x4_fec_control_msg_selector_VALUE_802p9         2
#define rx_x4_fec_control_msg_selector_VALUE_802p5         3
#define rx_x4_fec_control_msg_selector_VALUE_1394          4

/****************************************************************************
 * Enums: rx_x4_fec_control_synce_enum
 */
#define rx_x4_fec_control_synce_enum_SYNCE_NO_DIV          0
#define rx_x4_fec_control_synce_enum_SYNCE_DIV_7           1
#define rx_x4_fec_control_synce_enum_SYNCE_DIV_11          2

/****************************************************************************
 * Enums: rx_x4_fec_control_synce_enum_stage0
 */
#define rx_x4_fec_control_synce_enum_stage0_SYNCE_NO_DIV   0
#define rx_x4_fec_control_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_fec_control_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_fec_control_cl91_sync_state
 */
#define rx_x4_fec_control_cl91_sync_state_FIND_1ST         0
#define rx_x4_fec_control_cl91_sync_state_COUNT_NEXT       1
#define rx_x4_fec_control_cl91_sync_state_COMP_2ND         2
#define rx_x4_fec_control_cl91_sync_state_TWO_GOOD         3

/****************************************************************************
 * Enums: rx_x4_fec_control_cl91_algn_state
 */
#define rx_x4_fec_control_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define rx_x4_fec_control_cl91_algn_state_DESKEW           1
#define rx_x4_fec_control_cl91_algn_state_DESKEW_FAIL      2
#define rx_x4_fec_control_cl91_algn_state_ALIGN_ACQUIRED   3
#define rx_x4_fec_control_cl91_algn_state_CW_GOOD          4
#define rx_x4_fec_control_cl91_algn_state_CW_BAD           5
#define rx_x4_fec_control_cl91_algn_state_THREE_BAD        6

/****************************************************************************
 * Enums: rx_x4_fec_control_fec_sel_override
 */
#define rx_x4_fec_control_fec_sel_override_NO_OVERRIDE     0
#define rx_x4_fec_control_fec_sel_override_NO_FEC          1
#define rx_x4_fec_control_fec_sel_override_FEC_CL74        2
#define rx_x4_fec_control_fec_sel_override_FEC_CL91        3

/****************************************************************************
 * Enums: rx_x4_fec_control_cl91_blksync_mode
 */
#define rx_x4_fec_control_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_fec_control_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_fec_control_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_fec_control_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_fec_control_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_fec_control_r_merge_mode
 */
#define rx_x4_fec_control_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define rx_x4_fec_control_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define rx_x4_fec_control_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_fec_control_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_fec_control_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_fec_control_r_tc_mode
 */
#define rx_x4_fec_control_r_tc_mode_R_TC_MODE_SINGLE       0
#define rx_x4_fec_control_r_tc_mode_R_TC_MODE_DUAL         1
#define rx_x4_fec_control_r_tc_mode_R_TC_MODE_QUAD         2

/****************************************************************************
 * Enums: rx_x4_fec_control_r_tc_out_mode
 */
#define rx_x4_fec_control_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define rx_x4_fec_control_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define rx_x4_fec_control_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: rx_x4_fec_control_cl91_fec_mode
 */
#define rx_x4_fec_control_cl91_fec_mode_NO_CL91_FEC        0
#define rx_x4_fec_control_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define rx_x4_fec_control_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_fec_control_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_fec_control_cl91_fec_mode_CL91_QUAD_LANE     4
#define rx_x4_fec_control_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_fec_control_am_spacing_mul
 */
#define rx_x4_fec_control_am_spacing_mul_AM_SPACING_MUL_2  0
#define rx_x4_fec_control_am_spacing_mul_AM_SPACING_MUL_4  1
#define rx_x4_fec_control_am_spacing_mul_AM_SPACING_MUL_5  2
#define rx_x4_fec_control_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: rx_x4_status1_cl36TxEEEStates_l
 */
#define rx_x4_status1_cl36TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status1_cl36TxEEEStates_l_TX_QUIET           4
#define rx_x4_status1_cl36TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status1_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status1_cl36TxEEEStates_c
 */
#define rx_x4_status1_cl36TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status1_cl36TxEEEStates_c_TX_QUIET           2
#define rx_x4_status1_cl36TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status1_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status1_cl49TxEEEStates_l
 */
#define rx_x4_status1_cl49TxEEEStates_l_SCR_RESET_2        64
#define rx_x4_status1_cl49TxEEEStates_l_SCR_RESET_1        32
#define rx_x4_status1_cl49TxEEEStates_l_TX_WAKE            16
#define rx_x4_status1_cl49TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status1_cl49TxEEEStates_l_TX_QUIET           4
#define rx_x4_status1_cl49TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status1_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status1_fec_req_enum
 */
#define rx_x4_status1_fec_req_enum_FEC_not_supported       0
#define rx_x4_status1_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_status1_fec_req_enum_invalid_setting         2
#define rx_x4_status1_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_status1_cl73_pause_enum
 */
#define rx_x4_status1_cl73_pause_enum_No_PAUSE_ability     0
#define rx_x4_status1_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_status1_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_status1_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_status1_cl49TxEEEStates_c
 */
#define rx_x4_status1_cl49TxEEEStates_c_SCR_RESET_2        6
#define rx_x4_status1_cl49TxEEEStates_c_SCR_RESET_1        5
#define rx_x4_status1_cl49TxEEEStates_c_TX_WAKE            4
#define rx_x4_status1_cl49TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status1_cl49TxEEEStates_c_TX_QUIET           2
#define rx_x4_status1_cl49TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status1_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status1_cl36RxEEEStates_l
 */
#define rx_x4_status1_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status1_cl36RxEEEStates_l_RX_WTF             16
#define rx_x4_status1_cl36RxEEEStates_l_RX_WAKE            8
#define rx_x4_status1_cl36RxEEEStates_l_RX_QUIET           4
#define rx_x4_status1_cl36RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status1_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status1_cl36RxEEEStates_c
 */
#define rx_x4_status1_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status1_cl36RxEEEStates_c_RX_WTF             4
#define rx_x4_status1_cl36RxEEEStates_c_RX_WAKE            3
#define rx_x4_status1_cl36RxEEEStates_c_RX_QUIET           2
#define rx_x4_status1_cl36RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status1_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status1_cl49RxEEEStates_l
 */
#define rx_x4_status1_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status1_cl49RxEEEStates_l_RX_WTF             16
#define rx_x4_status1_cl49RxEEEStates_l_RX_WAKE            8
#define rx_x4_status1_cl49RxEEEStates_l_RX_QUIET           4
#define rx_x4_status1_cl49RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status1_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status1_cl49RxEEEStates_c
 */
#define rx_x4_status1_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status1_cl49RxEEEStates_c_RX_WTF             4
#define rx_x4_status1_cl49RxEEEStates_c_RX_WAKE            3
#define rx_x4_status1_cl49RxEEEStates_c_RX_QUIET           2
#define rx_x4_status1_cl49RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status1_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status1_cl48TxEEEStates_l
 */
#define rx_x4_status1_cl48TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status1_cl48TxEEEStates_l_TX_QUIET           4
#define rx_x4_status1_cl48TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status1_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status1_cl48TxEEEStates_c
 */
#define rx_x4_status1_cl48TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status1_cl48TxEEEStates_c_TX_QUIET           2
#define rx_x4_status1_cl48TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status1_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status1_cl48RxEEEStates_l
 */
#define rx_x4_status1_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status1_cl48RxEEEStates_l_RX_WAKE            16
#define rx_x4_status1_cl48RxEEEStates_l_RX_QUIET           8
#define rx_x4_status1_cl48RxEEEStates_l_RX_DEACT           4
#define rx_x4_status1_cl48RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status1_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status1_cl48RxEEEStates_c
 */
#define rx_x4_status1_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status1_cl48RxEEEStates_c_RX_WAKE            4
#define rx_x4_status1_cl48RxEEEStates_c_RX_QUIET           3
#define rx_x4_status1_cl48RxEEEStates_c_RX_DEACT           2
#define rx_x4_status1_cl48RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status1_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status1_IQP_Options
 */
#define rx_x4_status1_IQP_Options_i50uA                    0
#define rx_x4_status1_IQP_Options_i100uA                   1
#define rx_x4_status1_IQP_Options_i150uA                   2
#define rx_x4_status1_IQP_Options_i200uA                   3
#define rx_x4_status1_IQP_Options_i250uA                   4
#define rx_x4_status1_IQP_Options_i300uA                   5
#define rx_x4_status1_IQP_Options_i350uA                   6
#define rx_x4_status1_IQP_Options_i400uA                   7
#define rx_x4_status1_IQP_Options_i450uA                   8
#define rx_x4_status1_IQP_Options_i500uA                   9
#define rx_x4_status1_IQP_Options_i550uA                   10
#define rx_x4_status1_IQP_Options_i600uA                   11
#define rx_x4_status1_IQP_Options_i650uA                   12
#define rx_x4_status1_IQP_Options_i700uA                   13
#define rx_x4_status1_IQP_Options_i750uA                   14
#define rx_x4_status1_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: rx_x4_status1_IDriver_Options
 */
#define rx_x4_status1_IDriver_Options_v680mV               0
#define rx_x4_status1_IDriver_Options_v730mV               1
#define rx_x4_status1_IDriver_Options_v780mV               2
#define rx_x4_status1_IDriver_Options_v830mV               3
#define rx_x4_status1_IDriver_Options_v880mV               4
#define rx_x4_status1_IDriver_Options_v930mV               5
#define rx_x4_status1_IDriver_Options_v980mV               6
#define rx_x4_status1_IDriver_Options_v1010mV              7
#define rx_x4_status1_IDriver_Options_v1040mV              8
#define rx_x4_status1_IDriver_Options_v1060mV              9
#define rx_x4_status1_IDriver_Options_v1070mV              10
#define rx_x4_status1_IDriver_Options_v1080mV              11
#define rx_x4_status1_IDriver_Options_v1085mV              12
#define rx_x4_status1_IDriver_Options_v1090mV              13
#define rx_x4_status1_IDriver_Options_v1095mV              14
#define rx_x4_status1_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: rx_x4_status1_operationModes
 */
#define rx_x4_status1_operationModes_XGXS                  0
#define rx_x4_status1_operationModes_XGXG_nCC              1
#define rx_x4_status1_operationModes_Indlane_OS8           4
#define rx_x4_status1_operationModes_IndLane_OS5           5
#define rx_x4_status1_operationModes_PCI                   7
#define rx_x4_status1_operationModes_XGXS_nLQ              8
#define rx_x4_status1_operationModes_XGXS_nLQnCC           9
#define rx_x4_status1_operationModes_PBypass               10
#define rx_x4_status1_operationModes_PBypass_nDSK          11
#define rx_x4_status1_operationModes_ComboCoreMode         12
#define rx_x4_status1_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: rx_x4_status1_actualSpeeds
 */
#define rx_x4_status1_actualSpeeds_dr_10M                  0
#define rx_x4_status1_actualSpeeds_dr_100M                 1
#define rx_x4_status1_actualSpeeds_dr_1G                   2
#define rx_x4_status1_actualSpeeds_dr_2p5G                 3
#define rx_x4_status1_actualSpeeds_dr_5G_X4                4
#define rx_x4_status1_actualSpeeds_dr_6G_X4                5
#define rx_x4_status1_actualSpeeds_dr_10G_HiG              6
#define rx_x4_status1_actualSpeeds_dr_10G_CX4              7
#define rx_x4_status1_actualSpeeds_dr_12G_HiG              8
#define rx_x4_status1_actualSpeeds_dr_12p5G_X4             9
#define rx_x4_status1_actualSpeeds_dr_13G_X4               10
#define rx_x4_status1_actualSpeeds_dr_15G_X4               11
#define rx_x4_status1_actualSpeeds_dr_16G_X4               12
#define rx_x4_status1_actualSpeeds_dr_1G_KX                13
#define rx_x4_status1_actualSpeeds_dr_10G_KX4              14
#define rx_x4_status1_actualSpeeds_dr_10G_KR               15
#define rx_x4_status1_actualSpeeds_dr_5G                   16
#define rx_x4_status1_actualSpeeds_dr_6p4G                 17
#define rx_x4_status1_actualSpeeds_dr_20G_X4               18
#define rx_x4_status1_actualSpeeds_dr_21G_X4               19
#define rx_x4_status1_actualSpeeds_dr_25G_X4               20
#define rx_x4_status1_actualSpeeds_dr_10G_HiG_DXGXS        21
#define rx_x4_status1_actualSpeeds_dr_10G_DXGXS            22
#define rx_x4_status1_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define rx_x4_status1_actualSpeeds_dr_10p5G_DXGXS          24
#define rx_x4_status1_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define rx_x4_status1_actualSpeeds_dr_12p773G_DXGXS        26
#define rx_x4_status1_actualSpeeds_dr_10G_XFI              27
#define rx_x4_status1_actualSpeeds_dr_40G                  28
#define rx_x4_status1_actualSpeeds_dr_20G_HiG_DXGXS        29
#define rx_x4_status1_actualSpeeds_dr_20G_DXGXS            30
#define rx_x4_status1_actualSpeeds_dr_10G_SFI              31
#define rx_x4_status1_actualSpeeds_dr_31p5G                32
#define rx_x4_status1_actualSpeeds_dr_32p7G                33
#define rx_x4_status1_actualSpeeds_dr_20G_SCR              34
#define rx_x4_status1_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define rx_x4_status1_actualSpeeds_dr_10G_DXGXS_SCR        36
#define rx_x4_status1_actualSpeeds_dr_12G_R2               37
#define rx_x4_status1_actualSpeeds_dr_10G_X2               38
#define rx_x4_status1_actualSpeeds_dr_40G_KR4              39
#define rx_x4_status1_actualSpeeds_dr_40G_CR4              40
#define rx_x4_status1_actualSpeeds_dr_100G_CR10            41
#define rx_x4_status1_actualSpeeds_dr_15p75G_DXGXS         44
#define rx_x4_status1_actualSpeeds_dr_20G_KR2              57
#define rx_x4_status1_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: rx_x4_status1_actualSpeedsMisc1
 */
#define rx_x4_status1_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define rx_x4_status1_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define rx_x4_status1_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define rx_x4_status1_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define rx_x4_status1_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define rx_x4_status1_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define rx_x4_status1_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define rx_x4_status1_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define rx_x4_status1_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define rx_x4_status1_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define rx_x4_status1_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define rx_x4_status1_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define rx_x4_status1_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define rx_x4_status1_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define rx_x4_status1_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define rx_x4_status1_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: rx_x4_status1_IndLaneModes
 */
#define rx_x4_status1_IndLaneModes_SWSDR_div2              0
#define rx_x4_status1_IndLaneModes_SWSDR_div1              1
#define rx_x4_status1_IndLaneModes_DWSDR_div2              2
#define rx_x4_status1_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: rx_x4_status1_prbsSelect
 */
#define rx_x4_status1_prbsSelect_prbs7                     0
#define rx_x4_status1_prbsSelect_prbs15                    1
#define rx_x4_status1_prbsSelect_prbs23                    2
#define rx_x4_status1_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: rx_x4_status1_vcoDivider
 */
#define rx_x4_status1_vcoDivider_div32                     0
#define rx_x4_status1_vcoDivider_div36                     1
#define rx_x4_status1_vcoDivider_div40                     2
#define rx_x4_status1_vcoDivider_div42                     3
#define rx_x4_status1_vcoDivider_div48                     4
#define rx_x4_status1_vcoDivider_div50                     5
#define rx_x4_status1_vcoDivider_div52                     6
#define rx_x4_status1_vcoDivider_div54                     7
#define rx_x4_status1_vcoDivider_div60                     8
#define rx_x4_status1_vcoDivider_div64                     9
#define rx_x4_status1_vcoDivider_div66                     10
#define rx_x4_status1_vcoDivider_div68                     11
#define rx_x4_status1_vcoDivider_div70                     12
#define rx_x4_status1_vcoDivider_div80                     13
#define rx_x4_status1_vcoDivider_div92                     14
#define rx_x4_status1_vcoDivider_div100                    15

/****************************************************************************
 * Enums: rx_x4_status1_refClkSelect
 */
#define rx_x4_status1_refClkSelect_clk_25MHz               0
#define rx_x4_status1_refClkSelect_clk_100MHz              1
#define rx_x4_status1_refClkSelect_clk_125MHz              2
#define rx_x4_status1_refClkSelect_clk_156p25MHz           3
#define rx_x4_status1_refClkSelect_clk_187p5MHz            4
#define rx_x4_status1_refClkSelect_clk_161p25Mhz           5
#define rx_x4_status1_refClkSelect_clk_50Mhz               6
#define rx_x4_status1_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: rx_x4_status1_aerMMDdevTypeSelect
 */
#define rx_x4_status1_aerMMDdevTypeSelect_combo_core       0
#define rx_x4_status1_aerMMDdevTypeSelect_PMA_PMD          1
#define rx_x4_status1_aerMMDdevTypeSelect_PCS              3
#define rx_x4_status1_aerMMDdevTypeSelect_PHY              4
#define rx_x4_status1_aerMMDdevTypeSelect_DTE              5
#define rx_x4_status1_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: rx_x4_status1_aerMMDportSelect
 */
#define rx_x4_status1_aerMMDportSelect_ln0                 0
#define rx_x4_status1_aerMMDportSelect_ln1                 1
#define rx_x4_status1_aerMMDportSelect_ln2                 2
#define rx_x4_status1_aerMMDportSelect_ln3                 3
#define rx_x4_status1_aerMMDportSelect_BCST_ln0_1_2_3      511
#define rx_x4_status1_aerMMDportSelect_BCST_ln0_1          512
#define rx_x4_status1_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: rx_x4_status1_firmwareModeSelect
 */
#define rx_x4_status1_firmwareModeSelect_DEFAULT           0
#define rx_x4_status1_firmwareModeSelect_SFP_OPT_LR        1
#define rx_x4_status1_firmwareModeSelect_SFP_DAC           2
#define rx_x4_status1_firmwareModeSelect_XLAUI             3
#define rx_x4_status1_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: rx_x4_status1_tempIdxSelect
 */
#define rx_x4_status1_tempIdxSelect_LTE__22p9C             15
#define rx_x4_status1_tempIdxSelect_LTE__12p6C             14
#define rx_x4_status1_tempIdxSelect_LTE__3p0C              13
#define rx_x4_status1_tempIdxSelect_LTE_6p7C               12
#define rx_x4_status1_tempIdxSelect_LTE_16p4C              11
#define rx_x4_status1_tempIdxSelect_LTE_26p6C              10
#define rx_x4_status1_tempIdxSelect_LTE_36p3C              9
#define rx_x4_status1_tempIdxSelect_LTE_46p0C              8
#define rx_x4_status1_tempIdxSelect_LTE_56p2C              7
#define rx_x4_status1_tempIdxSelect_LTE_65p9C              6
#define rx_x4_status1_tempIdxSelect_LTE_75p6C              5
#define rx_x4_status1_tempIdxSelect_LTE_85p3C              4
#define rx_x4_status1_tempIdxSelect_LTE_95p5C              3
#define rx_x4_status1_tempIdxSelect_LTE_105p2C             2
#define rx_x4_status1_tempIdxSelect_LTE_114p9C             1
#define rx_x4_status1_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: rx_x4_status1_port_mode
 */
#define rx_x4_status1_port_mode_QUAD_PORT                  0
#define rx_x4_status1_port_mode_TRI_1_PORT                 1
#define rx_x4_status1_port_mode_TRI_2_PORT                 2
#define rx_x4_status1_port_mode_DUAL_PORT                  3
#define rx_x4_status1_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: rx_x4_status1_rev_letter_enum
 */
#define rx_x4_status1_rev_letter_enum_REV_A                0
#define rx_x4_status1_rev_letter_enum_REV_B                1
#define rx_x4_status1_rev_letter_enum_REV_C                2
#define rx_x4_status1_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: rx_x4_status1_rev_number_enum
 */
#define rx_x4_status1_rev_number_enum_REV_0                0
#define rx_x4_status1_rev_number_enum_REV_1                1
#define rx_x4_status1_rev_number_enum_REV_2                2
#define rx_x4_status1_rev_number_enum_REV_3                3
#define rx_x4_status1_rev_number_enum_REV_4                4
#define rx_x4_status1_rev_number_enum_REV_5                5
#define rx_x4_status1_rev_number_enum_REV_6                6
#define rx_x4_status1_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: rx_x4_status1_bonding_enum
 */
#define rx_x4_status1_bonding_enum_WIRE_BOND               0
#define rx_x4_status1_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: rx_x4_status1_tech_process
 */
#define rx_x4_status1_tech_process_PROCESS_90NM            0
#define rx_x4_status1_tech_process_PROCESS_65NM            1
#define rx_x4_status1_tech_process_PROCESS_40NM            2
#define rx_x4_status1_tech_process_PROCESS_28NM            3
#define rx_x4_status1_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: rx_x4_status1_model_num
 */
#define rx_x4_status1_model_num_SERDES_CL73                0
#define rx_x4_status1_model_num_XGXS_16G                   1
#define rx_x4_status1_model_num_HYPERCORE                  2
#define rx_x4_status1_model_num_HYPERLITE                  3
#define rx_x4_status1_model_num_PCIE_G2_PIPE               4
#define rx_x4_status1_model_num_SERDES_1p25GBd             5
#define rx_x4_status1_model_num_SATA2                      6
#define rx_x4_status1_model_num_QSGMII                     7
#define rx_x4_status1_model_num_XGXS10G                    8
#define rx_x4_status1_model_num_WARPCORE                   9
#define rx_x4_status1_model_num_XFICORE                    10
#define rx_x4_status1_model_num_RXFI                       11
#define rx_x4_status1_model_num_WARPLITE                   12
#define rx_x4_status1_model_num_PENTACORE                  13
#define rx_x4_status1_model_num_ESM                        14
#define rx_x4_status1_model_num_QUAD_SGMII                 15
#define rx_x4_status1_model_num_WARPCORE_3                 16
#define rx_x4_status1_model_num_TSC                        17
#define rx_x4_status1_model_num_TSC4E                      18
#define rx_x4_status1_model_num_TSC12E                     19
#define rx_x4_status1_model_num_TSC4F                      20
#define rx_x4_status1_model_num_TSC4F_GEN2                 21
#define rx_x4_status1_model_num_XGXS_CL73_90NM             29
#define rx_x4_status1_model_num_SERDES_CL73_90NM           30
#define rx_x4_status1_model_num_WARPCORE3                  32
#define rx_x4_status1_model_num_WARPCORE4_TSC              33
#define rx_x4_status1_model_num_RXAUI                      34

/****************************************************************************
 * Enums: rx_x4_status1_payload
 */
#define rx_x4_status1_payload_REPEAT_2_BYTES               0
#define rx_x4_status1_payload_RAMPING                      1
#define rx_x4_status1_payload_CL48_CRPAT                   2
#define rx_x4_status1_payload_CL48_CJPAT                   3
#define rx_x4_status1_payload_CL36_LONG_CRPAT              4
#define rx_x4_status1_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: rx_x4_status1_sc
 */
#define rx_x4_status1_sc_S_10G_CR1                         0
#define rx_x4_status1_sc_S_10G_KR1                         1
#define rx_x4_status1_sc_S_10G_X1                          2
#define rx_x4_status1_sc_S_10G_HG2_CR1                     4
#define rx_x4_status1_sc_S_10G_HG2_KR1                     5
#define rx_x4_status1_sc_S_10G_HG2_X1                      6
#define rx_x4_status1_sc_S_20G_CR1                         8
#define rx_x4_status1_sc_S_20G_KR1                         9
#define rx_x4_status1_sc_S_20G_X1                          10
#define rx_x4_status1_sc_S_20G_HG2_CR1                     12
#define rx_x4_status1_sc_S_20G_HG2_KR1                     13
#define rx_x4_status1_sc_S_20G_HG2_X1                      14
#define rx_x4_status1_sc_S_25G_CR1                         16
#define rx_x4_status1_sc_S_25G_KR1                         17
#define rx_x4_status1_sc_S_25G_X1                          18
#define rx_x4_status1_sc_S_25G_HG2_CR1                     20
#define rx_x4_status1_sc_S_25G_HG2_KR1                     21
#define rx_x4_status1_sc_S_25G_HG2_X1                      22
#define rx_x4_status1_sc_S_20G_CR2                         24
#define rx_x4_status1_sc_S_20G_KR2                         25
#define rx_x4_status1_sc_S_20G_X2                          26
#define rx_x4_status1_sc_S_20G_HG2_CR2                     28
#define rx_x4_status1_sc_S_20G_HG2_KR2                     29
#define rx_x4_status1_sc_S_20G_HG2_X2                      30
#define rx_x4_status1_sc_S_40G_CR2                         32
#define rx_x4_status1_sc_S_40G_KR2                         33
#define rx_x4_status1_sc_S_40G_X2                          34
#define rx_x4_status1_sc_S_40G_HG2_CR2                     36
#define rx_x4_status1_sc_S_40G_HG2_KR2                     37
#define rx_x4_status1_sc_S_40G_HG2_X2                      38
#define rx_x4_status1_sc_S_40G_CR4                         40
#define rx_x4_status1_sc_S_40G_KR4                         41
#define rx_x4_status1_sc_S_40G_X4                          42
#define rx_x4_status1_sc_S_40G_HG2_CR4                     44
#define rx_x4_status1_sc_S_40G_HG2_KR4                     45
#define rx_x4_status1_sc_S_40G_HG2_X4                      46
#define rx_x4_status1_sc_S_50G_CR2                         48
#define rx_x4_status1_sc_S_50G_KR2                         49
#define rx_x4_status1_sc_S_50G_X2                          50
#define rx_x4_status1_sc_S_50G_HG2_CR2                     52
#define rx_x4_status1_sc_S_50G_HG2_KR2                     53
#define rx_x4_status1_sc_S_50G_HG2_X2                      54
#define rx_x4_status1_sc_S_50G_CR4                         56
#define rx_x4_status1_sc_S_50G_KR4                         57
#define rx_x4_status1_sc_S_50G_X4                          58
#define rx_x4_status1_sc_S_50G_HG2_CR4                     60
#define rx_x4_status1_sc_S_50G_HG2_KR4                     61
#define rx_x4_status1_sc_S_50G_HG2_X4                      62
#define rx_x4_status1_sc_S_100G_CR4                        64
#define rx_x4_status1_sc_S_100G_KR4                        65
#define rx_x4_status1_sc_S_100G_X4                         66
#define rx_x4_status1_sc_S_100G_HG2_CR4                    68
#define rx_x4_status1_sc_S_100G_HG2_KR4                    69
#define rx_x4_status1_sc_S_100G_HG2_X4                     70
#define rx_x4_status1_sc_S_CL73_20GVCO                     72
#define rx_x4_status1_sc_S_CL73_25GVCO                     80
#define rx_x4_status1_sc_S_CL36_20GVCO                     88
#define rx_x4_status1_sc_S_CL36_25GVCO                     96
#define rx_x4_status1_sc_S_25G_CR_IEEE                     112
#define rx_x4_status1_sc_S_25G_CRS_IEEE                    113
#define rx_x4_status1_sc_S_25G_KR_IEEE                     114
#define rx_x4_status1_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: rx_x4_status1_t_fifo_modes
 */
#define rx_x4_status1_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define rx_x4_status1_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define rx_x4_status1_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define rx_x4_status1_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: rx_x4_status1_t_enc_modes
 */
#define rx_x4_status1_t_enc_modes_T_ENC_MODE_BYPASS        0
#define rx_x4_status1_t_enc_modes_T_ENC_MODE_CL49          1
#define rx_x4_status1_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: rx_x4_status1_btmx_mode
 */
#define rx_x4_status1_btmx_mode_BS_BTMX_MODE_1to1          0
#define rx_x4_status1_btmx_mode_BS_BTMX_MODE_2to1          1
#define rx_x4_status1_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: rx_x4_status1_t_type_cl82
 */
#define rx_x4_status1_t_type_cl82_T_TYPE_B1                5
#define rx_x4_status1_t_type_cl82_T_TYPE_C                 4
#define rx_x4_status1_t_type_cl82_T_TYPE_S                 3
#define rx_x4_status1_t_type_cl82_T_TYPE_T                 2
#define rx_x4_status1_t_type_cl82_T_TYPE_D                 1
#define rx_x4_status1_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status1_txsm_state_cl82
 */
#define rx_x4_status1_txsm_state_cl82_TX_HIG_END           6
#define rx_x4_status1_txsm_state_cl82_TX_HIG_START         5
#define rx_x4_status1_txsm_state_cl82_TX_E                 4
#define rx_x4_status1_txsm_state_cl82_TX_T                 3
#define rx_x4_status1_txsm_state_cl82_TX_D                 2
#define rx_x4_status1_txsm_state_cl82_TX_C                 1
#define rx_x4_status1_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: rx_x4_status1_ltxsm_state_cl82
 */
#define rx_x4_status1_ltxsm_state_cl82_TX_HIG_END          64
#define rx_x4_status1_ltxsm_state_cl82_TX_HIG_START        32
#define rx_x4_status1_ltxsm_state_cl82_TX_E                16
#define rx_x4_status1_ltxsm_state_cl82_TX_T                8
#define rx_x4_status1_ltxsm_state_cl82_TX_D                4
#define rx_x4_status1_ltxsm_state_cl82_TX_C                2
#define rx_x4_status1_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: rx_x4_status1_r_type_coded_cl82
 */
#define rx_x4_status1_r_type_coded_cl82_R_TYPE_B1          32
#define rx_x4_status1_r_type_coded_cl82_R_TYPE_C           16
#define rx_x4_status1_r_type_coded_cl82_R_TYPE_S           8
#define rx_x4_status1_r_type_coded_cl82_R_TYPE_T           4
#define rx_x4_status1_r_type_coded_cl82_R_TYPE_D           2
#define rx_x4_status1_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: rx_x4_status1_rxsm_state_cl82
 */
#define rx_x4_status1_rxsm_state_cl82_RX_HIG_END           64
#define rx_x4_status1_rxsm_state_cl82_RX_HIG_START         32
#define rx_x4_status1_rxsm_state_cl82_RX_E                 16
#define rx_x4_status1_rxsm_state_cl82_RX_T                 8
#define rx_x4_status1_rxsm_state_cl82_RX_D                 4
#define rx_x4_status1_rxsm_state_cl82_RX_C                 2
#define rx_x4_status1_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status1_deskew_state
 */
#define rx_x4_status1_deskew_state_ALIGN_ACQUIRED          2
#define rx_x4_status1_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: rx_x4_status1_os_mode_enum
 */
#define rx_x4_status1_os_mode_enum_OS_MODE_1               0
#define rx_x4_status1_os_mode_enum_OS_MODE_2               1
#define rx_x4_status1_os_mode_enum_OS_MODE_4               2
#define rx_x4_status1_os_mode_enum_OS_MODE_16p5            8
#define rx_x4_status1_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: rx_x4_status1_scr_modes
 */
#define rx_x4_status1_scr_modes_T_SCR_MODE_BYPASS          0
#define rx_x4_status1_scr_modes_T_SCR_MODE_CL49            1
#define rx_x4_status1_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define rx_x4_status1_scr_modes_T_SCR_MODE_100G            3
#define rx_x4_status1_scr_modes_T_SCR_MODE_20G             4
#define rx_x4_status1_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: rx_x4_status1_descr_modes
 */
#define rx_x4_status1_descr_modes_R_DESCR_MODE_BYPASS      0
#define rx_x4_status1_descr_modes_R_DESCR_MODE_CL49        1
#define rx_x4_status1_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: rx_x4_status1_r_dec_tl_mode
 */
#define rx_x4_status1_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define rx_x4_status1_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define rx_x4_status1_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_status1_r_dec_fsm_mode
 */
#define rx_x4_status1_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_status1_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define rx_x4_status1_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_status1_r_deskew_mode
 */
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_20G      1
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_100G     4
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_status1_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: rx_x4_status1_bs_dist_modes
 */
#define rx_x4_status1_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_status1_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_status1_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_status1_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: rx_x4_status1_cl49_t_type
 */
#define rx_x4_status1_cl49_t_type_BAD_T_TYPE               15
#define rx_x4_status1_cl49_t_type_T_TYPE_B0                11
#define rx_x4_status1_cl49_t_type_T_TYPE_OB                10
#define rx_x4_status1_cl49_t_type_T_TYPE_B1                9
#define rx_x4_status1_cl49_t_type_T_TYPE_DB                8
#define rx_x4_status1_cl49_t_type_T_TYPE_FC                7
#define rx_x4_status1_cl49_t_type_T_TYPE_TB                6
#define rx_x4_status1_cl49_t_type_T_TYPE_LI                5
#define rx_x4_status1_cl49_t_type_T_TYPE_C                 4
#define rx_x4_status1_cl49_t_type_T_TYPE_S                 3
#define rx_x4_status1_cl49_t_type_T_TYPE_T                 2
#define rx_x4_status1_cl49_t_type_T_TYPE_D                 1
#define rx_x4_status1_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status1_cl49_txsm_states
 */
#define rx_x4_status1_cl49_txsm_states_TX_HIG_END          7
#define rx_x4_status1_cl49_txsm_states_TX_HIG_START        6
#define rx_x4_status1_cl49_txsm_states_TX_LI               5
#define rx_x4_status1_cl49_txsm_states_TX_E                4
#define rx_x4_status1_cl49_txsm_states_TX_T                3
#define rx_x4_status1_cl49_txsm_states_TX_D                2
#define rx_x4_status1_cl49_txsm_states_TX_C                1
#define rx_x4_status1_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: rx_x4_status1_cl49_ltxsm_states
 */
#define rx_x4_status1_cl49_ltxsm_states_TX_HIG_END         128
#define rx_x4_status1_cl49_ltxsm_states_TX_HIG_START       64
#define rx_x4_status1_cl49_ltxsm_states_TX_LI              32
#define rx_x4_status1_cl49_ltxsm_states_TX_E               16
#define rx_x4_status1_cl49_ltxsm_states_TX_T               8
#define rx_x4_status1_cl49_ltxsm_states_TX_D               4
#define rx_x4_status1_cl49_ltxsm_states_TX_C               2
#define rx_x4_status1_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: rx_x4_status1_burst_error_mode
 */
#define rx_x4_status1_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_status1_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_status1_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_status1_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_status1_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_status1_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_status1_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_status1_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_status1_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_status1_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_status1_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_status1_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_status1_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_status1_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_status1_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_status1_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_status1_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_status1_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_status1_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_status1_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_status1_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_status1_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_status1_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_status1_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_status1_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_status1_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_status1_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_status1_bermon_state
 */
#define rx_x4_status1_bermon_state_HI_BER                  4
#define rx_x4_status1_bermon_state_GOOD_BER                3
#define rx_x4_status1_bermon_state_BER_TEST_SH             2
#define rx_x4_status1_bermon_state_START_TIMER             1
#define rx_x4_status1_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: rx_x4_status1_rxsm_state_cl49
 */
#define rx_x4_status1_rxsm_state_cl49_RX_HIG_END           128
#define rx_x4_status1_rxsm_state_cl49_RX_HIG_START         64
#define rx_x4_status1_rxsm_state_cl49_RX_LI                32
#define rx_x4_status1_rxsm_state_cl49_RX_E                 16
#define rx_x4_status1_rxsm_state_cl49_RX_T                 8
#define rx_x4_status1_rxsm_state_cl49_RX_D                 4
#define rx_x4_status1_rxsm_state_cl49_RX_C                 2
#define rx_x4_status1_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status1_r_type
 */
#define rx_x4_status1_r_type_BAD_R_TYPE                    15
#define rx_x4_status1_r_type_R_TYPE_B0                     11
#define rx_x4_status1_r_type_R_TYPE_OB                     10
#define rx_x4_status1_r_type_R_TYPE_B1                     9
#define rx_x4_status1_r_type_R_TYPE_DB                     8
#define rx_x4_status1_r_type_R_TYPE_FC                     7
#define rx_x4_status1_r_type_R_TYPE_TB                     6
#define rx_x4_status1_r_type_R_TYPE_LI                     5
#define rx_x4_status1_r_type_R_TYPE_C                      4
#define rx_x4_status1_r_type_R_TYPE_S                      3
#define rx_x4_status1_r_type_R_TYPE_T                      2
#define rx_x4_status1_r_type_R_TYPE_D                      1
#define rx_x4_status1_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: rx_x4_status1_am_lock_state
 */
#define rx_x4_status1_am_lock_state_INVALID_AM             512
#define rx_x4_status1_am_lock_state_GOOD_AM                256
#define rx_x4_status1_am_lock_state_COMP_AM                128
#define rx_x4_status1_am_lock_state_TIMER_2                64
#define rx_x4_status1_am_lock_state_AM_2_GOOD              32
#define rx_x4_status1_am_lock_state_COMP_2ND               16
#define rx_x4_status1_am_lock_state_TIMER_1                8
#define rx_x4_status1_am_lock_state_FIND_1ST               4
#define rx_x4_status1_am_lock_state_AM_RESET_CNT           2
#define rx_x4_status1_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: rx_x4_status1_msg_selector
 */
#define rx_x4_status1_msg_selector_RESERVED                0
#define rx_x4_status1_msg_selector_VALUE_802p3             1
#define rx_x4_status1_msg_selector_VALUE_802p9             2
#define rx_x4_status1_msg_selector_VALUE_802p5             3
#define rx_x4_status1_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: rx_x4_status1_synce_enum
 */
#define rx_x4_status1_synce_enum_SYNCE_NO_DIV              0
#define rx_x4_status1_synce_enum_SYNCE_DIV_7               1
#define rx_x4_status1_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: rx_x4_status1_synce_enum_stage0
 */
#define rx_x4_status1_synce_enum_stage0_SYNCE_NO_DIV       0
#define rx_x4_status1_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_status1_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_status1_cl91_sync_state
 */
#define rx_x4_status1_cl91_sync_state_FIND_1ST             0
#define rx_x4_status1_cl91_sync_state_COUNT_NEXT           1
#define rx_x4_status1_cl91_sync_state_COMP_2ND             2
#define rx_x4_status1_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: rx_x4_status1_cl91_algn_state
 */
#define rx_x4_status1_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define rx_x4_status1_cl91_algn_state_DESKEW               1
#define rx_x4_status1_cl91_algn_state_DESKEW_FAIL          2
#define rx_x4_status1_cl91_algn_state_ALIGN_ACQUIRED       3
#define rx_x4_status1_cl91_algn_state_CW_GOOD              4
#define rx_x4_status1_cl91_algn_state_CW_BAD               5
#define rx_x4_status1_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: rx_x4_status1_fec_sel_override
 */
#define rx_x4_status1_fec_sel_override_NO_OVERRIDE         0
#define rx_x4_status1_fec_sel_override_NO_FEC              1
#define rx_x4_status1_fec_sel_override_FEC_CL74            2
#define rx_x4_status1_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: rx_x4_status1_cl91_blksync_mode
 */
#define rx_x4_status1_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_status1_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_status1_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_status1_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_status1_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_status1_r_merge_mode
 */
#define rx_x4_status1_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define rx_x4_status1_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define rx_x4_status1_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_status1_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_status1_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_status1_r_tc_mode
 */
#define rx_x4_status1_r_tc_mode_R_TC_MODE_SINGLE           0
#define rx_x4_status1_r_tc_mode_R_TC_MODE_DUAL             1
#define rx_x4_status1_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: rx_x4_status1_r_tc_out_mode
 */
#define rx_x4_status1_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define rx_x4_status1_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define rx_x4_status1_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: rx_x4_status1_cl91_fec_mode
 */
#define rx_x4_status1_cl91_fec_mode_NO_CL91_FEC            0
#define rx_x4_status1_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define rx_x4_status1_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_status1_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_status1_cl91_fec_mode_CL91_QUAD_LANE         4
#define rx_x4_status1_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_status1_am_spacing_mul
 */
#define rx_x4_status1_am_spacing_mul_AM_SPACING_MUL_2      0
#define rx_x4_status1_am_spacing_mul_AM_SPACING_MUL_4      1
#define rx_x4_status1_am_spacing_mul_AM_SPACING_MUL_5      2
#define rx_x4_status1_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: rx_x4_status2_cl36TxEEEStates_l
 */
#define rx_x4_status2_cl36TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status2_cl36TxEEEStates_l_TX_QUIET           4
#define rx_x4_status2_cl36TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status2_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status2_cl36TxEEEStates_c
 */
#define rx_x4_status2_cl36TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status2_cl36TxEEEStates_c_TX_QUIET           2
#define rx_x4_status2_cl36TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status2_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status2_cl49TxEEEStates_l
 */
#define rx_x4_status2_cl49TxEEEStates_l_SCR_RESET_2        64
#define rx_x4_status2_cl49TxEEEStates_l_SCR_RESET_1        32
#define rx_x4_status2_cl49TxEEEStates_l_TX_WAKE            16
#define rx_x4_status2_cl49TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status2_cl49TxEEEStates_l_TX_QUIET           4
#define rx_x4_status2_cl49TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status2_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status2_fec_req_enum
 */
#define rx_x4_status2_fec_req_enum_FEC_not_supported       0
#define rx_x4_status2_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_status2_fec_req_enum_invalid_setting         2
#define rx_x4_status2_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_status2_cl73_pause_enum
 */
#define rx_x4_status2_cl73_pause_enum_No_PAUSE_ability     0
#define rx_x4_status2_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_status2_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_status2_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_status2_cl49TxEEEStates_c
 */
#define rx_x4_status2_cl49TxEEEStates_c_SCR_RESET_2        6
#define rx_x4_status2_cl49TxEEEStates_c_SCR_RESET_1        5
#define rx_x4_status2_cl49TxEEEStates_c_TX_WAKE            4
#define rx_x4_status2_cl49TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status2_cl49TxEEEStates_c_TX_QUIET           2
#define rx_x4_status2_cl49TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status2_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status2_cl36RxEEEStates_l
 */
#define rx_x4_status2_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status2_cl36RxEEEStates_l_RX_WTF             16
#define rx_x4_status2_cl36RxEEEStates_l_RX_WAKE            8
#define rx_x4_status2_cl36RxEEEStates_l_RX_QUIET           4
#define rx_x4_status2_cl36RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status2_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status2_cl36RxEEEStates_c
 */
#define rx_x4_status2_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status2_cl36RxEEEStates_c_RX_WTF             4
#define rx_x4_status2_cl36RxEEEStates_c_RX_WAKE            3
#define rx_x4_status2_cl36RxEEEStates_c_RX_QUIET           2
#define rx_x4_status2_cl36RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status2_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status2_cl49RxEEEStates_l
 */
#define rx_x4_status2_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status2_cl49RxEEEStates_l_RX_WTF             16
#define rx_x4_status2_cl49RxEEEStates_l_RX_WAKE            8
#define rx_x4_status2_cl49RxEEEStates_l_RX_QUIET           4
#define rx_x4_status2_cl49RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status2_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status2_cl49RxEEEStates_c
 */
#define rx_x4_status2_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status2_cl49RxEEEStates_c_RX_WTF             4
#define rx_x4_status2_cl49RxEEEStates_c_RX_WAKE            3
#define rx_x4_status2_cl49RxEEEStates_c_RX_QUIET           2
#define rx_x4_status2_cl49RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status2_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status2_cl48TxEEEStates_l
 */
#define rx_x4_status2_cl48TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status2_cl48TxEEEStates_l_TX_QUIET           4
#define rx_x4_status2_cl48TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status2_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status2_cl48TxEEEStates_c
 */
#define rx_x4_status2_cl48TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status2_cl48TxEEEStates_c_TX_QUIET           2
#define rx_x4_status2_cl48TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status2_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status2_cl48RxEEEStates_l
 */
#define rx_x4_status2_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status2_cl48RxEEEStates_l_RX_WAKE            16
#define rx_x4_status2_cl48RxEEEStates_l_RX_QUIET           8
#define rx_x4_status2_cl48RxEEEStates_l_RX_DEACT           4
#define rx_x4_status2_cl48RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status2_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status2_cl48RxEEEStates_c
 */
#define rx_x4_status2_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status2_cl48RxEEEStates_c_RX_WAKE            4
#define rx_x4_status2_cl48RxEEEStates_c_RX_QUIET           3
#define rx_x4_status2_cl48RxEEEStates_c_RX_DEACT           2
#define rx_x4_status2_cl48RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status2_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status2_IQP_Options
 */
#define rx_x4_status2_IQP_Options_i50uA                    0
#define rx_x4_status2_IQP_Options_i100uA                   1
#define rx_x4_status2_IQP_Options_i150uA                   2
#define rx_x4_status2_IQP_Options_i200uA                   3
#define rx_x4_status2_IQP_Options_i250uA                   4
#define rx_x4_status2_IQP_Options_i300uA                   5
#define rx_x4_status2_IQP_Options_i350uA                   6
#define rx_x4_status2_IQP_Options_i400uA                   7
#define rx_x4_status2_IQP_Options_i450uA                   8
#define rx_x4_status2_IQP_Options_i500uA                   9
#define rx_x4_status2_IQP_Options_i550uA                   10
#define rx_x4_status2_IQP_Options_i600uA                   11
#define rx_x4_status2_IQP_Options_i650uA                   12
#define rx_x4_status2_IQP_Options_i700uA                   13
#define rx_x4_status2_IQP_Options_i750uA                   14
#define rx_x4_status2_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: rx_x4_status2_IDriver_Options
 */
#define rx_x4_status2_IDriver_Options_v680mV               0
#define rx_x4_status2_IDriver_Options_v730mV               1
#define rx_x4_status2_IDriver_Options_v780mV               2
#define rx_x4_status2_IDriver_Options_v830mV               3
#define rx_x4_status2_IDriver_Options_v880mV               4
#define rx_x4_status2_IDriver_Options_v930mV               5
#define rx_x4_status2_IDriver_Options_v980mV               6
#define rx_x4_status2_IDriver_Options_v1010mV              7
#define rx_x4_status2_IDriver_Options_v1040mV              8
#define rx_x4_status2_IDriver_Options_v1060mV              9
#define rx_x4_status2_IDriver_Options_v1070mV              10
#define rx_x4_status2_IDriver_Options_v1080mV              11
#define rx_x4_status2_IDriver_Options_v1085mV              12
#define rx_x4_status2_IDriver_Options_v1090mV              13
#define rx_x4_status2_IDriver_Options_v1095mV              14
#define rx_x4_status2_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: rx_x4_status2_operationModes
 */
#define rx_x4_status2_operationModes_XGXS                  0
#define rx_x4_status2_operationModes_XGXG_nCC              1
#define rx_x4_status2_operationModes_Indlane_OS8           4
#define rx_x4_status2_operationModes_IndLane_OS5           5
#define rx_x4_status2_operationModes_PCI                   7
#define rx_x4_status2_operationModes_XGXS_nLQ              8
#define rx_x4_status2_operationModes_XGXS_nLQnCC           9
#define rx_x4_status2_operationModes_PBypass               10
#define rx_x4_status2_operationModes_PBypass_nDSK          11
#define rx_x4_status2_operationModes_ComboCoreMode         12
#define rx_x4_status2_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: rx_x4_status2_actualSpeeds
 */
#define rx_x4_status2_actualSpeeds_dr_10M                  0
#define rx_x4_status2_actualSpeeds_dr_100M                 1
#define rx_x4_status2_actualSpeeds_dr_1G                   2
#define rx_x4_status2_actualSpeeds_dr_2p5G                 3
#define rx_x4_status2_actualSpeeds_dr_5G_X4                4
#define rx_x4_status2_actualSpeeds_dr_6G_X4                5
#define rx_x4_status2_actualSpeeds_dr_10G_HiG              6
#define rx_x4_status2_actualSpeeds_dr_10G_CX4              7
#define rx_x4_status2_actualSpeeds_dr_12G_HiG              8
#define rx_x4_status2_actualSpeeds_dr_12p5G_X4             9
#define rx_x4_status2_actualSpeeds_dr_13G_X4               10
#define rx_x4_status2_actualSpeeds_dr_15G_X4               11
#define rx_x4_status2_actualSpeeds_dr_16G_X4               12
#define rx_x4_status2_actualSpeeds_dr_1G_KX                13
#define rx_x4_status2_actualSpeeds_dr_10G_KX4              14
#define rx_x4_status2_actualSpeeds_dr_10G_KR               15
#define rx_x4_status2_actualSpeeds_dr_5G                   16
#define rx_x4_status2_actualSpeeds_dr_6p4G                 17
#define rx_x4_status2_actualSpeeds_dr_20G_X4               18
#define rx_x4_status2_actualSpeeds_dr_21G_X4               19
#define rx_x4_status2_actualSpeeds_dr_25G_X4               20
#define rx_x4_status2_actualSpeeds_dr_10G_HiG_DXGXS        21
#define rx_x4_status2_actualSpeeds_dr_10G_DXGXS            22
#define rx_x4_status2_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define rx_x4_status2_actualSpeeds_dr_10p5G_DXGXS          24
#define rx_x4_status2_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define rx_x4_status2_actualSpeeds_dr_12p773G_DXGXS        26
#define rx_x4_status2_actualSpeeds_dr_10G_XFI              27
#define rx_x4_status2_actualSpeeds_dr_40G                  28
#define rx_x4_status2_actualSpeeds_dr_20G_HiG_DXGXS        29
#define rx_x4_status2_actualSpeeds_dr_20G_DXGXS            30
#define rx_x4_status2_actualSpeeds_dr_10G_SFI              31
#define rx_x4_status2_actualSpeeds_dr_31p5G                32
#define rx_x4_status2_actualSpeeds_dr_32p7G                33
#define rx_x4_status2_actualSpeeds_dr_20G_SCR              34
#define rx_x4_status2_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define rx_x4_status2_actualSpeeds_dr_10G_DXGXS_SCR        36
#define rx_x4_status2_actualSpeeds_dr_12G_R2               37
#define rx_x4_status2_actualSpeeds_dr_10G_X2               38
#define rx_x4_status2_actualSpeeds_dr_40G_KR4              39
#define rx_x4_status2_actualSpeeds_dr_40G_CR4              40
#define rx_x4_status2_actualSpeeds_dr_100G_CR10            41
#define rx_x4_status2_actualSpeeds_dr_15p75G_DXGXS         44
#define rx_x4_status2_actualSpeeds_dr_20G_KR2              57
#define rx_x4_status2_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: rx_x4_status2_actualSpeedsMisc1
 */
#define rx_x4_status2_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define rx_x4_status2_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define rx_x4_status2_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define rx_x4_status2_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define rx_x4_status2_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define rx_x4_status2_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define rx_x4_status2_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define rx_x4_status2_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define rx_x4_status2_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define rx_x4_status2_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define rx_x4_status2_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define rx_x4_status2_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define rx_x4_status2_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define rx_x4_status2_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define rx_x4_status2_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define rx_x4_status2_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: rx_x4_status2_IndLaneModes
 */
#define rx_x4_status2_IndLaneModes_SWSDR_div2              0
#define rx_x4_status2_IndLaneModes_SWSDR_div1              1
#define rx_x4_status2_IndLaneModes_DWSDR_div2              2
#define rx_x4_status2_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: rx_x4_status2_prbsSelect
 */
#define rx_x4_status2_prbsSelect_prbs7                     0
#define rx_x4_status2_prbsSelect_prbs15                    1
#define rx_x4_status2_prbsSelect_prbs23                    2
#define rx_x4_status2_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: rx_x4_status2_vcoDivider
 */
#define rx_x4_status2_vcoDivider_div32                     0
#define rx_x4_status2_vcoDivider_div36                     1
#define rx_x4_status2_vcoDivider_div40                     2
#define rx_x4_status2_vcoDivider_div42                     3
#define rx_x4_status2_vcoDivider_div48                     4
#define rx_x4_status2_vcoDivider_div50                     5
#define rx_x4_status2_vcoDivider_div52                     6
#define rx_x4_status2_vcoDivider_div54                     7
#define rx_x4_status2_vcoDivider_div60                     8
#define rx_x4_status2_vcoDivider_div64                     9
#define rx_x4_status2_vcoDivider_div66                     10
#define rx_x4_status2_vcoDivider_div68                     11
#define rx_x4_status2_vcoDivider_div70                     12
#define rx_x4_status2_vcoDivider_div80                     13
#define rx_x4_status2_vcoDivider_div92                     14
#define rx_x4_status2_vcoDivider_div100                    15

/****************************************************************************
 * Enums: rx_x4_status2_refClkSelect
 */
#define rx_x4_status2_refClkSelect_clk_25MHz               0
#define rx_x4_status2_refClkSelect_clk_100MHz              1
#define rx_x4_status2_refClkSelect_clk_125MHz              2
#define rx_x4_status2_refClkSelect_clk_156p25MHz           3
#define rx_x4_status2_refClkSelect_clk_187p5MHz            4
#define rx_x4_status2_refClkSelect_clk_161p25Mhz           5
#define rx_x4_status2_refClkSelect_clk_50Mhz               6
#define rx_x4_status2_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: rx_x4_status2_aerMMDdevTypeSelect
 */
#define rx_x4_status2_aerMMDdevTypeSelect_combo_core       0
#define rx_x4_status2_aerMMDdevTypeSelect_PMA_PMD          1
#define rx_x4_status2_aerMMDdevTypeSelect_PCS              3
#define rx_x4_status2_aerMMDdevTypeSelect_PHY              4
#define rx_x4_status2_aerMMDdevTypeSelect_DTE              5
#define rx_x4_status2_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: rx_x4_status2_aerMMDportSelect
 */
#define rx_x4_status2_aerMMDportSelect_ln0                 0
#define rx_x4_status2_aerMMDportSelect_ln1                 1
#define rx_x4_status2_aerMMDportSelect_ln2                 2
#define rx_x4_status2_aerMMDportSelect_ln3                 3
#define rx_x4_status2_aerMMDportSelect_BCST_ln0_1_2_3      511
#define rx_x4_status2_aerMMDportSelect_BCST_ln0_1          512
#define rx_x4_status2_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: rx_x4_status2_firmwareModeSelect
 */
#define rx_x4_status2_firmwareModeSelect_DEFAULT           0
#define rx_x4_status2_firmwareModeSelect_SFP_OPT_LR        1
#define rx_x4_status2_firmwareModeSelect_SFP_DAC           2
#define rx_x4_status2_firmwareModeSelect_XLAUI             3
#define rx_x4_status2_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: rx_x4_status2_tempIdxSelect
 */
#define rx_x4_status2_tempIdxSelect_LTE__22p9C             15
#define rx_x4_status2_tempIdxSelect_LTE__12p6C             14
#define rx_x4_status2_tempIdxSelect_LTE__3p0C              13
#define rx_x4_status2_tempIdxSelect_LTE_6p7C               12
#define rx_x4_status2_tempIdxSelect_LTE_16p4C              11
#define rx_x4_status2_tempIdxSelect_LTE_26p6C              10
#define rx_x4_status2_tempIdxSelect_LTE_36p3C              9
#define rx_x4_status2_tempIdxSelect_LTE_46p0C              8
#define rx_x4_status2_tempIdxSelect_LTE_56p2C              7
#define rx_x4_status2_tempIdxSelect_LTE_65p9C              6
#define rx_x4_status2_tempIdxSelect_LTE_75p6C              5
#define rx_x4_status2_tempIdxSelect_LTE_85p3C              4
#define rx_x4_status2_tempIdxSelect_LTE_95p5C              3
#define rx_x4_status2_tempIdxSelect_LTE_105p2C             2
#define rx_x4_status2_tempIdxSelect_LTE_114p9C             1
#define rx_x4_status2_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: rx_x4_status2_port_mode
 */
#define rx_x4_status2_port_mode_QUAD_PORT                  0
#define rx_x4_status2_port_mode_TRI_1_PORT                 1
#define rx_x4_status2_port_mode_TRI_2_PORT                 2
#define rx_x4_status2_port_mode_DUAL_PORT                  3
#define rx_x4_status2_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: rx_x4_status2_rev_letter_enum
 */
#define rx_x4_status2_rev_letter_enum_REV_A                0
#define rx_x4_status2_rev_letter_enum_REV_B                1
#define rx_x4_status2_rev_letter_enum_REV_C                2
#define rx_x4_status2_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: rx_x4_status2_rev_number_enum
 */
#define rx_x4_status2_rev_number_enum_REV_0                0
#define rx_x4_status2_rev_number_enum_REV_1                1
#define rx_x4_status2_rev_number_enum_REV_2                2
#define rx_x4_status2_rev_number_enum_REV_3                3
#define rx_x4_status2_rev_number_enum_REV_4                4
#define rx_x4_status2_rev_number_enum_REV_5                5
#define rx_x4_status2_rev_number_enum_REV_6                6
#define rx_x4_status2_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: rx_x4_status2_bonding_enum
 */
#define rx_x4_status2_bonding_enum_WIRE_BOND               0
#define rx_x4_status2_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: rx_x4_status2_tech_process
 */
#define rx_x4_status2_tech_process_PROCESS_90NM            0
#define rx_x4_status2_tech_process_PROCESS_65NM            1
#define rx_x4_status2_tech_process_PROCESS_40NM            2
#define rx_x4_status2_tech_process_PROCESS_28NM            3
#define rx_x4_status2_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: rx_x4_status2_model_num
 */
#define rx_x4_status2_model_num_SERDES_CL73                0
#define rx_x4_status2_model_num_XGXS_16G                   1
#define rx_x4_status2_model_num_HYPERCORE                  2
#define rx_x4_status2_model_num_HYPERLITE                  3
#define rx_x4_status2_model_num_PCIE_G2_PIPE               4
#define rx_x4_status2_model_num_SERDES_1p25GBd             5
#define rx_x4_status2_model_num_SATA2                      6
#define rx_x4_status2_model_num_QSGMII                     7
#define rx_x4_status2_model_num_XGXS10G                    8
#define rx_x4_status2_model_num_WARPCORE                   9
#define rx_x4_status2_model_num_XFICORE                    10
#define rx_x4_status2_model_num_RXFI                       11
#define rx_x4_status2_model_num_WARPLITE                   12
#define rx_x4_status2_model_num_PENTACORE                  13
#define rx_x4_status2_model_num_ESM                        14
#define rx_x4_status2_model_num_QUAD_SGMII                 15
#define rx_x4_status2_model_num_WARPCORE_3                 16
#define rx_x4_status2_model_num_TSC                        17
#define rx_x4_status2_model_num_TSC4E                      18
#define rx_x4_status2_model_num_TSC12E                     19
#define rx_x4_status2_model_num_TSC4F                      20
#define rx_x4_status2_model_num_TSC4F_GEN2                 21
#define rx_x4_status2_model_num_XGXS_CL73_90NM             29
#define rx_x4_status2_model_num_SERDES_CL73_90NM           30
#define rx_x4_status2_model_num_WARPCORE3                  32
#define rx_x4_status2_model_num_WARPCORE4_TSC              33
#define rx_x4_status2_model_num_RXAUI                      34

/****************************************************************************
 * Enums: rx_x4_status2_payload
 */
#define rx_x4_status2_payload_REPEAT_2_BYTES               0
#define rx_x4_status2_payload_RAMPING                      1
#define rx_x4_status2_payload_CL48_CRPAT                   2
#define rx_x4_status2_payload_CL48_CJPAT                   3
#define rx_x4_status2_payload_CL36_LONG_CRPAT              4
#define rx_x4_status2_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: rx_x4_status2_sc
 */
#define rx_x4_status2_sc_S_10G_CR1                         0
#define rx_x4_status2_sc_S_10G_KR1                         1
#define rx_x4_status2_sc_S_10G_X1                          2
#define rx_x4_status2_sc_S_10G_HG2_CR1                     4
#define rx_x4_status2_sc_S_10G_HG2_KR1                     5
#define rx_x4_status2_sc_S_10G_HG2_X1                      6
#define rx_x4_status2_sc_S_20G_CR1                         8
#define rx_x4_status2_sc_S_20G_KR1                         9
#define rx_x4_status2_sc_S_20G_X1                          10
#define rx_x4_status2_sc_S_20G_HG2_CR1                     12
#define rx_x4_status2_sc_S_20G_HG2_KR1                     13
#define rx_x4_status2_sc_S_20G_HG2_X1                      14
#define rx_x4_status2_sc_S_25G_CR1                         16
#define rx_x4_status2_sc_S_25G_KR1                         17
#define rx_x4_status2_sc_S_25G_X1                          18
#define rx_x4_status2_sc_S_25G_HG2_CR1                     20
#define rx_x4_status2_sc_S_25G_HG2_KR1                     21
#define rx_x4_status2_sc_S_25G_HG2_X1                      22
#define rx_x4_status2_sc_S_20G_CR2                         24
#define rx_x4_status2_sc_S_20G_KR2                         25
#define rx_x4_status2_sc_S_20G_X2                          26
#define rx_x4_status2_sc_S_20G_HG2_CR2                     28
#define rx_x4_status2_sc_S_20G_HG2_KR2                     29
#define rx_x4_status2_sc_S_20G_HG2_X2                      30
#define rx_x4_status2_sc_S_40G_CR2                         32
#define rx_x4_status2_sc_S_40G_KR2                         33
#define rx_x4_status2_sc_S_40G_X2                          34
#define rx_x4_status2_sc_S_40G_HG2_CR2                     36
#define rx_x4_status2_sc_S_40G_HG2_KR2                     37
#define rx_x4_status2_sc_S_40G_HG2_X2                      38
#define rx_x4_status2_sc_S_40G_CR4                         40
#define rx_x4_status2_sc_S_40G_KR4                         41
#define rx_x4_status2_sc_S_40G_X4                          42
#define rx_x4_status2_sc_S_40G_HG2_CR4                     44
#define rx_x4_status2_sc_S_40G_HG2_KR4                     45
#define rx_x4_status2_sc_S_40G_HG2_X4                      46
#define rx_x4_status2_sc_S_50G_CR2                         48
#define rx_x4_status2_sc_S_50G_KR2                         49
#define rx_x4_status2_sc_S_50G_X2                          50
#define rx_x4_status2_sc_S_50G_HG2_CR2                     52
#define rx_x4_status2_sc_S_50G_HG2_KR2                     53
#define rx_x4_status2_sc_S_50G_HG2_X2                      54
#define rx_x4_status2_sc_S_50G_CR4                         56
#define rx_x4_status2_sc_S_50G_KR4                         57
#define rx_x4_status2_sc_S_50G_X4                          58
#define rx_x4_status2_sc_S_50G_HG2_CR4                     60
#define rx_x4_status2_sc_S_50G_HG2_KR4                     61
#define rx_x4_status2_sc_S_50G_HG2_X4                      62
#define rx_x4_status2_sc_S_100G_CR4                        64
#define rx_x4_status2_sc_S_100G_KR4                        65
#define rx_x4_status2_sc_S_100G_X4                         66
#define rx_x4_status2_sc_S_100G_HG2_CR4                    68
#define rx_x4_status2_sc_S_100G_HG2_KR4                    69
#define rx_x4_status2_sc_S_100G_HG2_X4                     70
#define rx_x4_status2_sc_S_CL73_20GVCO                     72
#define rx_x4_status2_sc_S_CL73_25GVCO                     80
#define rx_x4_status2_sc_S_CL36_20GVCO                     88
#define rx_x4_status2_sc_S_CL36_25GVCO                     96
#define rx_x4_status2_sc_S_25G_CR_IEEE                     112
#define rx_x4_status2_sc_S_25G_CRS_IEEE                    113
#define rx_x4_status2_sc_S_25G_KR_IEEE                     114
#define rx_x4_status2_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: rx_x4_status2_t_fifo_modes
 */
#define rx_x4_status2_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define rx_x4_status2_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define rx_x4_status2_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define rx_x4_status2_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: rx_x4_status2_t_enc_modes
 */
#define rx_x4_status2_t_enc_modes_T_ENC_MODE_BYPASS        0
#define rx_x4_status2_t_enc_modes_T_ENC_MODE_CL49          1
#define rx_x4_status2_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: rx_x4_status2_btmx_mode
 */
#define rx_x4_status2_btmx_mode_BS_BTMX_MODE_1to1          0
#define rx_x4_status2_btmx_mode_BS_BTMX_MODE_2to1          1
#define rx_x4_status2_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: rx_x4_status2_t_type_cl82
 */
#define rx_x4_status2_t_type_cl82_T_TYPE_B1                5
#define rx_x4_status2_t_type_cl82_T_TYPE_C                 4
#define rx_x4_status2_t_type_cl82_T_TYPE_S                 3
#define rx_x4_status2_t_type_cl82_T_TYPE_T                 2
#define rx_x4_status2_t_type_cl82_T_TYPE_D                 1
#define rx_x4_status2_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status2_txsm_state_cl82
 */
#define rx_x4_status2_txsm_state_cl82_TX_HIG_END           6
#define rx_x4_status2_txsm_state_cl82_TX_HIG_START         5
#define rx_x4_status2_txsm_state_cl82_TX_E                 4
#define rx_x4_status2_txsm_state_cl82_TX_T                 3
#define rx_x4_status2_txsm_state_cl82_TX_D                 2
#define rx_x4_status2_txsm_state_cl82_TX_C                 1
#define rx_x4_status2_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: rx_x4_status2_ltxsm_state_cl82
 */
#define rx_x4_status2_ltxsm_state_cl82_TX_HIG_END          64
#define rx_x4_status2_ltxsm_state_cl82_TX_HIG_START        32
#define rx_x4_status2_ltxsm_state_cl82_TX_E                16
#define rx_x4_status2_ltxsm_state_cl82_TX_T                8
#define rx_x4_status2_ltxsm_state_cl82_TX_D                4
#define rx_x4_status2_ltxsm_state_cl82_TX_C                2
#define rx_x4_status2_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: rx_x4_status2_r_type_coded_cl82
 */
#define rx_x4_status2_r_type_coded_cl82_R_TYPE_B1          32
#define rx_x4_status2_r_type_coded_cl82_R_TYPE_C           16
#define rx_x4_status2_r_type_coded_cl82_R_TYPE_S           8
#define rx_x4_status2_r_type_coded_cl82_R_TYPE_T           4
#define rx_x4_status2_r_type_coded_cl82_R_TYPE_D           2
#define rx_x4_status2_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: rx_x4_status2_rxsm_state_cl82
 */
#define rx_x4_status2_rxsm_state_cl82_RX_HIG_END           64
#define rx_x4_status2_rxsm_state_cl82_RX_HIG_START         32
#define rx_x4_status2_rxsm_state_cl82_RX_E                 16
#define rx_x4_status2_rxsm_state_cl82_RX_T                 8
#define rx_x4_status2_rxsm_state_cl82_RX_D                 4
#define rx_x4_status2_rxsm_state_cl82_RX_C                 2
#define rx_x4_status2_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status2_deskew_state
 */
#define rx_x4_status2_deskew_state_ALIGN_ACQUIRED          2
#define rx_x4_status2_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: rx_x4_status2_os_mode_enum
 */
#define rx_x4_status2_os_mode_enum_OS_MODE_1               0
#define rx_x4_status2_os_mode_enum_OS_MODE_2               1
#define rx_x4_status2_os_mode_enum_OS_MODE_4               2
#define rx_x4_status2_os_mode_enum_OS_MODE_16p5            8
#define rx_x4_status2_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: rx_x4_status2_scr_modes
 */
#define rx_x4_status2_scr_modes_T_SCR_MODE_BYPASS          0
#define rx_x4_status2_scr_modes_T_SCR_MODE_CL49            1
#define rx_x4_status2_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define rx_x4_status2_scr_modes_T_SCR_MODE_100G            3
#define rx_x4_status2_scr_modes_T_SCR_MODE_20G             4
#define rx_x4_status2_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: rx_x4_status2_descr_modes
 */
#define rx_x4_status2_descr_modes_R_DESCR_MODE_BYPASS      0
#define rx_x4_status2_descr_modes_R_DESCR_MODE_CL49        1
#define rx_x4_status2_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: rx_x4_status2_r_dec_tl_mode
 */
#define rx_x4_status2_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define rx_x4_status2_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define rx_x4_status2_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_status2_r_dec_fsm_mode
 */
#define rx_x4_status2_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_status2_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define rx_x4_status2_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_status2_r_deskew_mode
 */
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_20G      1
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_100G     4
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_status2_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: rx_x4_status2_bs_dist_modes
 */
#define rx_x4_status2_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_status2_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_status2_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_status2_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: rx_x4_status2_cl49_t_type
 */
#define rx_x4_status2_cl49_t_type_BAD_T_TYPE               15
#define rx_x4_status2_cl49_t_type_T_TYPE_B0                11
#define rx_x4_status2_cl49_t_type_T_TYPE_OB                10
#define rx_x4_status2_cl49_t_type_T_TYPE_B1                9
#define rx_x4_status2_cl49_t_type_T_TYPE_DB                8
#define rx_x4_status2_cl49_t_type_T_TYPE_FC                7
#define rx_x4_status2_cl49_t_type_T_TYPE_TB                6
#define rx_x4_status2_cl49_t_type_T_TYPE_LI                5
#define rx_x4_status2_cl49_t_type_T_TYPE_C                 4
#define rx_x4_status2_cl49_t_type_T_TYPE_S                 3
#define rx_x4_status2_cl49_t_type_T_TYPE_T                 2
#define rx_x4_status2_cl49_t_type_T_TYPE_D                 1
#define rx_x4_status2_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status2_cl49_txsm_states
 */
#define rx_x4_status2_cl49_txsm_states_TX_HIG_END          7
#define rx_x4_status2_cl49_txsm_states_TX_HIG_START        6
#define rx_x4_status2_cl49_txsm_states_TX_LI               5
#define rx_x4_status2_cl49_txsm_states_TX_E                4
#define rx_x4_status2_cl49_txsm_states_TX_T                3
#define rx_x4_status2_cl49_txsm_states_TX_D                2
#define rx_x4_status2_cl49_txsm_states_TX_C                1
#define rx_x4_status2_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: rx_x4_status2_cl49_ltxsm_states
 */
#define rx_x4_status2_cl49_ltxsm_states_TX_HIG_END         128
#define rx_x4_status2_cl49_ltxsm_states_TX_HIG_START       64
#define rx_x4_status2_cl49_ltxsm_states_TX_LI              32
#define rx_x4_status2_cl49_ltxsm_states_TX_E               16
#define rx_x4_status2_cl49_ltxsm_states_TX_T               8
#define rx_x4_status2_cl49_ltxsm_states_TX_D               4
#define rx_x4_status2_cl49_ltxsm_states_TX_C               2
#define rx_x4_status2_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: rx_x4_status2_burst_error_mode
 */
#define rx_x4_status2_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_status2_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_status2_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_status2_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_status2_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_status2_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_status2_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_status2_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_status2_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_status2_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_status2_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_status2_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_status2_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_status2_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_status2_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_status2_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_status2_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_status2_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_status2_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_status2_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_status2_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_status2_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_status2_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_status2_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_status2_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_status2_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_status2_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_status2_bermon_state
 */
#define rx_x4_status2_bermon_state_HI_BER                  4
#define rx_x4_status2_bermon_state_GOOD_BER                3
#define rx_x4_status2_bermon_state_BER_TEST_SH             2
#define rx_x4_status2_bermon_state_START_TIMER             1
#define rx_x4_status2_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: rx_x4_status2_rxsm_state_cl49
 */
#define rx_x4_status2_rxsm_state_cl49_RX_HIG_END           128
#define rx_x4_status2_rxsm_state_cl49_RX_HIG_START         64
#define rx_x4_status2_rxsm_state_cl49_RX_LI                32
#define rx_x4_status2_rxsm_state_cl49_RX_E                 16
#define rx_x4_status2_rxsm_state_cl49_RX_T                 8
#define rx_x4_status2_rxsm_state_cl49_RX_D                 4
#define rx_x4_status2_rxsm_state_cl49_RX_C                 2
#define rx_x4_status2_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status2_r_type
 */
#define rx_x4_status2_r_type_BAD_R_TYPE                    15
#define rx_x4_status2_r_type_R_TYPE_B0                     11
#define rx_x4_status2_r_type_R_TYPE_OB                     10
#define rx_x4_status2_r_type_R_TYPE_B1                     9
#define rx_x4_status2_r_type_R_TYPE_DB                     8
#define rx_x4_status2_r_type_R_TYPE_FC                     7
#define rx_x4_status2_r_type_R_TYPE_TB                     6
#define rx_x4_status2_r_type_R_TYPE_LI                     5
#define rx_x4_status2_r_type_R_TYPE_C                      4
#define rx_x4_status2_r_type_R_TYPE_S                      3
#define rx_x4_status2_r_type_R_TYPE_T                      2
#define rx_x4_status2_r_type_R_TYPE_D                      1
#define rx_x4_status2_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: rx_x4_status2_am_lock_state
 */
#define rx_x4_status2_am_lock_state_INVALID_AM             512
#define rx_x4_status2_am_lock_state_GOOD_AM                256
#define rx_x4_status2_am_lock_state_COMP_AM                128
#define rx_x4_status2_am_lock_state_TIMER_2                64
#define rx_x4_status2_am_lock_state_AM_2_GOOD              32
#define rx_x4_status2_am_lock_state_COMP_2ND               16
#define rx_x4_status2_am_lock_state_TIMER_1                8
#define rx_x4_status2_am_lock_state_FIND_1ST               4
#define rx_x4_status2_am_lock_state_AM_RESET_CNT           2
#define rx_x4_status2_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: rx_x4_status2_msg_selector
 */
#define rx_x4_status2_msg_selector_RESERVED                0
#define rx_x4_status2_msg_selector_VALUE_802p3             1
#define rx_x4_status2_msg_selector_VALUE_802p9             2
#define rx_x4_status2_msg_selector_VALUE_802p5             3
#define rx_x4_status2_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: rx_x4_status2_synce_enum
 */
#define rx_x4_status2_synce_enum_SYNCE_NO_DIV              0
#define rx_x4_status2_synce_enum_SYNCE_DIV_7               1
#define rx_x4_status2_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: rx_x4_status2_synce_enum_stage0
 */
#define rx_x4_status2_synce_enum_stage0_SYNCE_NO_DIV       0
#define rx_x4_status2_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_status2_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_status2_cl91_sync_state
 */
#define rx_x4_status2_cl91_sync_state_FIND_1ST             0
#define rx_x4_status2_cl91_sync_state_COUNT_NEXT           1
#define rx_x4_status2_cl91_sync_state_COMP_2ND             2
#define rx_x4_status2_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: rx_x4_status2_cl91_algn_state
 */
#define rx_x4_status2_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define rx_x4_status2_cl91_algn_state_DESKEW               1
#define rx_x4_status2_cl91_algn_state_DESKEW_FAIL          2
#define rx_x4_status2_cl91_algn_state_ALIGN_ACQUIRED       3
#define rx_x4_status2_cl91_algn_state_CW_GOOD              4
#define rx_x4_status2_cl91_algn_state_CW_BAD               5
#define rx_x4_status2_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: rx_x4_status2_fec_sel_override
 */
#define rx_x4_status2_fec_sel_override_NO_OVERRIDE         0
#define rx_x4_status2_fec_sel_override_NO_FEC              1
#define rx_x4_status2_fec_sel_override_FEC_CL74            2
#define rx_x4_status2_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: rx_x4_status2_cl91_blksync_mode
 */
#define rx_x4_status2_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_status2_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_status2_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_status2_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_status2_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_status2_r_merge_mode
 */
#define rx_x4_status2_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define rx_x4_status2_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define rx_x4_status2_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_status2_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_status2_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_status2_r_tc_mode
 */
#define rx_x4_status2_r_tc_mode_R_TC_MODE_SINGLE           0
#define rx_x4_status2_r_tc_mode_R_TC_MODE_DUAL             1
#define rx_x4_status2_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: rx_x4_status2_r_tc_out_mode
 */
#define rx_x4_status2_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define rx_x4_status2_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define rx_x4_status2_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: rx_x4_status2_cl91_fec_mode
 */
#define rx_x4_status2_cl91_fec_mode_NO_CL91_FEC            0
#define rx_x4_status2_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define rx_x4_status2_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_status2_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_status2_cl91_fec_mode_CL91_QUAD_LANE         4
#define rx_x4_status2_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_status2_am_spacing_mul
 */
#define rx_x4_status2_am_spacing_mul_AM_SPACING_MUL_2      0
#define rx_x4_status2_am_spacing_mul_AM_SPACING_MUL_4      1
#define rx_x4_status2_am_spacing_mul_AM_SPACING_MUL_5      2
#define rx_x4_status2_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: rx_x4_status3_cl36TxEEEStates_l
 */
#define rx_x4_status3_cl36TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status3_cl36TxEEEStates_l_TX_QUIET           4
#define rx_x4_status3_cl36TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status3_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status3_cl36TxEEEStates_c
 */
#define rx_x4_status3_cl36TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status3_cl36TxEEEStates_c_TX_QUIET           2
#define rx_x4_status3_cl36TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status3_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status3_cl49TxEEEStates_l
 */
#define rx_x4_status3_cl49TxEEEStates_l_SCR_RESET_2        64
#define rx_x4_status3_cl49TxEEEStates_l_SCR_RESET_1        32
#define rx_x4_status3_cl49TxEEEStates_l_TX_WAKE            16
#define rx_x4_status3_cl49TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status3_cl49TxEEEStates_l_TX_QUIET           4
#define rx_x4_status3_cl49TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status3_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status3_fec_req_enum
 */
#define rx_x4_status3_fec_req_enum_FEC_not_supported       0
#define rx_x4_status3_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_status3_fec_req_enum_invalid_setting         2
#define rx_x4_status3_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_status3_cl73_pause_enum
 */
#define rx_x4_status3_cl73_pause_enum_No_PAUSE_ability     0
#define rx_x4_status3_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_status3_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_status3_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_status3_cl49TxEEEStates_c
 */
#define rx_x4_status3_cl49TxEEEStates_c_SCR_RESET_2        6
#define rx_x4_status3_cl49TxEEEStates_c_SCR_RESET_1        5
#define rx_x4_status3_cl49TxEEEStates_c_TX_WAKE            4
#define rx_x4_status3_cl49TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status3_cl49TxEEEStates_c_TX_QUIET           2
#define rx_x4_status3_cl49TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status3_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status3_cl36RxEEEStates_l
 */
#define rx_x4_status3_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status3_cl36RxEEEStates_l_RX_WTF             16
#define rx_x4_status3_cl36RxEEEStates_l_RX_WAKE            8
#define rx_x4_status3_cl36RxEEEStates_l_RX_QUIET           4
#define rx_x4_status3_cl36RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status3_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status3_cl36RxEEEStates_c
 */
#define rx_x4_status3_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status3_cl36RxEEEStates_c_RX_WTF             4
#define rx_x4_status3_cl36RxEEEStates_c_RX_WAKE            3
#define rx_x4_status3_cl36RxEEEStates_c_RX_QUIET           2
#define rx_x4_status3_cl36RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status3_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status3_cl49RxEEEStates_l
 */
#define rx_x4_status3_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status3_cl49RxEEEStates_l_RX_WTF             16
#define rx_x4_status3_cl49RxEEEStates_l_RX_WAKE            8
#define rx_x4_status3_cl49RxEEEStates_l_RX_QUIET           4
#define rx_x4_status3_cl49RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status3_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status3_cl49RxEEEStates_c
 */
#define rx_x4_status3_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status3_cl49RxEEEStates_c_RX_WTF             4
#define rx_x4_status3_cl49RxEEEStates_c_RX_WAKE            3
#define rx_x4_status3_cl49RxEEEStates_c_RX_QUIET           2
#define rx_x4_status3_cl49RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status3_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status3_cl48TxEEEStates_l
 */
#define rx_x4_status3_cl48TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status3_cl48TxEEEStates_l_TX_QUIET           4
#define rx_x4_status3_cl48TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status3_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status3_cl48TxEEEStates_c
 */
#define rx_x4_status3_cl48TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status3_cl48TxEEEStates_c_TX_QUIET           2
#define rx_x4_status3_cl48TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status3_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status3_cl48RxEEEStates_l
 */
#define rx_x4_status3_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status3_cl48RxEEEStates_l_RX_WAKE            16
#define rx_x4_status3_cl48RxEEEStates_l_RX_QUIET           8
#define rx_x4_status3_cl48RxEEEStates_l_RX_DEACT           4
#define rx_x4_status3_cl48RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status3_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status3_cl48RxEEEStates_c
 */
#define rx_x4_status3_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status3_cl48RxEEEStates_c_RX_WAKE            4
#define rx_x4_status3_cl48RxEEEStates_c_RX_QUIET           3
#define rx_x4_status3_cl48RxEEEStates_c_RX_DEACT           2
#define rx_x4_status3_cl48RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status3_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status3_IQP_Options
 */
#define rx_x4_status3_IQP_Options_i50uA                    0
#define rx_x4_status3_IQP_Options_i100uA                   1
#define rx_x4_status3_IQP_Options_i150uA                   2
#define rx_x4_status3_IQP_Options_i200uA                   3
#define rx_x4_status3_IQP_Options_i250uA                   4
#define rx_x4_status3_IQP_Options_i300uA                   5
#define rx_x4_status3_IQP_Options_i350uA                   6
#define rx_x4_status3_IQP_Options_i400uA                   7
#define rx_x4_status3_IQP_Options_i450uA                   8
#define rx_x4_status3_IQP_Options_i500uA                   9
#define rx_x4_status3_IQP_Options_i550uA                   10
#define rx_x4_status3_IQP_Options_i600uA                   11
#define rx_x4_status3_IQP_Options_i650uA                   12
#define rx_x4_status3_IQP_Options_i700uA                   13
#define rx_x4_status3_IQP_Options_i750uA                   14
#define rx_x4_status3_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: rx_x4_status3_IDriver_Options
 */
#define rx_x4_status3_IDriver_Options_v680mV               0
#define rx_x4_status3_IDriver_Options_v730mV               1
#define rx_x4_status3_IDriver_Options_v780mV               2
#define rx_x4_status3_IDriver_Options_v830mV               3
#define rx_x4_status3_IDriver_Options_v880mV               4
#define rx_x4_status3_IDriver_Options_v930mV               5
#define rx_x4_status3_IDriver_Options_v980mV               6
#define rx_x4_status3_IDriver_Options_v1010mV              7
#define rx_x4_status3_IDriver_Options_v1040mV              8
#define rx_x4_status3_IDriver_Options_v1060mV              9
#define rx_x4_status3_IDriver_Options_v1070mV              10
#define rx_x4_status3_IDriver_Options_v1080mV              11
#define rx_x4_status3_IDriver_Options_v1085mV              12
#define rx_x4_status3_IDriver_Options_v1090mV              13
#define rx_x4_status3_IDriver_Options_v1095mV              14
#define rx_x4_status3_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: rx_x4_status3_operationModes
 */
#define rx_x4_status3_operationModes_XGXS                  0
#define rx_x4_status3_operationModes_XGXG_nCC              1
#define rx_x4_status3_operationModes_Indlane_OS8           4
#define rx_x4_status3_operationModes_IndLane_OS5           5
#define rx_x4_status3_operationModes_PCI                   7
#define rx_x4_status3_operationModes_XGXS_nLQ              8
#define rx_x4_status3_operationModes_XGXS_nLQnCC           9
#define rx_x4_status3_operationModes_PBypass               10
#define rx_x4_status3_operationModes_PBypass_nDSK          11
#define rx_x4_status3_operationModes_ComboCoreMode         12
#define rx_x4_status3_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: rx_x4_status3_actualSpeeds
 */
#define rx_x4_status3_actualSpeeds_dr_10M                  0
#define rx_x4_status3_actualSpeeds_dr_100M                 1
#define rx_x4_status3_actualSpeeds_dr_1G                   2
#define rx_x4_status3_actualSpeeds_dr_2p5G                 3
#define rx_x4_status3_actualSpeeds_dr_5G_X4                4
#define rx_x4_status3_actualSpeeds_dr_6G_X4                5
#define rx_x4_status3_actualSpeeds_dr_10G_HiG              6
#define rx_x4_status3_actualSpeeds_dr_10G_CX4              7
#define rx_x4_status3_actualSpeeds_dr_12G_HiG              8
#define rx_x4_status3_actualSpeeds_dr_12p5G_X4             9
#define rx_x4_status3_actualSpeeds_dr_13G_X4               10
#define rx_x4_status3_actualSpeeds_dr_15G_X4               11
#define rx_x4_status3_actualSpeeds_dr_16G_X4               12
#define rx_x4_status3_actualSpeeds_dr_1G_KX                13
#define rx_x4_status3_actualSpeeds_dr_10G_KX4              14
#define rx_x4_status3_actualSpeeds_dr_10G_KR               15
#define rx_x4_status3_actualSpeeds_dr_5G                   16
#define rx_x4_status3_actualSpeeds_dr_6p4G                 17
#define rx_x4_status3_actualSpeeds_dr_20G_X4               18
#define rx_x4_status3_actualSpeeds_dr_21G_X4               19
#define rx_x4_status3_actualSpeeds_dr_25G_X4               20
#define rx_x4_status3_actualSpeeds_dr_10G_HiG_DXGXS        21
#define rx_x4_status3_actualSpeeds_dr_10G_DXGXS            22
#define rx_x4_status3_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define rx_x4_status3_actualSpeeds_dr_10p5G_DXGXS          24
#define rx_x4_status3_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define rx_x4_status3_actualSpeeds_dr_12p773G_DXGXS        26
#define rx_x4_status3_actualSpeeds_dr_10G_XFI              27
#define rx_x4_status3_actualSpeeds_dr_40G                  28
#define rx_x4_status3_actualSpeeds_dr_20G_HiG_DXGXS        29
#define rx_x4_status3_actualSpeeds_dr_20G_DXGXS            30
#define rx_x4_status3_actualSpeeds_dr_10G_SFI              31
#define rx_x4_status3_actualSpeeds_dr_31p5G                32
#define rx_x4_status3_actualSpeeds_dr_32p7G                33
#define rx_x4_status3_actualSpeeds_dr_20G_SCR              34
#define rx_x4_status3_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define rx_x4_status3_actualSpeeds_dr_10G_DXGXS_SCR        36
#define rx_x4_status3_actualSpeeds_dr_12G_R2               37
#define rx_x4_status3_actualSpeeds_dr_10G_X2               38
#define rx_x4_status3_actualSpeeds_dr_40G_KR4              39
#define rx_x4_status3_actualSpeeds_dr_40G_CR4              40
#define rx_x4_status3_actualSpeeds_dr_100G_CR10            41
#define rx_x4_status3_actualSpeeds_dr_15p75G_DXGXS         44
#define rx_x4_status3_actualSpeeds_dr_20G_KR2              57
#define rx_x4_status3_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: rx_x4_status3_actualSpeedsMisc1
 */
#define rx_x4_status3_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define rx_x4_status3_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define rx_x4_status3_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define rx_x4_status3_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define rx_x4_status3_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define rx_x4_status3_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define rx_x4_status3_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define rx_x4_status3_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define rx_x4_status3_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define rx_x4_status3_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define rx_x4_status3_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define rx_x4_status3_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define rx_x4_status3_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define rx_x4_status3_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define rx_x4_status3_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define rx_x4_status3_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: rx_x4_status3_IndLaneModes
 */
#define rx_x4_status3_IndLaneModes_SWSDR_div2              0
#define rx_x4_status3_IndLaneModes_SWSDR_div1              1
#define rx_x4_status3_IndLaneModes_DWSDR_div2              2
#define rx_x4_status3_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: rx_x4_status3_prbsSelect
 */
#define rx_x4_status3_prbsSelect_prbs7                     0
#define rx_x4_status3_prbsSelect_prbs15                    1
#define rx_x4_status3_prbsSelect_prbs23                    2
#define rx_x4_status3_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: rx_x4_status3_vcoDivider
 */
#define rx_x4_status3_vcoDivider_div32                     0
#define rx_x4_status3_vcoDivider_div36                     1
#define rx_x4_status3_vcoDivider_div40                     2
#define rx_x4_status3_vcoDivider_div42                     3
#define rx_x4_status3_vcoDivider_div48                     4
#define rx_x4_status3_vcoDivider_div50                     5
#define rx_x4_status3_vcoDivider_div52                     6
#define rx_x4_status3_vcoDivider_div54                     7
#define rx_x4_status3_vcoDivider_div60                     8
#define rx_x4_status3_vcoDivider_div64                     9
#define rx_x4_status3_vcoDivider_div66                     10
#define rx_x4_status3_vcoDivider_div68                     11
#define rx_x4_status3_vcoDivider_div70                     12
#define rx_x4_status3_vcoDivider_div80                     13
#define rx_x4_status3_vcoDivider_div92                     14
#define rx_x4_status3_vcoDivider_div100                    15

/****************************************************************************
 * Enums: rx_x4_status3_refClkSelect
 */
#define rx_x4_status3_refClkSelect_clk_25MHz               0
#define rx_x4_status3_refClkSelect_clk_100MHz              1
#define rx_x4_status3_refClkSelect_clk_125MHz              2
#define rx_x4_status3_refClkSelect_clk_156p25MHz           3
#define rx_x4_status3_refClkSelect_clk_187p5MHz            4
#define rx_x4_status3_refClkSelect_clk_161p25Mhz           5
#define rx_x4_status3_refClkSelect_clk_50Mhz               6
#define rx_x4_status3_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: rx_x4_status3_aerMMDdevTypeSelect
 */
#define rx_x4_status3_aerMMDdevTypeSelect_combo_core       0
#define rx_x4_status3_aerMMDdevTypeSelect_PMA_PMD          1
#define rx_x4_status3_aerMMDdevTypeSelect_PCS              3
#define rx_x4_status3_aerMMDdevTypeSelect_PHY              4
#define rx_x4_status3_aerMMDdevTypeSelect_DTE              5
#define rx_x4_status3_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: rx_x4_status3_aerMMDportSelect
 */
#define rx_x4_status3_aerMMDportSelect_ln0                 0
#define rx_x4_status3_aerMMDportSelect_ln1                 1
#define rx_x4_status3_aerMMDportSelect_ln2                 2
#define rx_x4_status3_aerMMDportSelect_ln3                 3
#define rx_x4_status3_aerMMDportSelect_BCST_ln0_1_2_3      511
#define rx_x4_status3_aerMMDportSelect_BCST_ln0_1          512
#define rx_x4_status3_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: rx_x4_status3_firmwareModeSelect
 */
#define rx_x4_status3_firmwareModeSelect_DEFAULT           0
#define rx_x4_status3_firmwareModeSelect_SFP_OPT_LR        1
#define rx_x4_status3_firmwareModeSelect_SFP_DAC           2
#define rx_x4_status3_firmwareModeSelect_XLAUI             3
#define rx_x4_status3_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: rx_x4_status3_tempIdxSelect
 */
#define rx_x4_status3_tempIdxSelect_LTE__22p9C             15
#define rx_x4_status3_tempIdxSelect_LTE__12p6C             14
#define rx_x4_status3_tempIdxSelect_LTE__3p0C              13
#define rx_x4_status3_tempIdxSelect_LTE_6p7C               12
#define rx_x4_status3_tempIdxSelect_LTE_16p4C              11
#define rx_x4_status3_tempIdxSelect_LTE_26p6C              10
#define rx_x4_status3_tempIdxSelect_LTE_36p3C              9
#define rx_x4_status3_tempIdxSelect_LTE_46p0C              8
#define rx_x4_status3_tempIdxSelect_LTE_56p2C              7
#define rx_x4_status3_tempIdxSelect_LTE_65p9C              6
#define rx_x4_status3_tempIdxSelect_LTE_75p6C              5
#define rx_x4_status3_tempIdxSelect_LTE_85p3C              4
#define rx_x4_status3_tempIdxSelect_LTE_95p5C              3
#define rx_x4_status3_tempIdxSelect_LTE_105p2C             2
#define rx_x4_status3_tempIdxSelect_LTE_114p9C             1
#define rx_x4_status3_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: rx_x4_status3_port_mode
 */
#define rx_x4_status3_port_mode_QUAD_PORT                  0
#define rx_x4_status3_port_mode_TRI_1_PORT                 1
#define rx_x4_status3_port_mode_TRI_2_PORT                 2
#define rx_x4_status3_port_mode_DUAL_PORT                  3
#define rx_x4_status3_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: rx_x4_status3_rev_letter_enum
 */
#define rx_x4_status3_rev_letter_enum_REV_A                0
#define rx_x4_status3_rev_letter_enum_REV_B                1
#define rx_x4_status3_rev_letter_enum_REV_C                2
#define rx_x4_status3_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: rx_x4_status3_rev_number_enum
 */
#define rx_x4_status3_rev_number_enum_REV_0                0
#define rx_x4_status3_rev_number_enum_REV_1                1
#define rx_x4_status3_rev_number_enum_REV_2                2
#define rx_x4_status3_rev_number_enum_REV_3                3
#define rx_x4_status3_rev_number_enum_REV_4                4
#define rx_x4_status3_rev_number_enum_REV_5                5
#define rx_x4_status3_rev_number_enum_REV_6                6
#define rx_x4_status3_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: rx_x4_status3_bonding_enum
 */
#define rx_x4_status3_bonding_enum_WIRE_BOND               0
#define rx_x4_status3_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: rx_x4_status3_tech_process
 */
#define rx_x4_status3_tech_process_PROCESS_90NM            0
#define rx_x4_status3_tech_process_PROCESS_65NM            1
#define rx_x4_status3_tech_process_PROCESS_40NM            2
#define rx_x4_status3_tech_process_PROCESS_28NM            3
#define rx_x4_status3_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: rx_x4_status3_model_num
 */
#define rx_x4_status3_model_num_SERDES_CL73                0
#define rx_x4_status3_model_num_XGXS_16G                   1
#define rx_x4_status3_model_num_HYPERCORE                  2
#define rx_x4_status3_model_num_HYPERLITE                  3
#define rx_x4_status3_model_num_PCIE_G2_PIPE               4
#define rx_x4_status3_model_num_SERDES_1p25GBd             5
#define rx_x4_status3_model_num_SATA2                      6
#define rx_x4_status3_model_num_QSGMII                     7
#define rx_x4_status3_model_num_XGXS10G                    8
#define rx_x4_status3_model_num_WARPCORE                   9
#define rx_x4_status3_model_num_XFICORE                    10
#define rx_x4_status3_model_num_RXFI                       11
#define rx_x4_status3_model_num_WARPLITE                   12
#define rx_x4_status3_model_num_PENTACORE                  13
#define rx_x4_status3_model_num_ESM                        14
#define rx_x4_status3_model_num_QUAD_SGMII                 15
#define rx_x4_status3_model_num_WARPCORE_3                 16
#define rx_x4_status3_model_num_TSC                        17
#define rx_x4_status3_model_num_TSC4E                      18
#define rx_x4_status3_model_num_TSC12E                     19
#define rx_x4_status3_model_num_TSC4F                      20
#define rx_x4_status3_model_num_TSC4F_GEN2                 21
#define rx_x4_status3_model_num_XGXS_CL73_90NM             29
#define rx_x4_status3_model_num_SERDES_CL73_90NM           30
#define rx_x4_status3_model_num_WARPCORE3                  32
#define rx_x4_status3_model_num_WARPCORE4_TSC              33
#define rx_x4_status3_model_num_RXAUI                      34

/****************************************************************************
 * Enums: rx_x4_status3_payload
 */
#define rx_x4_status3_payload_REPEAT_2_BYTES               0
#define rx_x4_status3_payload_RAMPING                      1
#define rx_x4_status3_payload_CL48_CRPAT                   2
#define rx_x4_status3_payload_CL48_CJPAT                   3
#define rx_x4_status3_payload_CL36_LONG_CRPAT              4
#define rx_x4_status3_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: rx_x4_status3_sc
 */
#define rx_x4_status3_sc_S_10G_CR1                         0
#define rx_x4_status3_sc_S_10G_KR1                         1
#define rx_x4_status3_sc_S_10G_X1                          2
#define rx_x4_status3_sc_S_10G_HG2_CR1                     4
#define rx_x4_status3_sc_S_10G_HG2_KR1                     5
#define rx_x4_status3_sc_S_10G_HG2_X1                      6
#define rx_x4_status3_sc_S_20G_CR1                         8
#define rx_x4_status3_sc_S_20G_KR1                         9
#define rx_x4_status3_sc_S_20G_X1                          10
#define rx_x4_status3_sc_S_20G_HG2_CR1                     12
#define rx_x4_status3_sc_S_20G_HG2_KR1                     13
#define rx_x4_status3_sc_S_20G_HG2_X1                      14
#define rx_x4_status3_sc_S_25G_CR1                         16
#define rx_x4_status3_sc_S_25G_KR1                         17
#define rx_x4_status3_sc_S_25G_X1                          18
#define rx_x4_status3_sc_S_25G_HG2_CR1                     20
#define rx_x4_status3_sc_S_25G_HG2_KR1                     21
#define rx_x4_status3_sc_S_25G_HG2_X1                      22
#define rx_x4_status3_sc_S_20G_CR2                         24
#define rx_x4_status3_sc_S_20G_KR2                         25
#define rx_x4_status3_sc_S_20G_X2                          26
#define rx_x4_status3_sc_S_20G_HG2_CR2                     28
#define rx_x4_status3_sc_S_20G_HG2_KR2                     29
#define rx_x4_status3_sc_S_20G_HG2_X2                      30
#define rx_x4_status3_sc_S_40G_CR2                         32
#define rx_x4_status3_sc_S_40G_KR2                         33
#define rx_x4_status3_sc_S_40G_X2                          34
#define rx_x4_status3_sc_S_40G_HG2_CR2                     36
#define rx_x4_status3_sc_S_40G_HG2_KR2                     37
#define rx_x4_status3_sc_S_40G_HG2_X2                      38
#define rx_x4_status3_sc_S_40G_CR4                         40
#define rx_x4_status3_sc_S_40G_KR4                         41
#define rx_x4_status3_sc_S_40G_X4                          42
#define rx_x4_status3_sc_S_40G_HG2_CR4                     44
#define rx_x4_status3_sc_S_40G_HG2_KR4                     45
#define rx_x4_status3_sc_S_40G_HG2_X4                      46
#define rx_x4_status3_sc_S_50G_CR2                         48
#define rx_x4_status3_sc_S_50G_KR2                         49
#define rx_x4_status3_sc_S_50G_X2                          50
#define rx_x4_status3_sc_S_50G_HG2_CR2                     52
#define rx_x4_status3_sc_S_50G_HG2_KR2                     53
#define rx_x4_status3_sc_S_50G_HG2_X2                      54
#define rx_x4_status3_sc_S_50G_CR4                         56
#define rx_x4_status3_sc_S_50G_KR4                         57
#define rx_x4_status3_sc_S_50G_X4                          58
#define rx_x4_status3_sc_S_50G_HG2_CR4                     60
#define rx_x4_status3_sc_S_50G_HG2_KR4                     61
#define rx_x4_status3_sc_S_50G_HG2_X4                      62
#define rx_x4_status3_sc_S_100G_CR4                        64
#define rx_x4_status3_sc_S_100G_KR4                        65
#define rx_x4_status3_sc_S_100G_X4                         66
#define rx_x4_status3_sc_S_100G_HG2_CR4                    68
#define rx_x4_status3_sc_S_100G_HG2_KR4                    69
#define rx_x4_status3_sc_S_100G_HG2_X4                     70
#define rx_x4_status3_sc_S_CL73_20GVCO                     72
#define rx_x4_status3_sc_S_CL73_25GVCO                     80
#define rx_x4_status3_sc_S_CL36_20GVCO                     88
#define rx_x4_status3_sc_S_CL36_25GVCO                     96
#define rx_x4_status3_sc_S_25G_CR_IEEE                     112
#define rx_x4_status3_sc_S_25G_CRS_IEEE                    113
#define rx_x4_status3_sc_S_25G_KR_IEEE                     114
#define rx_x4_status3_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: rx_x4_status3_t_fifo_modes
 */
#define rx_x4_status3_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define rx_x4_status3_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define rx_x4_status3_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define rx_x4_status3_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: rx_x4_status3_t_enc_modes
 */
#define rx_x4_status3_t_enc_modes_T_ENC_MODE_BYPASS        0
#define rx_x4_status3_t_enc_modes_T_ENC_MODE_CL49          1
#define rx_x4_status3_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: rx_x4_status3_btmx_mode
 */
#define rx_x4_status3_btmx_mode_BS_BTMX_MODE_1to1          0
#define rx_x4_status3_btmx_mode_BS_BTMX_MODE_2to1          1
#define rx_x4_status3_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: rx_x4_status3_t_type_cl82
 */
#define rx_x4_status3_t_type_cl82_T_TYPE_B1                5
#define rx_x4_status3_t_type_cl82_T_TYPE_C                 4
#define rx_x4_status3_t_type_cl82_T_TYPE_S                 3
#define rx_x4_status3_t_type_cl82_T_TYPE_T                 2
#define rx_x4_status3_t_type_cl82_T_TYPE_D                 1
#define rx_x4_status3_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status3_txsm_state_cl82
 */
#define rx_x4_status3_txsm_state_cl82_TX_HIG_END           6
#define rx_x4_status3_txsm_state_cl82_TX_HIG_START         5
#define rx_x4_status3_txsm_state_cl82_TX_E                 4
#define rx_x4_status3_txsm_state_cl82_TX_T                 3
#define rx_x4_status3_txsm_state_cl82_TX_D                 2
#define rx_x4_status3_txsm_state_cl82_TX_C                 1
#define rx_x4_status3_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: rx_x4_status3_ltxsm_state_cl82
 */
#define rx_x4_status3_ltxsm_state_cl82_TX_HIG_END          64
#define rx_x4_status3_ltxsm_state_cl82_TX_HIG_START        32
#define rx_x4_status3_ltxsm_state_cl82_TX_E                16
#define rx_x4_status3_ltxsm_state_cl82_TX_T                8
#define rx_x4_status3_ltxsm_state_cl82_TX_D                4
#define rx_x4_status3_ltxsm_state_cl82_TX_C                2
#define rx_x4_status3_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: rx_x4_status3_r_type_coded_cl82
 */
#define rx_x4_status3_r_type_coded_cl82_R_TYPE_B1          32
#define rx_x4_status3_r_type_coded_cl82_R_TYPE_C           16
#define rx_x4_status3_r_type_coded_cl82_R_TYPE_S           8
#define rx_x4_status3_r_type_coded_cl82_R_TYPE_T           4
#define rx_x4_status3_r_type_coded_cl82_R_TYPE_D           2
#define rx_x4_status3_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: rx_x4_status3_rxsm_state_cl82
 */
#define rx_x4_status3_rxsm_state_cl82_RX_HIG_END           64
#define rx_x4_status3_rxsm_state_cl82_RX_HIG_START         32
#define rx_x4_status3_rxsm_state_cl82_RX_E                 16
#define rx_x4_status3_rxsm_state_cl82_RX_T                 8
#define rx_x4_status3_rxsm_state_cl82_RX_D                 4
#define rx_x4_status3_rxsm_state_cl82_RX_C                 2
#define rx_x4_status3_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status3_deskew_state
 */
#define rx_x4_status3_deskew_state_ALIGN_ACQUIRED          2
#define rx_x4_status3_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: rx_x4_status3_os_mode_enum
 */
#define rx_x4_status3_os_mode_enum_OS_MODE_1               0
#define rx_x4_status3_os_mode_enum_OS_MODE_2               1
#define rx_x4_status3_os_mode_enum_OS_MODE_4               2
#define rx_x4_status3_os_mode_enum_OS_MODE_16p5            8
#define rx_x4_status3_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: rx_x4_status3_scr_modes
 */
#define rx_x4_status3_scr_modes_T_SCR_MODE_BYPASS          0
#define rx_x4_status3_scr_modes_T_SCR_MODE_CL49            1
#define rx_x4_status3_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define rx_x4_status3_scr_modes_T_SCR_MODE_100G            3
#define rx_x4_status3_scr_modes_T_SCR_MODE_20G             4
#define rx_x4_status3_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: rx_x4_status3_descr_modes
 */
#define rx_x4_status3_descr_modes_R_DESCR_MODE_BYPASS      0
#define rx_x4_status3_descr_modes_R_DESCR_MODE_CL49        1
#define rx_x4_status3_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: rx_x4_status3_r_dec_tl_mode
 */
#define rx_x4_status3_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define rx_x4_status3_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define rx_x4_status3_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_status3_r_dec_fsm_mode
 */
#define rx_x4_status3_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_status3_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define rx_x4_status3_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_status3_r_deskew_mode
 */
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_20G      1
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_100G     4
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_status3_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: rx_x4_status3_bs_dist_modes
 */
#define rx_x4_status3_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_status3_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_status3_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_status3_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: rx_x4_status3_cl49_t_type
 */
#define rx_x4_status3_cl49_t_type_BAD_T_TYPE               15
#define rx_x4_status3_cl49_t_type_T_TYPE_B0                11
#define rx_x4_status3_cl49_t_type_T_TYPE_OB                10
#define rx_x4_status3_cl49_t_type_T_TYPE_B1                9
#define rx_x4_status3_cl49_t_type_T_TYPE_DB                8
#define rx_x4_status3_cl49_t_type_T_TYPE_FC                7
#define rx_x4_status3_cl49_t_type_T_TYPE_TB                6
#define rx_x4_status3_cl49_t_type_T_TYPE_LI                5
#define rx_x4_status3_cl49_t_type_T_TYPE_C                 4
#define rx_x4_status3_cl49_t_type_T_TYPE_S                 3
#define rx_x4_status3_cl49_t_type_T_TYPE_T                 2
#define rx_x4_status3_cl49_t_type_T_TYPE_D                 1
#define rx_x4_status3_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status3_cl49_txsm_states
 */
#define rx_x4_status3_cl49_txsm_states_TX_HIG_END          7
#define rx_x4_status3_cl49_txsm_states_TX_HIG_START        6
#define rx_x4_status3_cl49_txsm_states_TX_LI               5
#define rx_x4_status3_cl49_txsm_states_TX_E                4
#define rx_x4_status3_cl49_txsm_states_TX_T                3
#define rx_x4_status3_cl49_txsm_states_TX_D                2
#define rx_x4_status3_cl49_txsm_states_TX_C                1
#define rx_x4_status3_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: rx_x4_status3_cl49_ltxsm_states
 */
#define rx_x4_status3_cl49_ltxsm_states_TX_HIG_END         128
#define rx_x4_status3_cl49_ltxsm_states_TX_HIG_START       64
#define rx_x4_status3_cl49_ltxsm_states_TX_LI              32
#define rx_x4_status3_cl49_ltxsm_states_TX_E               16
#define rx_x4_status3_cl49_ltxsm_states_TX_T               8
#define rx_x4_status3_cl49_ltxsm_states_TX_D               4
#define rx_x4_status3_cl49_ltxsm_states_TX_C               2
#define rx_x4_status3_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: rx_x4_status3_burst_error_mode
 */
#define rx_x4_status3_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_status3_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_status3_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_status3_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_status3_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_status3_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_status3_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_status3_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_status3_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_status3_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_status3_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_status3_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_status3_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_status3_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_status3_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_status3_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_status3_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_status3_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_status3_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_status3_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_status3_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_status3_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_status3_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_status3_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_status3_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_status3_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_status3_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_status3_bermon_state
 */
#define rx_x4_status3_bermon_state_HI_BER                  4
#define rx_x4_status3_bermon_state_GOOD_BER                3
#define rx_x4_status3_bermon_state_BER_TEST_SH             2
#define rx_x4_status3_bermon_state_START_TIMER             1
#define rx_x4_status3_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: rx_x4_status3_rxsm_state_cl49
 */
#define rx_x4_status3_rxsm_state_cl49_RX_HIG_END           128
#define rx_x4_status3_rxsm_state_cl49_RX_HIG_START         64
#define rx_x4_status3_rxsm_state_cl49_RX_LI                32
#define rx_x4_status3_rxsm_state_cl49_RX_E                 16
#define rx_x4_status3_rxsm_state_cl49_RX_T                 8
#define rx_x4_status3_rxsm_state_cl49_RX_D                 4
#define rx_x4_status3_rxsm_state_cl49_RX_C                 2
#define rx_x4_status3_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status3_r_type
 */
#define rx_x4_status3_r_type_BAD_R_TYPE                    15
#define rx_x4_status3_r_type_R_TYPE_B0                     11
#define rx_x4_status3_r_type_R_TYPE_OB                     10
#define rx_x4_status3_r_type_R_TYPE_B1                     9
#define rx_x4_status3_r_type_R_TYPE_DB                     8
#define rx_x4_status3_r_type_R_TYPE_FC                     7
#define rx_x4_status3_r_type_R_TYPE_TB                     6
#define rx_x4_status3_r_type_R_TYPE_LI                     5
#define rx_x4_status3_r_type_R_TYPE_C                      4
#define rx_x4_status3_r_type_R_TYPE_S                      3
#define rx_x4_status3_r_type_R_TYPE_T                      2
#define rx_x4_status3_r_type_R_TYPE_D                      1
#define rx_x4_status3_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: rx_x4_status3_am_lock_state
 */
#define rx_x4_status3_am_lock_state_INVALID_AM             512
#define rx_x4_status3_am_lock_state_GOOD_AM                256
#define rx_x4_status3_am_lock_state_COMP_AM                128
#define rx_x4_status3_am_lock_state_TIMER_2                64
#define rx_x4_status3_am_lock_state_AM_2_GOOD              32
#define rx_x4_status3_am_lock_state_COMP_2ND               16
#define rx_x4_status3_am_lock_state_TIMER_1                8
#define rx_x4_status3_am_lock_state_FIND_1ST               4
#define rx_x4_status3_am_lock_state_AM_RESET_CNT           2
#define rx_x4_status3_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: rx_x4_status3_msg_selector
 */
#define rx_x4_status3_msg_selector_RESERVED                0
#define rx_x4_status3_msg_selector_VALUE_802p3             1
#define rx_x4_status3_msg_selector_VALUE_802p9             2
#define rx_x4_status3_msg_selector_VALUE_802p5             3
#define rx_x4_status3_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: rx_x4_status3_synce_enum
 */
#define rx_x4_status3_synce_enum_SYNCE_NO_DIV              0
#define rx_x4_status3_synce_enum_SYNCE_DIV_7               1
#define rx_x4_status3_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: rx_x4_status3_synce_enum_stage0
 */
#define rx_x4_status3_synce_enum_stage0_SYNCE_NO_DIV       0
#define rx_x4_status3_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_status3_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_status3_cl91_sync_state
 */
#define rx_x4_status3_cl91_sync_state_FIND_1ST             0
#define rx_x4_status3_cl91_sync_state_COUNT_NEXT           1
#define rx_x4_status3_cl91_sync_state_COMP_2ND             2
#define rx_x4_status3_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: rx_x4_status3_cl91_algn_state
 */
#define rx_x4_status3_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define rx_x4_status3_cl91_algn_state_DESKEW               1
#define rx_x4_status3_cl91_algn_state_DESKEW_FAIL          2
#define rx_x4_status3_cl91_algn_state_ALIGN_ACQUIRED       3
#define rx_x4_status3_cl91_algn_state_CW_GOOD              4
#define rx_x4_status3_cl91_algn_state_CW_BAD               5
#define rx_x4_status3_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: rx_x4_status3_fec_sel_override
 */
#define rx_x4_status3_fec_sel_override_NO_OVERRIDE         0
#define rx_x4_status3_fec_sel_override_NO_FEC              1
#define rx_x4_status3_fec_sel_override_FEC_CL74            2
#define rx_x4_status3_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: rx_x4_status3_cl91_blksync_mode
 */
#define rx_x4_status3_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_status3_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_status3_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_status3_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_status3_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_status3_r_merge_mode
 */
#define rx_x4_status3_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define rx_x4_status3_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define rx_x4_status3_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_status3_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_status3_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_status3_r_tc_mode
 */
#define rx_x4_status3_r_tc_mode_R_TC_MODE_SINGLE           0
#define rx_x4_status3_r_tc_mode_R_TC_MODE_DUAL             1
#define rx_x4_status3_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: rx_x4_status3_r_tc_out_mode
 */
#define rx_x4_status3_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define rx_x4_status3_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define rx_x4_status3_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: rx_x4_status3_cl91_fec_mode
 */
#define rx_x4_status3_cl91_fec_mode_NO_CL91_FEC            0
#define rx_x4_status3_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define rx_x4_status3_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_status3_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_status3_cl91_fec_mode_CL91_QUAD_LANE         4
#define rx_x4_status3_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_status3_am_spacing_mul
 */
#define rx_x4_status3_am_spacing_mul_AM_SPACING_MUL_2      0
#define rx_x4_status3_am_spacing_mul_AM_SPACING_MUL_4      1
#define rx_x4_status3_am_spacing_mul_AM_SPACING_MUL_5      2
#define rx_x4_status3_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: rx_x4_status4_cl36TxEEEStates_l
 */
#define rx_x4_status4_cl36TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status4_cl36TxEEEStates_l_TX_QUIET           4
#define rx_x4_status4_cl36TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status4_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status4_cl36TxEEEStates_c
 */
#define rx_x4_status4_cl36TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status4_cl36TxEEEStates_c_TX_QUIET           2
#define rx_x4_status4_cl36TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status4_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status4_cl49TxEEEStates_l
 */
#define rx_x4_status4_cl49TxEEEStates_l_SCR_RESET_2        64
#define rx_x4_status4_cl49TxEEEStates_l_SCR_RESET_1        32
#define rx_x4_status4_cl49TxEEEStates_l_TX_WAKE            16
#define rx_x4_status4_cl49TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status4_cl49TxEEEStates_l_TX_QUIET           4
#define rx_x4_status4_cl49TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status4_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status4_fec_req_enum
 */
#define rx_x4_status4_fec_req_enum_FEC_not_supported       0
#define rx_x4_status4_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_status4_fec_req_enum_invalid_setting         2
#define rx_x4_status4_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_status4_cl73_pause_enum
 */
#define rx_x4_status4_cl73_pause_enum_No_PAUSE_ability     0
#define rx_x4_status4_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_status4_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_status4_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_status4_cl49TxEEEStates_c
 */
#define rx_x4_status4_cl49TxEEEStates_c_SCR_RESET_2        6
#define rx_x4_status4_cl49TxEEEStates_c_SCR_RESET_1        5
#define rx_x4_status4_cl49TxEEEStates_c_TX_WAKE            4
#define rx_x4_status4_cl49TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status4_cl49TxEEEStates_c_TX_QUIET           2
#define rx_x4_status4_cl49TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status4_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status4_cl36RxEEEStates_l
 */
#define rx_x4_status4_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status4_cl36RxEEEStates_l_RX_WTF             16
#define rx_x4_status4_cl36RxEEEStates_l_RX_WAKE            8
#define rx_x4_status4_cl36RxEEEStates_l_RX_QUIET           4
#define rx_x4_status4_cl36RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status4_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status4_cl36RxEEEStates_c
 */
#define rx_x4_status4_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status4_cl36RxEEEStates_c_RX_WTF             4
#define rx_x4_status4_cl36RxEEEStates_c_RX_WAKE            3
#define rx_x4_status4_cl36RxEEEStates_c_RX_QUIET           2
#define rx_x4_status4_cl36RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status4_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status4_cl49RxEEEStates_l
 */
#define rx_x4_status4_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status4_cl49RxEEEStates_l_RX_WTF             16
#define rx_x4_status4_cl49RxEEEStates_l_RX_WAKE            8
#define rx_x4_status4_cl49RxEEEStates_l_RX_QUIET           4
#define rx_x4_status4_cl49RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status4_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status4_cl49RxEEEStates_c
 */
#define rx_x4_status4_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status4_cl49RxEEEStates_c_RX_WTF             4
#define rx_x4_status4_cl49RxEEEStates_c_RX_WAKE            3
#define rx_x4_status4_cl49RxEEEStates_c_RX_QUIET           2
#define rx_x4_status4_cl49RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status4_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status4_cl48TxEEEStates_l
 */
#define rx_x4_status4_cl48TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status4_cl48TxEEEStates_l_TX_QUIET           4
#define rx_x4_status4_cl48TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status4_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status4_cl48TxEEEStates_c
 */
#define rx_x4_status4_cl48TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status4_cl48TxEEEStates_c_TX_QUIET           2
#define rx_x4_status4_cl48TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status4_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status4_cl48RxEEEStates_l
 */
#define rx_x4_status4_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status4_cl48RxEEEStates_l_RX_WAKE            16
#define rx_x4_status4_cl48RxEEEStates_l_RX_QUIET           8
#define rx_x4_status4_cl48RxEEEStates_l_RX_DEACT           4
#define rx_x4_status4_cl48RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status4_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status4_cl48RxEEEStates_c
 */
#define rx_x4_status4_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status4_cl48RxEEEStates_c_RX_WAKE            4
#define rx_x4_status4_cl48RxEEEStates_c_RX_QUIET           3
#define rx_x4_status4_cl48RxEEEStates_c_RX_DEACT           2
#define rx_x4_status4_cl48RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status4_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status4_IQP_Options
 */
#define rx_x4_status4_IQP_Options_i50uA                    0
#define rx_x4_status4_IQP_Options_i100uA                   1
#define rx_x4_status4_IQP_Options_i150uA                   2
#define rx_x4_status4_IQP_Options_i200uA                   3
#define rx_x4_status4_IQP_Options_i250uA                   4
#define rx_x4_status4_IQP_Options_i300uA                   5
#define rx_x4_status4_IQP_Options_i350uA                   6
#define rx_x4_status4_IQP_Options_i400uA                   7
#define rx_x4_status4_IQP_Options_i450uA                   8
#define rx_x4_status4_IQP_Options_i500uA                   9
#define rx_x4_status4_IQP_Options_i550uA                   10
#define rx_x4_status4_IQP_Options_i600uA                   11
#define rx_x4_status4_IQP_Options_i650uA                   12
#define rx_x4_status4_IQP_Options_i700uA                   13
#define rx_x4_status4_IQP_Options_i750uA                   14
#define rx_x4_status4_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: rx_x4_status4_IDriver_Options
 */
#define rx_x4_status4_IDriver_Options_v680mV               0
#define rx_x4_status4_IDriver_Options_v730mV               1
#define rx_x4_status4_IDriver_Options_v780mV               2
#define rx_x4_status4_IDriver_Options_v830mV               3
#define rx_x4_status4_IDriver_Options_v880mV               4
#define rx_x4_status4_IDriver_Options_v930mV               5
#define rx_x4_status4_IDriver_Options_v980mV               6
#define rx_x4_status4_IDriver_Options_v1010mV              7
#define rx_x4_status4_IDriver_Options_v1040mV              8
#define rx_x4_status4_IDriver_Options_v1060mV              9
#define rx_x4_status4_IDriver_Options_v1070mV              10
#define rx_x4_status4_IDriver_Options_v1080mV              11
#define rx_x4_status4_IDriver_Options_v1085mV              12
#define rx_x4_status4_IDriver_Options_v1090mV              13
#define rx_x4_status4_IDriver_Options_v1095mV              14
#define rx_x4_status4_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: rx_x4_status4_operationModes
 */
#define rx_x4_status4_operationModes_XGXS                  0
#define rx_x4_status4_operationModes_XGXG_nCC              1
#define rx_x4_status4_operationModes_Indlane_OS8           4
#define rx_x4_status4_operationModes_IndLane_OS5           5
#define rx_x4_status4_operationModes_PCI                   7
#define rx_x4_status4_operationModes_XGXS_nLQ              8
#define rx_x4_status4_operationModes_XGXS_nLQnCC           9
#define rx_x4_status4_operationModes_PBypass               10
#define rx_x4_status4_operationModes_PBypass_nDSK          11
#define rx_x4_status4_operationModes_ComboCoreMode         12
#define rx_x4_status4_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: rx_x4_status4_actualSpeeds
 */
#define rx_x4_status4_actualSpeeds_dr_10M                  0
#define rx_x4_status4_actualSpeeds_dr_100M                 1
#define rx_x4_status4_actualSpeeds_dr_1G                   2
#define rx_x4_status4_actualSpeeds_dr_2p5G                 3
#define rx_x4_status4_actualSpeeds_dr_5G_X4                4
#define rx_x4_status4_actualSpeeds_dr_6G_X4                5
#define rx_x4_status4_actualSpeeds_dr_10G_HiG              6
#define rx_x4_status4_actualSpeeds_dr_10G_CX4              7
#define rx_x4_status4_actualSpeeds_dr_12G_HiG              8
#define rx_x4_status4_actualSpeeds_dr_12p5G_X4             9
#define rx_x4_status4_actualSpeeds_dr_13G_X4               10
#define rx_x4_status4_actualSpeeds_dr_15G_X4               11
#define rx_x4_status4_actualSpeeds_dr_16G_X4               12
#define rx_x4_status4_actualSpeeds_dr_1G_KX                13
#define rx_x4_status4_actualSpeeds_dr_10G_KX4              14
#define rx_x4_status4_actualSpeeds_dr_10G_KR               15
#define rx_x4_status4_actualSpeeds_dr_5G                   16
#define rx_x4_status4_actualSpeeds_dr_6p4G                 17
#define rx_x4_status4_actualSpeeds_dr_20G_X4               18
#define rx_x4_status4_actualSpeeds_dr_21G_X4               19
#define rx_x4_status4_actualSpeeds_dr_25G_X4               20
#define rx_x4_status4_actualSpeeds_dr_10G_HiG_DXGXS        21
#define rx_x4_status4_actualSpeeds_dr_10G_DXGXS            22
#define rx_x4_status4_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define rx_x4_status4_actualSpeeds_dr_10p5G_DXGXS          24
#define rx_x4_status4_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define rx_x4_status4_actualSpeeds_dr_12p773G_DXGXS        26
#define rx_x4_status4_actualSpeeds_dr_10G_XFI              27
#define rx_x4_status4_actualSpeeds_dr_40G                  28
#define rx_x4_status4_actualSpeeds_dr_20G_HiG_DXGXS        29
#define rx_x4_status4_actualSpeeds_dr_20G_DXGXS            30
#define rx_x4_status4_actualSpeeds_dr_10G_SFI              31
#define rx_x4_status4_actualSpeeds_dr_31p5G                32
#define rx_x4_status4_actualSpeeds_dr_32p7G                33
#define rx_x4_status4_actualSpeeds_dr_20G_SCR              34
#define rx_x4_status4_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define rx_x4_status4_actualSpeeds_dr_10G_DXGXS_SCR        36
#define rx_x4_status4_actualSpeeds_dr_12G_R2               37
#define rx_x4_status4_actualSpeeds_dr_10G_X2               38
#define rx_x4_status4_actualSpeeds_dr_40G_KR4              39
#define rx_x4_status4_actualSpeeds_dr_40G_CR4              40
#define rx_x4_status4_actualSpeeds_dr_100G_CR10            41
#define rx_x4_status4_actualSpeeds_dr_15p75G_DXGXS         44
#define rx_x4_status4_actualSpeeds_dr_20G_KR2              57
#define rx_x4_status4_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: rx_x4_status4_actualSpeedsMisc1
 */
#define rx_x4_status4_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define rx_x4_status4_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define rx_x4_status4_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define rx_x4_status4_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define rx_x4_status4_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define rx_x4_status4_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define rx_x4_status4_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define rx_x4_status4_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define rx_x4_status4_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define rx_x4_status4_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define rx_x4_status4_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define rx_x4_status4_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define rx_x4_status4_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define rx_x4_status4_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define rx_x4_status4_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define rx_x4_status4_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: rx_x4_status4_IndLaneModes
 */
#define rx_x4_status4_IndLaneModes_SWSDR_div2              0
#define rx_x4_status4_IndLaneModes_SWSDR_div1              1
#define rx_x4_status4_IndLaneModes_DWSDR_div2              2
#define rx_x4_status4_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: rx_x4_status4_prbsSelect
 */
#define rx_x4_status4_prbsSelect_prbs7                     0
#define rx_x4_status4_prbsSelect_prbs15                    1
#define rx_x4_status4_prbsSelect_prbs23                    2
#define rx_x4_status4_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: rx_x4_status4_vcoDivider
 */
#define rx_x4_status4_vcoDivider_div32                     0
#define rx_x4_status4_vcoDivider_div36                     1
#define rx_x4_status4_vcoDivider_div40                     2
#define rx_x4_status4_vcoDivider_div42                     3
#define rx_x4_status4_vcoDivider_div48                     4
#define rx_x4_status4_vcoDivider_div50                     5
#define rx_x4_status4_vcoDivider_div52                     6
#define rx_x4_status4_vcoDivider_div54                     7
#define rx_x4_status4_vcoDivider_div60                     8
#define rx_x4_status4_vcoDivider_div64                     9
#define rx_x4_status4_vcoDivider_div66                     10
#define rx_x4_status4_vcoDivider_div68                     11
#define rx_x4_status4_vcoDivider_div70                     12
#define rx_x4_status4_vcoDivider_div80                     13
#define rx_x4_status4_vcoDivider_div92                     14
#define rx_x4_status4_vcoDivider_div100                    15

/****************************************************************************
 * Enums: rx_x4_status4_refClkSelect
 */
#define rx_x4_status4_refClkSelect_clk_25MHz               0
#define rx_x4_status4_refClkSelect_clk_100MHz              1
#define rx_x4_status4_refClkSelect_clk_125MHz              2
#define rx_x4_status4_refClkSelect_clk_156p25MHz           3
#define rx_x4_status4_refClkSelect_clk_187p5MHz            4
#define rx_x4_status4_refClkSelect_clk_161p25Mhz           5
#define rx_x4_status4_refClkSelect_clk_50Mhz               6
#define rx_x4_status4_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: rx_x4_status4_aerMMDdevTypeSelect
 */
#define rx_x4_status4_aerMMDdevTypeSelect_combo_core       0
#define rx_x4_status4_aerMMDdevTypeSelect_PMA_PMD          1
#define rx_x4_status4_aerMMDdevTypeSelect_PCS              3
#define rx_x4_status4_aerMMDdevTypeSelect_PHY              4
#define rx_x4_status4_aerMMDdevTypeSelect_DTE              5
#define rx_x4_status4_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: rx_x4_status4_aerMMDportSelect
 */
#define rx_x4_status4_aerMMDportSelect_ln0                 0
#define rx_x4_status4_aerMMDportSelect_ln1                 1
#define rx_x4_status4_aerMMDportSelect_ln2                 2
#define rx_x4_status4_aerMMDportSelect_ln3                 3
#define rx_x4_status4_aerMMDportSelect_BCST_ln0_1_2_3      511
#define rx_x4_status4_aerMMDportSelect_BCST_ln0_1          512
#define rx_x4_status4_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: rx_x4_status4_firmwareModeSelect
 */
#define rx_x4_status4_firmwareModeSelect_DEFAULT           0
#define rx_x4_status4_firmwareModeSelect_SFP_OPT_LR        1
#define rx_x4_status4_firmwareModeSelect_SFP_DAC           2
#define rx_x4_status4_firmwareModeSelect_XLAUI             3
#define rx_x4_status4_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: rx_x4_status4_tempIdxSelect
 */
#define rx_x4_status4_tempIdxSelect_LTE__22p9C             15
#define rx_x4_status4_tempIdxSelect_LTE__12p6C             14
#define rx_x4_status4_tempIdxSelect_LTE__3p0C              13
#define rx_x4_status4_tempIdxSelect_LTE_6p7C               12
#define rx_x4_status4_tempIdxSelect_LTE_16p4C              11
#define rx_x4_status4_tempIdxSelect_LTE_26p6C              10
#define rx_x4_status4_tempIdxSelect_LTE_36p3C              9
#define rx_x4_status4_tempIdxSelect_LTE_46p0C              8
#define rx_x4_status4_tempIdxSelect_LTE_56p2C              7
#define rx_x4_status4_tempIdxSelect_LTE_65p9C              6
#define rx_x4_status4_tempIdxSelect_LTE_75p6C              5
#define rx_x4_status4_tempIdxSelect_LTE_85p3C              4
#define rx_x4_status4_tempIdxSelect_LTE_95p5C              3
#define rx_x4_status4_tempIdxSelect_LTE_105p2C             2
#define rx_x4_status4_tempIdxSelect_LTE_114p9C             1
#define rx_x4_status4_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: rx_x4_status4_port_mode
 */
#define rx_x4_status4_port_mode_QUAD_PORT                  0
#define rx_x4_status4_port_mode_TRI_1_PORT                 1
#define rx_x4_status4_port_mode_TRI_2_PORT                 2
#define rx_x4_status4_port_mode_DUAL_PORT                  3
#define rx_x4_status4_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: rx_x4_status4_rev_letter_enum
 */
#define rx_x4_status4_rev_letter_enum_REV_A                0
#define rx_x4_status4_rev_letter_enum_REV_B                1
#define rx_x4_status4_rev_letter_enum_REV_C                2
#define rx_x4_status4_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: rx_x4_status4_rev_number_enum
 */
#define rx_x4_status4_rev_number_enum_REV_0                0
#define rx_x4_status4_rev_number_enum_REV_1                1
#define rx_x4_status4_rev_number_enum_REV_2                2
#define rx_x4_status4_rev_number_enum_REV_3                3
#define rx_x4_status4_rev_number_enum_REV_4                4
#define rx_x4_status4_rev_number_enum_REV_5                5
#define rx_x4_status4_rev_number_enum_REV_6                6
#define rx_x4_status4_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: rx_x4_status4_bonding_enum
 */
#define rx_x4_status4_bonding_enum_WIRE_BOND               0
#define rx_x4_status4_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: rx_x4_status4_tech_process
 */
#define rx_x4_status4_tech_process_PROCESS_90NM            0
#define rx_x4_status4_tech_process_PROCESS_65NM            1
#define rx_x4_status4_tech_process_PROCESS_40NM            2
#define rx_x4_status4_tech_process_PROCESS_28NM            3
#define rx_x4_status4_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: rx_x4_status4_model_num
 */
#define rx_x4_status4_model_num_SERDES_CL73                0
#define rx_x4_status4_model_num_XGXS_16G                   1
#define rx_x4_status4_model_num_HYPERCORE                  2
#define rx_x4_status4_model_num_HYPERLITE                  3
#define rx_x4_status4_model_num_PCIE_G2_PIPE               4
#define rx_x4_status4_model_num_SERDES_1p25GBd             5
#define rx_x4_status4_model_num_SATA2                      6
#define rx_x4_status4_model_num_QSGMII                     7
#define rx_x4_status4_model_num_XGXS10G                    8
#define rx_x4_status4_model_num_WARPCORE                   9
#define rx_x4_status4_model_num_XFICORE                    10
#define rx_x4_status4_model_num_RXFI                       11
#define rx_x4_status4_model_num_WARPLITE                   12
#define rx_x4_status4_model_num_PENTACORE                  13
#define rx_x4_status4_model_num_ESM                        14
#define rx_x4_status4_model_num_QUAD_SGMII                 15
#define rx_x4_status4_model_num_WARPCORE_3                 16
#define rx_x4_status4_model_num_TSC                        17
#define rx_x4_status4_model_num_TSC4E                      18
#define rx_x4_status4_model_num_TSC12E                     19
#define rx_x4_status4_model_num_TSC4F                      20
#define rx_x4_status4_model_num_TSC4F_GEN2                 21
#define rx_x4_status4_model_num_XGXS_CL73_90NM             29
#define rx_x4_status4_model_num_SERDES_CL73_90NM           30
#define rx_x4_status4_model_num_WARPCORE3                  32
#define rx_x4_status4_model_num_WARPCORE4_TSC              33
#define rx_x4_status4_model_num_RXAUI                      34

/****************************************************************************
 * Enums: rx_x4_status4_payload
 */
#define rx_x4_status4_payload_REPEAT_2_BYTES               0
#define rx_x4_status4_payload_RAMPING                      1
#define rx_x4_status4_payload_CL48_CRPAT                   2
#define rx_x4_status4_payload_CL48_CJPAT                   3
#define rx_x4_status4_payload_CL36_LONG_CRPAT              4
#define rx_x4_status4_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: rx_x4_status4_sc
 */
#define rx_x4_status4_sc_S_10G_CR1                         0
#define rx_x4_status4_sc_S_10G_KR1                         1
#define rx_x4_status4_sc_S_10G_X1                          2
#define rx_x4_status4_sc_S_10G_HG2_CR1                     4
#define rx_x4_status4_sc_S_10G_HG2_KR1                     5
#define rx_x4_status4_sc_S_10G_HG2_X1                      6
#define rx_x4_status4_sc_S_20G_CR1                         8
#define rx_x4_status4_sc_S_20G_KR1                         9
#define rx_x4_status4_sc_S_20G_X1                          10
#define rx_x4_status4_sc_S_20G_HG2_CR1                     12
#define rx_x4_status4_sc_S_20G_HG2_KR1                     13
#define rx_x4_status4_sc_S_20G_HG2_X1                      14
#define rx_x4_status4_sc_S_25G_CR1                         16
#define rx_x4_status4_sc_S_25G_KR1                         17
#define rx_x4_status4_sc_S_25G_X1                          18
#define rx_x4_status4_sc_S_25G_HG2_CR1                     20
#define rx_x4_status4_sc_S_25G_HG2_KR1                     21
#define rx_x4_status4_sc_S_25G_HG2_X1                      22
#define rx_x4_status4_sc_S_20G_CR2                         24
#define rx_x4_status4_sc_S_20G_KR2                         25
#define rx_x4_status4_sc_S_20G_X2                          26
#define rx_x4_status4_sc_S_20G_HG2_CR2                     28
#define rx_x4_status4_sc_S_20G_HG2_KR2                     29
#define rx_x4_status4_sc_S_20G_HG2_X2                      30
#define rx_x4_status4_sc_S_40G_CR2                         32
#define rx_x4_status4_sc_S_40G_KR2                         33
#define rx_x4_status4_sc_S_40G_X2                          34
#define rx_x4_status4_sc_S_40G_HG2_CR2                     36
#define rx_x4_status4_sc_S_40G_HG2_KR2                     37
#define rx_x4_status4_sc_S_40G_HG2_X2                      38
#define rx_x4_status4_sc_S_40G_CR4                         40
#define rx_x4_status4_sc_S_40G_KR4                         41
#define rx_x4_status4_sc_S_40G_X4                          42
#define rx_x4_status4_sc_S_40G_HG2_CR4                     44
#define rx_x4_status4_sc_S_40G_HG2_KR4                     45
#define rx_x4_status4_sc_S_40G_HG2_X4                      46
#define rx_x4_status4_sc_S_50G_CR2                         48
#define rx_x4_status4_sc_S_50G_KR2                         49
#define rx_x4_status4_sc_S_50G_X2                          50
#define rx_x4_status4_sc_S_50G_HG2_CR2                     52
#define rx_x4_status4_sc_S_50G_HG2_KR2                     53
#define rx_x4_status4_sc_S_50G_HG2_X2                      54
#define rx_x4_status4_sc_S_50G_CR4                         56
#define rx_x4_status4_sc_S_50G_KR4                         57
#define rx_x4_status4_sc_S_50G_X4                          58
#define rx_x4_status4_sc_S_50G_HG2_CR4                     60
#define rx_x4_status4_sc_S_50G_HG2_KR4                     61
#define rx_x4_status4_sc_S_50G_HG2_X4                      62
#define rx_x4_status4_sc_S_100G_CR4                        64
#define rx_x4_status4_sc_S_100G_KR4                        65
#define rx_x4_status4_sc_S_100G_X4                         66
#define rx_x4_status4_sc_S_100G_HG2_CR4                    68
#define rx_x4_status4_sc_S_100G_HG2_KR4                    69
#define rx_x4_status4_sc_S_100G_HG2_X4                     70
#define rx_x4_status4_sc_S_CL73_20GVCO                     72
#define rx_x4_status4_sc_S_CL73_25GVCO                     80
#define rx_x4_status4_sc_S_CL36_20GVCO                     88
#define rx_x4_status4_sc_S_CL36_25GVCO                     96
#define rx_x4_status4_sc_S_25G_CR_IEEE                     112
#define rx_x4_status4_sc_S_25G_CRS_IEEE                    113
#define rx_x4_status4_sc_S_25G_KR_IEEE                     114
#define rx_x4_status4_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: rx_x4_status4_t_fifo_modes
 */
#define rx_x4_status4_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define rx_x4_status4_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define rx_x4_status4_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define rx_x4_status4_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: rx_x4_status4_t_enc_modes
 */
#define rx_x4_status4_t_enc_modes_T_ENC_MODE_BYPASS        0
#define rx_x4_status4_t_enc_modes_T_ENC_MODE_CL49          1
#define rx_x4_status4_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: rx_x4_status4_btmx_mode
 */
#define rx_x4_status4_btmx_mode_BS_BTMX_MODE_1to1          0
#define rx_x4_status4_btmx_mode_BS_BTMX_MODE_2to1          1
#define rx_x4_status4_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: rx_x4_status4_t_type_cl82
 */
#define rx_x4_status4_t_type_cl82_T_TYPE_B1                5
#define rx_x4_status4_t_type_cl82_T_TYPE_C                 4
#define rx_x4_status4_t_type_cl82_T_TYPE_S                 3
#define rx_x4_status4_t_type_cl82_T_TYPE_T                 2
#define rx_x4_status4_t_type_cl82_T_TYPE_D                 1
#define rx_x4_status4_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status4_txsm_state_cl82
 */
#define rx_x4_status4_txsm_state_cl82_TX_HIG_END           6
#define rx_x4_status4_txsm_state_cl82_TX_HIG_START         5
#define rx_x4_status4_txsm_state_cl82_TX_E                 4
#define rx_x4_status4_txsm_state_cl82_TX_T                 3
#define rx_x4_status4_txsm_state_cl82_TX_D                 2
#define rx_x4_status4_txsm_state_cl82_TX_C                 1
#define rx_x4_status4_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: rx_x4_status4_ltxsm_state_cl82
 */
#define rx_x4_status4_ltxsm_state_cl82_TX_HIG_END          64
#define rx_x4_status4_ltxsm_state_cl82_TX_HIG_START        32
#define rx_x4_status4_ltxsm_state_cl82_TX_E                16
#define rx_x4_status4_ltxsm_state_cl82_TX_T                8
#define rx_x4_status4_ltxsm_state_cl82_TX_D                4
#define rx_x4_status4_ltxsm_state_cl82_TX_C                2
#define rx_x4_status4_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: rx_x4_status4_r_type_coded_cl82
 */
#define rx_x4_status4_r_type_coded_cl82_R_TYPE_B1          32
#define rx_x4_status4_r_type_coded_cl82_R_TYPE_C           16
#define rx_x4_status4_r_type_coded_cl82_R_TYPE_S           8
#define rx_x4_status4_r_type_coded_cl82_R_TYPE_T           4
#define rx_x4_status4_r_type_coded_cl82_R_TYPE_D           2
#define rx_x4_status4_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: rx_x4_status4_rxsm_state_cl82
 */
#define rx_x4_status4_rxsm_state_cl82_RX_HIG_END           64
#define rx_x4_status4_rxsm_state_cl82_RX_HIG_START         32
#define rx_x4_status4_rxsm_state_cl82_RX_E                 16
#define rx_x4_status4_rxsm_state_cl82_RX_T                 8
#define rx_x4_status4_rxsm_state_cl82_RX_D                 4
#define rx_x4_status4_rxsm_state_cl82_RX_C                 2
#define rx_x4_status4_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status4_deskew_state
 */
#define rx_x4_status4_deskew_state_ALIGN_ACQUIRED          2
#define rx_x4_status4_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: rx_x4_status4_os_mode_enum
 */
#define rx_x4_status4_os_mode_enum_OS_MODE_1               0
#define rx_x4_status4_os_mode_enum_OS_MODE_2               1
#define rx_x4_status4_os_mode_enum_OS_MODE_4               2
#define rx_x4_status4_os_mode_enum_OS_MODE_16p5            8
#define rx_x4_status4_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: rx_x4_status4_scr_modes
 */
#define rx_x4_status4_scr_modes_T_SCR_MODE_BYPASS          0
#define rx_x4_status4_scr_modes_T_SCR_MODE_CL49            1
#define rx_x4_status4_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define rx_x4_status4_scr_modes_T_SCR_MODE_100G            3
#define rx_x4_status4_scr_modes_T_SCR_MODE_20G             4
#define rx_x4_status4_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: rx_x4_status4_descr_modes
 */
#define rx_x4_status4_descr_modes_R_DESCR_MODE_BYPASS      0
#define rx_x4_status4_descr_modes_R_DESCR_MODE_CL49        1
#define rx_x4_status4_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: rx_x4_status4_r_dec_tl_mode
 */
#define rx_x4_status4_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define rx_x4_status4_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define rx_x4_status4_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_status4_r_dec_fsm_mode
 */
#define rx_x4_status4_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_status4_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define rx_x4_status4_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_status4_r_deskew_mode
 */
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_20G      1
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_100G     4
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_status4_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: rx_x4_status4_bs_dist_modes
 */
#define rx_x4_status4_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_status4_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_status4_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_status4_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: rx_x4_status4_cl49_t_type
 */
#define rx_x4_status4_cl49_t_type_BAD_T_TYPE               15
#define rx_x4_status4_cl49_t_type_T_TYPE_B0                11
#define rx_x4_status4_cl49_t_type_T_TYPE_OB                10
#define rx_x4_status4_cl49_t_type_T_TYPE_B1                9
#define rx_x4_status4_cl49_t_type_T_TYPE_DB                8
#define rx_x4_status4_cl49_t_type_T_TYPE_FC                7
#define rx_x4_status4_cl49_t_type_T_TYPE_TB                6
#define rx_x4_status4_cl49_t_type_T_TYPE_LI                5
#define rx_x4_status4_cl49_t_type_T_TYPE_C                 4
#define rx_x4_status4_cl49_t_type_T_TYPE_S                 3
#define rx_x4_status4_cl49_t_type_T_TYPE_T                 2
#define rx_x4_status4_cl49_t_type_T_TYPE_D                 1
#define rx_x4_status4_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status4_cl49_txsm_states
 */
#define rx_x4_status4_cl49_txsm_states_TX_HIG_END          7
#define rx_x4_status4_cl49_txsm_states_TX_HIG_START        6
#define rx_x4_status4_cl49_txsm_states_TX_LI               5
#define rx_x4_status4_cl49_txsm_states_TX_E                4
#define rx_x4_status4_cl49_txsm_states_TX_T                3
#define rx_x4_status4_cl49_txsm_states_TX_D                2
#define rx_x4_status4_cl49_txsm_states_TX_C                1
#define rx_x4_status4_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: rx_x4_status4_cl49_ltxsm_states
 */
#define rx_x4_status4_cl49_ltxsm_states_TX_HIG_END         128
#define rx_x4_status4_cl49_ltxsm_states_TX_HIG_START       64
#define rx_x4_status4_cl49_ltxsm_states_TX_LI              32
#define rx_x4_status4_cl49_ltxsm_states_TX_E               16
#define rx_x4_status4_cl49_ltxsm_states_TX_T               8
#define rx_x4_status4_cl49_ltxsm_states_TX_D               4
#define rx_x4_status4_cl49_ltxsm_states_TX_C               2
#define rx_x4_status4_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: rx_x4_status4_burst_error_mode
 */
#define rx_x4_status4_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_status4_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_status4_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_status4_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_status4_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_status4_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_status4_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_status4_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_status4_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_status4_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_status4_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_status4_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_status4_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_status4_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_status4_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_status4_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_status4_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_status4_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_status4_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_status4_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_status4_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_status4_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_status4_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_status4_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_status4_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_status4_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_status4_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_status4_bermon_state
 */
#define rx_x4_status4_bermon_state_HI_BER                  4
#define rx_x4_status4_bermon_state_GOOD_BER                3
#define rx_x4_status4_bermon_state_BER_TEST_SH             2
#define rx_x4_status4_bermon_state_START_TIMER             1
#define rx_x4_status4_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: rx_x4_status4_rxsm_state_cl49
 */
#define rx_x4_status4_rxsm_state_cl49_RX_HIG_END           128
#define rx_x4_status4_rxsm_state_cl49_RX_HIG_START         64
#define rx_x4_status4_rxsm_state_cl49_RX_LI                32
#define rx_x4_status4_rxsm_state_cl49_RX_E                 16
#define rx_x4_status4_rxsm_state_cl49_RX_T                 8
#define rx_x4_status4_rxsm_state_cl49_RX_D                 4
#define rx_x4_status4_rxsm_state_cl49_RX_C                 2
#define rx_x4_status4_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status4_r_type
 */
#define rx_x4_status4_r_type_BAD_R_TYPE                    15
#define rx_x4_status4_r_type_R_TYPE_B0                     11
#define rx_x4_status4_r_type_R_TYPE_OB                     10
#define rx_x4_status4_r_type_R_TYPE_B1                     9
#define rx_x4_status4_r_type_R_TYPE_DB                     8
#define rx_x4_status4_r_type_R_TYPE_FC                     7
#define rx_x4_status4_r_type_R_TYPE_TB                     6
#define rx_x4_status4_r_type_R_TYPE_LI                     5
#define rx_x4_status4_r_type_R_TYPE_C                      4
#define rx_x4_status4_r_type_R_TYPE_S                      3
#define rx_x4_status4_r_type_R_TYPE_T                      2
#define rx_x4_status4_r_type_R_TYPE_D                      1
#define rx_x4_status4_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: rx_x4_status4_am_lock_state
 */
#define rx_x4_status4_am_lock_state_INVALID_AM             512
#define rx_x4_status4_am_lock_state_GOOD_AM                256
#define rx_x4_status4_am_lock_state_COMP_AM                128
#define rx_x4_status4_am_lock_state_TIMER_2                64
#define rx_x4_status4_am_lock_state_AM_2_GOOD              32
#define rx_x4_status4_am_lock_state_COMP_2ND               16
#define rx_x4_status4_am_lock_state_TIMER_1                8
#define rx_x4_status4_am_lock_state_FIND_1ST               4
#define rx_x4_status4_am_lock_state_AM_RESET_CNT           2
#define rx_x4_status4_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: rx_x4_status4_msg_selector
 */
#define rx_x4_status4_msg_selector_RESERVED                0
#define rx_x4_status4_msg_selector_VALUE_802p3             1
#define rx_x4_status4_msg_selector_VALUE_802p9             2
#define rx_x4_status4_msg_selector_VALUE_802p5             3
#define rx_x4_status4_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: rx_x4_status4_synce_enum
 */
#define rx_x4_status4_synce_enum_SYNCE_NO_DIV              0
#define rx_x4_status4_synce_enum_SYNCE_DIV_7               1
#define rx_x4_status4_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: rx_x4_status4_synce_enum_stage0
 */
#define rx_x4_status4_synce_enum_stage0_SYNCE_NO_DIV       0
#define rx_x4_status4_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_status4_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_status4_cl91_sync_state
 */
#define rx_x4_status4_cl91_sync_state_FIND_1ST             0
#define rx_x4_status4_cl91_sync_state_COUNT_NEXT           1
#define rx_x4_status4_cl91_sync_state_COMP_2ND             2
#define rx_x4_status4_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: rx_x4_status4_cl91_algn_state
 */
#define rx_x4_status4_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define rx_x4_status4_cl91_algn_state_DESKEW               1
#define rx_x4_status4_cl91_algn_state_DESKEW_FAIL          2
#define rx_x4_status4_cl91_algn_state_ALIGN_ACQUIRED       3
#define rx_x4_status4_cl91_algn_state_CW_GOOD              4
#define rx_x4_status4_cl91_algn_state_CW_BAD               5
#define rx_x4_status4_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: rx_x4_status4_fec_sel_override
 */
#define rx_x4_status4_fec_sel_override_NO_OVERRIDE         0
#define rx_x4_status4_fec_sel_override_NO_FEC              1
#define rx_x4_status4_fec_sel_override_FEC_CL74            2
#define rx_x4_status4_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: rx_x4_status4_cl91_blksync_mode
 */
#define rx_x4_status4_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_status4_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_status4_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_status4_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_status4_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_status4_r_merge_mode
 */
#define rx_x4_status4_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define rx_x4_status4_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define rx_x4_status4_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_status4_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_status4_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_status4_r_tc_mode
 */
#define rx_x4_status4_r_tc_mode_R_TC_MODE_SINGLE           0
#define rx_x4_status4_r_tc_mode_R_TC_MODE_DUAL             1
#define rx_x4_status4_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: rx_x4_status4_r_tc_out_mode
 */
#define rx_x4_status4_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define rx_x4_status4_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define rx_x4_status4_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: rx_x4_status4_cl91_fec_mode
 */
#define rx_x4_status4_cl91_fec_mode_NO_CL91_FEC            0
#define rx_x4_status4_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define rx_x4_status4_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_status4_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_status4_cl91_fec_mode_CL91_QUAD_LANE         4
#define rx_x4_status4_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_status4_am_spacing_mul
 */
#define rx_x4_status4_am_spacing_mul_AM_SPACING_MUL_2      0
#define rx_x4_status4_am_spacing_mul_AM_SPACING_MUL_4      1
#define rx_x4_status4_am_spacing_mul_AM_SPACING_MUL_5      2
#define rx_x4_status4_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: rx_x4_status5_cl36TxEEEStates_l
 */
#define rx_x4_status5_cl36TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status5_cl36TxEEEStates_l_TX_QUIET           4
#define rx_x4_status5_cl36TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status5_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status5_cl36TxEEEStates_c
 */
#define rx_x4_status5_cl36TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status5_cl36TxEEEStates_c_TX_QUIET           2
#define rx_x4_status5_cl36TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status5_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status5_cl49TxEEEStates_l
 */
#define rx_x4_status5_cl49TxEEEStates_l_SCR_RESET_2        64
#define rx_x4_status5_cl49TxEEEStates_l_SCR_RESET_1        32
#define rx_x4_status5_cl49TxEEEStates_l_TX_WAKE            16
#define rx_x4_status5_cl49TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status5_cl49TxEEEStates_l_TX_QUIET           4
#define rx_x4_status5_cl49TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status5_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status5_fec_req_enum
 */
#define rx_x4_status5_fec_req_enum_FEC_not_supported       0
#define rx_x4_status5_fec_req_enum_FEC_supported_but_not_requested 1
#define rx_x4_status5_fec_req_enum_invalid_setting         2
#define rx_x4_status5_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: rx_x4_status5_cl73_pause_enum
 */
#define rx_x4_status5_cl73_pause_enum_No_PAUSE_ability     0
#define rx_x4_status5_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define rx_x4_status5_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define rx_x4_status5_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: rx_x4_status5_cl49TxEEEStates_c
 */
#define rx_x4_status5_cl49TxEEEStates_c_SCR_RESET_2        6
#define rx_x4_status5_cl49TxEEEStates_c_SCR_RESET_1        5
#define rx_x4_status5_cl49TxEEEStates_c_TX_WAKE            4
#define rx_x4_status5_cl49TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status5_cl49TxEEEStates_c_TX_QUIET           2
#define rx_x4_status5_cl49TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status5_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status5_cl36RxEEEStates_l
 */
#define rx_x4_status5_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status5_cl36RxEEEStates_l_RX_WTF             16
#define rx_x4_status5_cl36RxEEEStates_l_RX_WAKE            8
#define rx_x4_status5_cl36RxEEEStates_l_RX_QUIET           4
#define rx_x4_status5_cl36RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status5_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status5_cl36RxEEEStates_c
 */
#define rx_x4_status5_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status5_cl36RxEEEStates_c_RX_WTF             4
#define rx_x4_status5_cl36RxEEEStates_c_RX_WAKE            3
#define rx_x4_status5_cl36RxEEEStates_c_RX_QUIET           2
#define rx_x4_status5_cl36RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status5_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status5_cl49RxEEEStates_l
 */
#define rx_x4_status5_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status5_cl49RxEEEStates_l_RX_WTF             16
#define rx_x4_status5_cl49RxEEEStates_l_RX_WAKE            8
#define rx_x4_status5_cl49RxEEEStates_l_RX_QUIET           4
#define rx_x4_status5_cl49RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status5_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status5_cl49RxEEEStates_c
 */
#define rx_x4_status5_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status5_cl49RxEEEStates_c_RX_WTF             4
#define rx_x4_status5_cl49RxEEEStates_c_RX_WAKE            3
#define rx_x4_status5_cl49RxEEEStates_c_RX_QUIET           2
#define rx_x4_status5_cl49RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status5_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status5_cl48TxEEEStates_l
 */
#define rx_x4_status5_cl48TxEEEStates_l_TX_REFRESH         8
#define rx_x4_status5_cl48TxEEEStates_l_TX_QUIET           4
#define rx_x4_status5_cl48TxEEEStates_l_TX_SLEEP           2
#define rx_x4_status5_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status5_cl48TxEEEStates_c
 */
#define rx_x4_status5_cl48TxEEEStates_c_TX_REFRESH         3
#define rx_x4_status5_cl48TxEEEStates_c_TX_QUIET           2
#define rx_x4_status5_cl48TxEEEStates_c_TX_SLEEP           1
#define rx_x4_status5_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status5_cl48RxEEEStates_l
 */
#define rx_x4_status5_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define rx_x4_status5_cl48RxEEEStates_l_RX_WAKE            16
#define rx_x4_status5_cl48RxEEEStates_l_RX_QUIET           8
#define rx_x4_status5_cl48RxEEEStates_l_RX_DEACT           4
#define rx_x4_status5_cl48RxEEEStates_l_RX_SLEEP           2
#define rx_x4_status5_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: rx_x4_status5_cl48RxEEEStates_c
 */
#define rx_x4_status5_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define rx_x4_status5_cl48RxEEEStates_c_RX_WAKE            4
#define rx_x4_status5_cl48RxEEEStates_c_RX_QUIET           3
#define rx_x4_status5_cl48RxEEEStates_c_RX_DEACT           2
#define rx_x4_status5_cl48RxEEEStates_c_RX_SLEEP           1
#define rx_x4_status5_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: rx_x4_status5_IQP_Options
 */
#define rx_x4_status5_IQP_Options_i50uA                    0
#define rx_x4_status5_IQP_Options_i100uA                   1
#define rx_x4_status5_IQP_Options_i150uA                   2
#define rx_x4_status5_IQP_Options_i200uA                   3
#define rx_x4_status5_IQP_Options_i250uA                   4
#define rx_x4_status5_IQP_Options_i300uA                   5
#define rx_x4_status5_IQP_Options_i350uA                   6
#define rx_x4_status5_IQP_Options_i400uA                   7
#define rx_x4_status5_IQP_Options_i450uA                   8
#define rx_x4_status5_IQP_Options_i500uA                   9
#define rx_x4_status5_IQP_Options_i550uA                   10
#define rx_x4_status5_IQP_Options_i600uA                   11
#define rx_x4_status5_IQP_Options_i650uA                   12
#define rx_x4_status5_IQP_Options_i700uA                   13
#define rx_x4_status5_IQP_Options_i750uA                   14
#define rx_x4_status5_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: rx_x4_status5_IDriver_Options
 */
#define rx_x4_status5_IDriver_Options_v680mV               0
#define rx_x4_status5_IDriver_Options_v730mV               1
#define rx_x4_status5_IDriver_Options_v780mV               2
#define rx_x4_status5_IDriver_Options_v830mV               3
#define rx_x4_status5_IDriver_Options_v880mV               4
#define rx_x4_status5_IDriver_Options_v930mV               5
#define rx_x4_status5_IDriver_Options_v980mV               6
#define rx_x4_status5_IDriver_Options_v1010mV              7
#define rx_x4_status5_IDriver_Options_v1040mV              8
#define rx_x4_status5_IDriver_Options_v1060mV              9
#define rx_x4_status5_IDriver_Options_v1070mV              10
#define rx_x4_status5_IDriver_Options_v1080mV              11
#define rx_x4_status5_IDriver_Options_v1085mV              12
#define rx_x4_status5_IDriver_Options_v1090mV              13
#define rx_x4_status5_IDriver_Options_v1095mV              14
#define rx_x4_status5_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: rx_x4_status5_operationModes
 */
#define rx_x4_status5_operationModes_XGXS                  0
#define rx_x4_status5_operationModes_XGXG_nCC              1
#define rx_x4_status5_operationModes_Indlane_OS8           4
#define rx_x4_status5_operationModes_IndLane_OS5           5
#define rx_x4_status5_operationModes_PCI                   7
#define rx_x4_status5_operationModes_XGXS_nLQ              8
#define rx_x4_status5_operationModes_XGXS_nLQnCC           9
#define rx_x4_status5_operationModes_PBypass               10
#define rx_x4_status5_operationModes_PBypass_nDSK          11
#define rx_x4_status5_operationModes_ComboCoreMode         12
#define rx_x4_status5_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: rx_x4_status5_actualSpeeds
 */
#define rx_x4_status5_actualSpeeds_dr_10M                  0
#define rx_x4_status5_actualSpeeds_dr_100M                 1
#define rx_x4_status5_actualSpeeds_dr_1G                   2
#define rx_x4_status5_actualSpeeds_dr_2p5G                 3
#define rx_x4_status5_actualSpeeds_dr_5G_X4                4
#define rx_x4_status5_actualSpeeds_dr_6G_X4                5
#define rx_x4_status5_actualSpeeds_dr_10G_HiG              6
#define rx_x4_status5_actualSpeeds_dr_10G_CX4              7
#define rx_x4_status5_actualSpeeds_dr_12G_HiG              8
#define rx_x4_status5_actualSpeeds_dr_12p5G_X4             9
#define rx_x4_status5_actualSpeeds_dr_13G_X4               10
#define rx_x4_status5_actualSpeeds_dr_15G_X4               11
#define rx_x4_status5_actualSpeeds_dr_16G_X4               12
#define rx_x4_status5_actualSpeeds_dr_1G_KX                13
#define rx_x4_status5_actualSpeeds_dr_10G_KX4              14
#define rx_x4_status5_actualSpeeds_dr_10G_KR               15
#define rx_x4_status5_actualSpeeds_dr_5G                   16
#define rx_x4_status5_actualSpeeds_dr_6p4G                 17
#define rx_x4_status5_actualSpeeds_dr_20G_X4               18
#define rx_x4_status5_actualSpeeds_dr_21G_X4               19
#define rx_x4_status5_actualSpeeds_dr_25G_X4               20
#define rx_x4_status5_actualSpeeds_dr_10G_HiG_DXGXS        21
#define rx_x4_status5_actualSpeeds_dr_10G_DXGXS            22
#define rx_x4_status5_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define rx_x4_status5_actualSpeeds_dr_10p5G_DXGXS          24
#define rx_x4_status5_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define rx_x4_status5_actualSpeeds_dr_12p773G_DXGXS        26
#define rx_x4_status5_actualSpeeds_dr_10G_XFI              27
#define rx_x4_status5_actualSpeeds_dr_40G                  28
#define rx_x4_status5_actualSpeeds_dr_20G_HiG_DXGXS        29
#define rx_x4_status5_actualSpeeds_dr_20G_DXGXS            30
#define rx_x4_status5_actualSpeeds_dr_10G_SFI              31
#define rx_x4_status5_actualSpeeds_dr_31p5G                32
#define rx_x4_status5_actualSpeeds_dr_32p7G                33
#define rx_x4_status5_actualSpeeds_dr_20G_SCR              34
#define rx_x4_status5_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define rx_x4_status5_actualSpeeds_dr_10G_DXGXS_SCR        36
#define rx_x4_status5_actualSpeeds_dr_12G_R2               37
#define rx_x4_status5_actualSpeeds_dr_10G_X2               38
#define rx_x4_status5_actualSpeeds_dr_40G_KR4              39
#define rx_x4_status5_actualSpeeds_dr_40G_CR4              40
#define rx_x4_status5_actualSpeeds_dr_100G_CR10            41
#define rx_x4_status5_actualSpeeds_dr_15p75G_DXGXS         44
#define rx_x4_status5_actualSpeeds_dr_20G_KR2              57
#define rx_x4_status5_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: rx_x4_status5_actualSpeedsMisc1
 */
#define rx_x4_status5_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define rx_x4_status5_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define rx_x4_status5_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define rx_x4_status5_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define rx_x4_status5_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define rx_x4_status5_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define rx_x4_status5_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define rx_x4_status5_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define rx_x4_status5_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define rx_x4_status5_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define rx_x4_status5_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define rx_x4_status5_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define rx_x4_status5_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define rx_x4_status5_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define rx_x4_status5_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define rx_x4_status5_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: rx_x4_status5_IndLaneModes
 */
#define rx_x4_status5_IndLaneModes_SWSDR_div2              0
#define rx_x4_status5_IndLaneModes_SWSDR_div1              1
#define rx_x4_status5_IndLaneModes_DWSDR_div2              2
#define rx_x4_status5_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: rx_x4_status5_prbsSelect
 */
#define rx_x4_status5_prbsSelect_prbs7                     0
#define rx_x4_status5_prbsSelect_prbs15                    1
#define rx_x4_status5_prbsSelect_prbs23                    2
#define rx_x4_status5_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: rx_x4_status5_vcoDivider
 */
#define rx_x4_status5_vcoDivider_div32                     0
#define rx_x4_status5_vcoDivider_div36                     1
#define rx_x4_status5_vcoDivider_div40                     2
#define rx_x4_status5_vcoDivider_div42                     3
#define rx_x4_status5_vcoDivider_div48                     4
#define rx_x4_status5_vcoDivider_div50                     5
#define rx_x4_status5_vcoDivider_div52                     6
#define rx_x4_status5_vcoDivider_div54                     7
#define rx_x4_status5_vcoDivider_div60                     8
#define rx_x4_status5_vcoDivider_div64                     9
#define rx_x4_status5_vcoDivider_div66                     10
#define rx_x4_status5_vcoDivider_div68                     11
#define rx_x4_status5_vcoDivider_div70                     12
#define rx_x4_status5_vcoDivider_div80                     13
#define rx_x4_status5_vcoDivider_div92                     14
#define rx_x4_status5_vcoDivider_div100                    15

/****************************************************************************
 * Enums: rx_x4_status5_refClkSelect
 */
#define rx_x4_status5_refClkSelect_clk_25MHz               0
#define rx_x4_status5_refClkSelect_clk_100MHz              1
#define rx_x4_status5_refClkSelect_clk_125MHz              2
#define rx_x4_status5_refClkSelect_clk_156p25MHz           3
#define rx_x4_status5_refClkSelect_clk_187p5MHz            4
#define rx_x4_status5_refClkSelect_clk_161p25Mhz           5
#define rx_x4_status5_refClkSelect_clk_50Mhz               6
#define rx_x4_status5_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: rx_x4_status5_aerMMDdevTypeSelect
 */
#define rx_x4_status5_aerMMDdevTypeSelect_combo_core       0
#define rx_x4_status5_aerMMDdevTypeSelect_PMA_PMD          1
#define rx_x4_status5_aerMMDdevTypeSelect_PCS              3
#define rx_x4_status5_aerMMDdevTypeSelect_PHY              4
#define rx_x4_status5_aerMMDdevTypeSelect_DTE              5
#define rx_x4_status5_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: rx_x4_status5_aerMMDportSelect
 */
#define rx_x4_status5_aerMMDportSelect_ln0                 0
#define rx_x4_status5_aerMMDportSelect_ln1                 1
#define rx_x4_status5_aerMMDportSelect_ln2                 2
#define rx_x4_status5_aerMMDportSelect_ln3                 3
#define rx_x4_status5_aerMMDportSelect_BCST_ln0_1_2_3      511
#define rx_x4_status5_aerMMDportSelect_BCST_ln0_1          512
#define rx_x4_status5_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: rx_x4_status5_firmwareModeSelect
 */
#define rx_x4_status5_firmwareModeSelect_DEFAULT           0
#define rx_x4_status5_firmwareModeSelect_SFP_OPT_LR        1
#define rx_x4_status5_firmwareModeSelect_SFP_DAC           2
#define rx_x4_status5_firmwareModeSelect_XLAUI             3
#define rx_x4_status5_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: rx_x4_status5_tempIdxSelect
 */
#define rx_x4_status5_tempIdxSelect_LTE__22p9C             15
#define rx_x4_status5_tempIdxSelect_LTE__12p6C             14
#define rx_x4_status5_tempIdxSelect_LTE__3p0C              13
#define rx_x4_status5_tempIdxSelect_LTE_6p7C               12
#define rx_x4_status5_tempIdxSelect_LTE_16p4C              11
#define rx_x4_status5_tempIdxSelect_LTE_26p6C              10
#define rx_x4_status5_tempIdxSelect_LTE_36p3C              9
#define rx_x4_status5_tempIdxSelect_LTE_46p0C              8
#define rx_x4_status5_tempIdxSelect_LTE_56p2C              7
#define rx_x4_status5_tempIdxSelect_LTE_65p9C              6
#define rx_x4_status5_tempIdxSelect_LTE_75p6C              5
#define rx_x4_status5_tempIdxSelect_LTE_85p3C              4
#define rx_x4_status5_tempIdxSelect_LTE_95p5C              3
#define rx_x4_status5_tempIdxSelect_LTE_105p2C             2
#define rx_x4_status5_tempIdxSelect_LTE_114p9C             1
#define rx_x4_status5_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: rx_x4_status5_port_mode
 */
#define rx_x4_status5_port_mode_QUAD_PORT                  0
#define rx_x4_status5_port_mode_TRI_1_PORT                 1
#define rx_x4_status5_port_mode_TRI_2_PORT                 2
#define rx_x4_status5_port_mode_DUAL_PORT                  3
#define rx_x4_status5_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: rx_x4_status5_rev_letter_enum
 */
#define rx_x4_status5_rev_letter_enum_REV_A                0
#define rx_x4_status5_rev_letter_enum_REV_B                1
#define rx_x4_status5_rev_letter_enum_REV_C                2
#define rx_x4_status5_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: rx_x4_status5_rev_number_enum
 */
#define rx_x4_status5_rev_number_enum_REV_0                0
#define rx_x4_status5_rev_number_enum_REV_1                1
#define rx_x4_status5_rev_number_enum_REV_2                2
#define rx_x4_status5_rev_number_enum_REV_3                3
#define rx_x4_status5_rev_number_enum_REV_4                4
#define rx_x4_status5_rev_number_enum_REV_5                5
#define rx_x4_status5_rev_number_enum_REV_6                6
#define rx_x4_status5_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: rx_x4_status5_bonding_enum
 */
#define rx_x4_status5_bonding_enum_WIRE_BOND               0
#define rx_x4_status5_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: rx_x4_status5_tech_process
 */
#define rx_x4_status5_tech_process_PROCESS_90NM            0
#define rx_x4_status5_tech_process_PROCESS_65NM            1
#define rx_x4_status5_tech_process_PROCESS_40NM            2
#define rx_x4_status5_tech_process_PROCESS_28NM            3
#define rx_x4_status5_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: rx_x4_status5_model_num
 */
#define rx_x4_status5_model_num_SERDES_CL73                0
#define rx_x4_status5_model_num_XGXS_16G                   1
#define rx_x4_status5_model_num_HYPERCORE                  2
#define rx_x4_status5_model_num_HYPERLITE                  3
#define rx_x4_status5_model_num_PCIE_G2_PIPE               4
#define rx_x4_status5_model_num_SERDES_1p25GBd             5
#define rx_x4_status5_model_num_SATA2                      6
#define rx_x4_status5_model_num_QSGMII                     7
#define rx_x4_status5_model_num_XGXS10G                    8
#define rx_x4_status5_model_num_WARPCORE                   9
#define rx_x4_status5_model_num_XFICORE                    10
#define rx_x4_status5_model_num_RXFI                       11
#define rx_x4_status5_model_num_WARPLITE                   12
#define rx_x4_status5_model_num_PENTACORE                  13
#define rx_x4_status5_model_num_ESM                        14
#define rx_x4_status5_model_num_QUAD_SGMII                 15
#define rx_x4_status5_model_num_WARPCORE_3                 16
#define rx_x4_status5_model_num_TSC                        17
#define rx_x4_status5_model_num_TSC4E                      18
#define rx_x4_status5_model_num_TSC12E                     19
#define rx_x4_status5_model_num_TSC4F                      20
#define rx_x4_status5_model_num_TSC4F_GEN2                 21
#define rx_x4_status5_model_num_XGXS_CL73_90NM             29
#define rx_x4_status5_model_num_SERDES_CL73_90NM           30
#define rx_x4_status5_model_num_WARPCORE3                  32
#define rx_x4_status5_model_num_WARPCORE4_TSC              33
#define rx_x4_status5_model_num_RXAUI                      34

/****************************************************************************
 * Enums: rx_x4_status5_payload
 */
#define rx_x4_status5_payload_REPEAT_2_BYTES               0
#define rx_x4_status5_payload_RAMPING                      1
#define rx_x4_status5_payload_CL48_CRPAT                   2
#define rx_x4_status5_payload_CL48_CJPAT                   3
#define rx_x4_status5_payload_CL36_LONG_CRPAT              4
#define rx_x4_status5_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: rx_x4_status5_sc
 */
#define rx_x4_status5_sc_S_10G_CR1                         0
#define rx_x4_status5_sc_S_10G_KR1                         1
#define rx_x4_status5_sc_S_10G_X1                          2
#define rx_x4_status5_sc_S_10G_HG2_CR1                     4
#define rx_x4_status5_sc_S_10G_HG2_KR1                     5
#define rx_x4_status5_sc_S_10G_HG2_X1                      6
#define rx_x4_status5_sc_S_20G_CR1                         8
#define rx_x4_status5_sc_S_20G_KR1                         9
#define rx_x4_status5_sc_S_20G_X1                          10
#define rx_x4_status5_sc_S_20G_HG2_CR1                     12
#define rx_x4_status5_sc_S_20G_HG2_KR1                     13
#define rx_x4_status5_sc_S_20G_HG2_X1                      14
#define rx_x4_status5_sc_S_25G_CR1                         16
#define rx_x4_status5_sc_S_25G_KR1                         17
#define rx_x4_status5_sc_S_25G_X1                          18
#define rx_x4_status5_sc_S_25G_HG2_CR1                     20
#define rx_x4_status5_sc_S_25G_HG2_KR1                     21
#define rx_x4_status5_sc_S_25G_HG2_X1                      22
#define rx_x4_status5_sc_S_20G_CR2                         24
#define rx_x4_status5_sc_S_20G_KR2                         25
#define rx_x4_status5_sc_S_20G_X2                          26
#define rx_x4_status5_sc_S_20G_HG2_CR2                     28
#define rx_x4_status5_sc_S_20G_HG2_KR2                     29
#define rx_x4_status5_sc_S_20G_HG2_X2                      30
#define rx_x4_status5_sc_S_40G_CR2                         32
#define rx_x4_status5_sc_S_40G_KR2                         33
#define rx_x4_status5_sc_S_40G_X2                          34
#define rx_x4_status5_sc_S_40G_HG2_CR2                     36
#define rx_x4_status5_sc_S_40G_HG2_KR2                     37
#define rx_x4_status5_sc_S_40G_HG2_X2                      38
#define rx_x4_status5_sc_S_40G_CR4                         40
#define rx_x4_status5_sc_S_40G_KR4                         41
#define rx_x4_status5_sc_S_40G_X4                          42
#define rx_x4_status5_sc_S_40G_HG2_CR4                     44
#define rx_x4_status5_sc_S_40G_HG2_KR4                     45
#define rx_x4_status5_sc_S_40G_HG2_X4                      46
#define rx_x4_status5_sc_S_50G_CR2                         48
#define rx_x4_status5_sc_S_50G_KR2                         49
#define rx_x4_status5_sc_S_50G_X2                          50
#define rx_x4_status5_sc_S_50G_HG2_CR2                     52
#define rx_x4_status5_sc_S_50G_HG2_KR2                     53
#define rx_x4_status5_sc_S_50G_HG2_X2                      54
#define rx_x4_status5_sc_S_50G_CR4                         56
#define rx_x4_status5_sc_S_50G_KR4                         57
#define rx_x4_status5_sc_S_50G_X4                          58
#define rx_x4_status5_sc_S_50G_HG2_CR4                     60
#define rx_x4_status5_sc_S_50G_HG2_KR4                     61
#define rx_x4_status5_sc_S_50G_HG2_X4                      62
#define rx_x4_status5_sc_S_100G_CR4                        64
#define rx_x4_status5_sc_S_100G_KR4                        65
#define rx_x4_status5_sc_S_100G_X4                         66
#define rx_x4_status5_sc_S_100G_HG2_CR4                    68
#define rx_x4_status5_sc_S_100G_HG2_KR4                    69
#define rx_x4_status5_sc_S_100G_HG2_X4                     70
#define rx_x4_status5_sc_S_CL73_20GVCO                     72
#define rx_x4_status5_sc_S_CL73_25GVCO                     80
#define rx_x4_status5_sc_S_CL36_20GVCO                     88
#define rx_x4_status5_sc_S_CL36_25GVCO                     96
#define rx_x4_status5_sc_S_25G_CR_IEEE                     112
#define rx_x4_status5_sc_S_25G_CRS_IEEE                    113
#define rx_x4_status5_sc_S_25G_KR_IEEE                     114
#define rx_x4_status5_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: rx_x4_status5_t_fifo_modes
 */
#define rx_x4_status5_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define rx_x4_status5_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define rx_x4_status5_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define rx_x4_status5_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: rx_x4_status5_t_enc_modes
 */
#define rx_x4_status5_t_enc_modes_T_ENC_MODE_BYPASS        0
#define rx_x4_status5_t_enc_modes_T_ENC_MODE_CL49          1
#define rx_x4_status5_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: rx_x4_status5_btmx_mode
 */
#define rx_x4_status5_btmx_mode_BS_BTMX_MODE_1to1          0
#define rx_x4_status5_btmx_mode_BS_BTMX_MODE_2to1          1
#define rx_x4_status5_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: rx_x4_status5_t_type_cl82
 */
#define rx_x4_status5_t_type_cl82_T_TYPE_B1                5
#define rx_x4_status5_t_type_cl82_T_TYPE_C                 4
#define rx_x4_status5_t_type_cl82_T_TYPE_S                 3
#define rx_x4_status5_t_type_cl82_T_TYPE_T                 2
#define rx_x4_status5_t_type_cl82_T_TYPE_D                 1
#define rx_x4_status5_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status5_txsm_state_cl82
 */
#define rx_x4_status5_txsm_state_cl82_TX_HIG_END           6
#define rx_x4_status5_txsm_state_cl82_TX_HIG_START         5
#define rx_x4_status5_txsm_state_cl82_TX_E                 4
#define rx_x4_status5_txsm_state_cl82_TX_T                 3
#define rx_x4_status5_txsm_state_cl82_TX_D                 2
#define rx_x4_status5_txsm_state_cl82_TX_C                 1
#define rx_x4_status5_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: rx_x4_status5_ltxsm_state_cl82
 */
#define rx_x4_status5_ltxsm_state_cl82_TX_HIG_END          64
#define rx_x4_status5_ltxsm_state_cl82_TX_HIG_START        32
#define rx_x4_status5_ltxsm_state_cl82_TX_E                16
#define rx_x4_status5_ltxsm_state_cl82_TX_T                8
#define rx_x4_status5_ltxsm_state_cl82_TX_D                4
#define rx_x4_status5_ltxsm_state_cl82_TX_C                2
#define rx_x4_status5_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: rx_x4_status5_r_type_coded_cl82
 */
#define rx_x4_status5_r_type_coded_cl82_R_TYPE_B1          32
#define rx_x4_status5_r_type_coded_cl82_R_TYPE_C           16
#define rx_x4_status5_r_type_coded_cl82_R_TYPE_S           8
#define rx_x4_status5_r_type_coded_cl82_R_TYPE_T           4
#define rx_x4_status5_r_type_coded_cl82_R_TYPE_D           2
#define rx_x4_status5_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: rx_x4_status5_rxsm_state_cl82
 */
#define rx_x4_status5_rxsm_state_cl82_RX_HIG_END           64
#define rx_x4_status5_rxsm_state_cl82_RX_HIG_START         32
#define rx_x4_status5_rxsm_state_cl82_RX_E                 16
#define rx_x4_status5_rxsm_state_cl82_RX_T                 8
#define rx_x4_status5_rxsm_state_cl82_RX_D                 4
#define rx_x4_status5_rxsm_state_cl82_RX_C                 2
#define rx_x4_status5_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status5_deskew_state
 */
#define rx_x4_status5_deskew_state_ALIGN_ACQUIRED          2
#define rx_x4_status5_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: rx_x4_status5_os_mode_enum
 */
#define rx_x4_status5_os_mode_enum_OS_MODE_1               0
#define rx_x4_status5_os_mode_enum_OS_MODE_2               1
#define rx_x4_status5_os_mode_enum_OS_MODE_4               2
#define rx_x4_status5_os_mode_enum_OS_MODE_16p5            8
#define rx_x4_status5_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: rx_x4_status5_scr_modes
 */
#define rx_x4_status5_scr_modes_T_SCR_MODE_BYPASS          0
#define rx_x4_status5_scr_modes_T_SCR_MODE_CL49            1
#define rx_x4_status5_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define rx_x4_status5_scr_modes_T_SCR_MODE_100G            3
#define rx_x4_status5_scr_modes_T_SCR_MODE_20G             4
#define rx_x4_status5_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: rx_x4_status5_descr_modes
 */
#define rx_x4_status5_descr_modes_R_DESCR_MODE_BYPASS      0
#define rx_x4_status5_descr_modes_R_DESCR_MODE_CL49        1
#define rx_x4_status5_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: rx_x4_status5_r_dec_tl_mode
 */
#define rx_x4_status5_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define rx_x4_status5_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define rx_x4_status5_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: rx_x4_status5_r_dec_fsm_mode
 */
#define rx_x4_status5_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define rx_x4_status5_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define rx_x4_status5_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: rx_x4_status5_r_deskew_mode
 */
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_20G      1
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_100G     4
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define rx_x4_status5_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: rx_x4_status5_bs_dist_modes
 */
#define rx_x4_status5_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define rx_x4_status5_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define rx_x4_status5_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define rx_x4_status5_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: rx_x4_status5_cl49_t_type
 */
#define rx_x4_status5_cl49_t_type_BAD_T_TYPE               15
#define rx_x4_status5_cl49_t_type_T_TYPE_B0                11
#define rx_x4_status5_cl49_t_type_T_TYPE_OB                10
#define rx_x4_status5_cl49_t_type_T_TYPE_B1                9
#define rx_x4_status5_cl49_t_type_T_TYPE_DB                8
#define rx_x4_status5_cl49_t_type_T_TYPE_FC                7
#define rx_x4_status5_cl49_t_type_T_TYPE_TB                6
#define rx_x4_status5_cl49_t_type_T_TYPE_LI                5
#define rx_x4_status5_cl49_t_type_T_TYPE_C                 4
#define rx_x4_status5_cl49_t_type_T_TYPE_S                 3
#define rx_x4_status5_cl49_t_type_T_TYPE_T                 2
#define rx_x4_status5_cl49_t_type_T_TYPE_D                 1
#define rx_x4_status5_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: rx_x4_status5_cl49_txsm_states
 */
#define rx_x4_status5_cl49_txsm_states_TX_HIG_END          7
#define rx_x4_status5_cl49_txsm_states_TX_HIG_START        6
#define rx_x4_status5_cl49_txsm_states_TX_LI               5
#define rx_x4_status5_cl49_txsm_states_TX_E                4
#define rx_x4_status5_cl49_txsm_states_TX_T                3
#define rx_x4_status5_cl49_txsm_states_TX_D                2
#define rx_x4_status5_cl49_txsm_states_TX_C                1
#define rx_x4_status5_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: rx_x4_status5_cl49_ltxsm_states
 */
#define rx_x4_status5_cl49_ltxsm_states_TX_HIG_END         128
#define rx_x4_status5_cl49_ltxsm_states_TX_HIG_START       64
#define rx_x4_status5_cl49_ltxsm_states_TX_LI              32
#define rx_x4_status5_cl49_ltxsm_states_TX_E               16
#define rx_x4_status5_cl49_ltxsm_states_TX_T               8
#define rx_x4_status5_cl49_ltxsm_states_TX_D               4
#define rx_x4_status5_cl49_ltxsm_states_TX_C               2
#define rx_x4_status5_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: rx_x4_status5_burst_error_mode
 */
#define rx_x4_status5_burst_error_mode_BURST_ERROR_11_BITS 0
#define rx_x4_status5_burst_error_mode_BURST_ERROR_16_BITS 1
#define rx_x4_status5_burst_error_mode_BURST_ERROR_17_BITS 2
#define rx_x4_status5_burst_error_mode_BURST_ERROR_18_BITS 3
#define rx_x4_status5_burst_error_mode_BURST_ERROR_19_BITS 4
#define rx_x4_status5_burst_error_mode_BURST_ERROR_20_BITS 5
#define rx_x4_status5_burst_error_mode_BURST_ERROR_21_BITS 6
#define rx_x4_status5_burst_error_mode_BURST_ERROR_22_BITS 7
#define rx_x4_status5_burst_error_mode_BURST_ERROR_23_BITS 8
#define rx_x4_status5_burst_error_mode_BURST_ERROR_24_BITS 9
#define rx_x4_status5_burst_error_mode_BURST_ERROR_25_BITS 10
#define rx_x4_status5_burst_error_mode_BURST_ERROR_26_BITS 11
#define rx_x4_status5_burst_error_mode_BURST_ERROR_27_BITS 12
#define rx_x4_status5_burst_error_mode_BURST_ERROR_28_BITS 13
#define rx_x4_status5_burst_error_mode_BURST_ERROR_29_BITS 14
#define rx_x4_status5_burst_error_mode_BURST_ERROR_30_BITS 15
#define rx_x4_status5_burst_error_mode_BURST_ERROR_31_BITS 16
#define rx_x4_status5_burst_error_mode_BURST_ERROR_32_BITS 17
#define rx_x4_status5_burst_error_mode_BURST_ERROR_33_BITS 18
#define rx_x4_status5_burst_error_mode_BURST_ERROR_34_BITS 19
#define rx_x4_status5_burst_error_mode_BURST_ERROR_35_BITS 20
#define rx_x4_status5_burst_error_mode_BURST_ERROR_36_BITS 21
#define rx_x4_status5_burst_error_mode_BURST_ERROR_37_BITS 22
#define rx_x4_status5_burst_error_mode_BURST_ERROR_38_BITS 23
#define rx_x4_status5_burst_error_mode_BURST_ERROR_39_BITS 24
#define rx_x4_status5_burst_error_mode_BURST_ERROR_40_BITS 25
#define rx_x4_status5_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: rx_x4_status5_bermon_state
 */
#define rx_x4_status5_bermon_state_HI_BER                  4
#define rx_x4_status5_bermon_state_GOOD_BER                3
#define rx_x4_status5_bermon_state_BER_TEST_SH             2
#define rx_x4_status5_bermon_state_START_TIMER             1
#define rx_x4_status5_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: rx_x4_status5_rxsm_state_cl49
 */
#define rx_x4_status5_rxsm_state_cl49_RX_HIG_END           128
#define rx_x4_status5_rxsm_state_cl49_RX_HIG_START         64
#define rx_x4_status5_rxsm_state_cl49_RX_LI                32
#define rx_x4_status5_rxsm_state_cl49_RX_E                 16
#define rx_x4_status5_rxsm_state_cl49_RX_T                 8
#define rx_x4_status5_rxsm_state_cl49_RX_D                 4
#define rx_x4_status5_rxsm_state_cl49_RX_C                 2
#define rx_x4_status5_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: rx_x4_status5_r_type
 */
#define rx_x4_status5_r_type_BAD_R_TYPE                    15
#define rx_x4_status5_r_type_R_TYPE_B0                     11
#define rx_x4_status5_r_type_R_TYPE_OB                     10
#define rx_x4_status5_r_type_R_TYPE_B1                     9
#define rx_x4_status5_r_type_R_TYPE_DB                     8
#define rx_x4_status5_r_type_R_TYPE_FC                     7
#define rx_x4_status5_r_type_R_TYPE_TB                     6
#define rx_x4_status5_r_type_R_TYPE_LI                     5
#define rx_x4_status5_r_type_R_TYPE_C                      4
#define rx_x4_status5_r_type_R_TYPE_S                      3
#define rx_x4_status5_r_type_R_TYPE_T                      2
#define rx_x4_status5_r_type_R_TYPE_D                      1
#define rx_x4_status5_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: rx_x4_status5_am_lock_state
 */
#define rx_x4_status5_am_lock_state_INVALID_AM             512
#define rx_x4_status5_am_lock_state_GOOD_AM                256
#define rx_x4_status5_am_lock_state_COMP_AM                128
#define rx_x4_status5_am_lock_state_TIMER_2                64
#define rx_x4_status5_am_lock_state_AM_2_GOOD              32
#define rx_x4_status5_am_lock_state_COMP_2ND               16
#define rx_x4_status5_am_lock_state_TIMER_1                8
#define rx_x4_status5_am_lock_state_FIND_1ST               4
#define rx_x4_status5_am_lock_state_AM_RESET_CNT           2
#define rx_x4_status5_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: rx_x4_status5_msg_selector
 */
#define rx_x4_status5_msg_selector_RESERVED                0
#define rx_x4_status5_msg_selector_VALUE_802p3             1
#define rx_x4_status5_msg_selector_VALUE_802p9             2
#define rx_x4_status5_msg_selector_VALUE_802p5             3
#define rx_x4_status5_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: rx_x4_status5_synce_enum
 */
#define rx_x4_status5_synce_enum_SYNCE_NO_DIV              0
#define rx_x4_status5_synce_enum_SYNCE_DIV_7               1
#define rx_x4_status5_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: rx_x4_status5_synce_enum_stage0
 */
#define rx_x4_status5_synce_enum_stage0_SYNCE_NO_DIV       0
#define rx_x4_status5_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define rx_x4_status5_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: rx_x4_status5_cl91_sync_state
 */
#define rx_x4_status5_cl91_sync_state_FIND_1ST             0
#define rx_x4_status5_cl91_sync_state_COUNT_NEXT           1
#define rx_x4_status5_cl91_sync_state_COMP_2ND             2
#define rx_x4_status5_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: rx_x4_status5_cl91_algn_state
 */
#define rx_x4_status5_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define rx_x4_status5_cl91_algn_state_DESKEW               1
#define rx_x4_status5_cl91_algn_state_DESKEW_FAIL          2
#define rx_x4_status5_cl91_algn_state_ALIGN_ACQUIRED       3
#define rx_x4_status5_cl91_algn_state_CW_GOOD              4
#define rx_x4_status5_cl91_algn_state_CW_BAD               5
#define rx_x4_status5_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: rx_x4_status5_fec_sel_override
 */
#define rx_x4_status5_fec_sel_override_NO_OVERRIDE         0
#define rx_x4_status5_fec_sel_override_NO_FEC              1
#define rx_x4_status5_fec_sel_override_FEC_CL74            2
#define rx_x4_status5_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: rx_x4_status5_cl91_blksync_mode
 */
#define rx_x4_status5_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define rx_x4_status5_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define rx_x4_status5_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define rx_x4_status5_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define rx_x4_status5_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: rx_x4_status5_r_merge_mode
 */
#define rx_x4_status5_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define rx_x4_status5_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define rx_x4_status5_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define rx_x4_status5_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define rx_x4_status5_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: rx_x4_status5_r_tc_mode
 */
#define rx_x4_status5_r_tc_mode_R_TC_MODE_SINGLE           0
#define rx_x4_status5_r_tc_mode_R_TC_MODE_DUAL             1
#define rx_x4_status5_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: rx_x4_status5_r_tc_out_mode
 */
#define rx_x4_status5_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define rx_x4_status5_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define rx_x4_status5_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: rx_x4_status5_cl91_fec_mode
 */
#define rx_x4_status5_cl91_fec_mode_NO_CL91_FEC            0
#define rx_x4_status5_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define rx_x4_status5_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define rx_x4_status5_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define rx_x4_status5_cl91_fec_mode_CL91_QUAD_LANE         4
#define rx_x4_status5_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: rx_x4_status5_am_spacing_mul
 */
#define rx_x4_status5_am_spacing_mul_AM_SPACING_MUL_2      0
#define rx_x4_status5_am_spacing_mul_AM_SPACING_MUL_4      1
#define rx_x4_status5_am_spacing_mul_AM_SPACING_MUL_5      2
#define rx_x4_status5_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36TxEEEStates_l
 */
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36TxEEEStates_c
 */
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49TxEEEStates_l
 */
#define sc_x1_speed_override0_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override0_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_fec_req_enum
 */
#define sc_x1_speed_override0_fec_req_enum_FEC_not_supported 0
#define sc_x1_speed_override0_fec_req_enum_FEC_supported_but_not_requested 1
#define sc_x1_speed_override0_fec_req_enum_invalid_setting 2
#define sc_x1_speed_override0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl73_pause_enum
 */
#define sc_x1_speed_override0_cl73_pause_enum_No_PAUSE_ability 0
#define sc_x1_speed_override0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define sc_x1_speed_override0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define sc_x1_speed_override0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49TxEEEStates_c
 */
#define sc_x1_speed_override0_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override0_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36RxEEEStates_l
 */
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36RxEEEStates_c
 */
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49RxEEEStates_l
 */
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49RxEEEStates_c
 */
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48TxEEEStates_l
 */
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48TxEEEStates_c
 */
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48RxEEEStates_l
 */
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48RxEEEStates_c
 */
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_IQP_Options
 */
#define sc_x1_speed_override0_IQP_Options_i50uA            0
#define sc_x1_speed_override0_IQP_Options_i100uA           1
#define sc_x1_speed_override0_IQP_Options_i150uA           2
#define sc_x1_speed_override0_IQP_Options_i200uA           3
#define sc_x1_speed_override0_IQP_Options_i250uA           4
#define sc_x1_speed_override0_IQP_Options_i300uA           5
#define sc_x1_speed_override0_IQP_Options_i350uA           6
#define sc_x1_speed_override0_IQP_Options_i400uA           7
#define sc_x1_speed_override0_IQP_Options_i450uA           8
#define sc_x1_speed_override0_IQP_Options_i500uA           9
#define sc_x1_speed_override0_IQP_Options_i550uA           10
#define sc_x1_speed_override0_IQP_Options_i600uA           11
#define sc_x1_speed_override0_IQP_Options_i650uA           12
#define sc_x1_speed_override0_IQP_Options_i700uA           13
#define sc_x1_speed_override0_IQP_Options_i750uA           14
#define sc_x1_speed_override0_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override0_IDriver_Options
 */
#define sc_x1_speed_override0_IDriver_Options_v680mV       0
#define sc_x1_speed_override0_IDriver_Options_v730mV       1
#define sc_x1_speed_override0_IDriver_Options_v780mV       2
#define sc_x1_speed_override0_IDriver_Options_v830mV       3
#define sc_x1_speed_override0_IDriver_Options_v880mV       4
#define sc_x1_speed_override0_IDriver_Options_v930mV       5
#define sc_x1_speed_override0_IDriver_Options_v980mV       6
#define sc_x1_speed_override0_IDriver_Options_v1010mV      7
#define sc_x1_speed_override0_IDriver_Options_v1040mV      8
#define sc_x1_speed_override0_IDriver_Options_v1060mV      9
#define sc_x1_speed_override0_IDriver_Options_v1070mV      10
#define sc_x1_speed_override0_IDriver_Options_v1080mV      11
#define sc_x1_speed_override0_IDriver_Options_v1085mV      12
#define sc_x1_speed_override0_IDriver_Options_v1090mV      13
#define sc_x1_speed_override0_IDriver_Options_v1095mV      14
#define sc_x1_speed_override0_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override0_operationModes
 */
#define sc_x1_speed_override0_operationModes_XGXS          0
#define sc_x1_speed_override0_operationModes_XGXG_nCC      1
#define sc_x1_speed_override0_operationModes_Indlane_OS8   4
#define sc_x1_speed_override0_operationModes_IndLane_OS5   5
#define sc_x1_speed_override0_operationModes_PCI           7
#define sc_x1_speed_override0_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override0_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override0_operationModes_PBypass       10
#define sc_x1_speed_override0_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override0_operationModes_ComboCoreMode 12
#define sc_x1_speed_override0_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override0_actualSpeeds
 */
#define sc_x1_speed_override0_actualSpeeds_dr_10M          0
#define sc_x1_speed_override0_actualSpeeds_dr_100M         1
#define sc_x1_speed_override0_actualSpeeds_dr_1G           2
#define sc_x1_speed_override0_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override0_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override0_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override0_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override0_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override0_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override0_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override0_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override0_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override0_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override0_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override0_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override0_actualSpeeds_dr_5G           16
#define sc_x1_speed_override0_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override0_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override0_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override0_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override0_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override0_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override0_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override0_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override0_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override0_actualSpeeds_dr_40G          28
#define sc_x1_speed_override0_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override0_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override0_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override0_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override0_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override0_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override0_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override0_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override0_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override0_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override0_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override0_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override0_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override0_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override0_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override0_actualSpeedsMisc1
 */
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override0_IndLaneModes
 */
#define sc_x1_speed_override0_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override0_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override0_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override0_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override0_prbsSelect
 */
#define sc_x1_speed_override0_prbsSelect_prbs7             0
#define sc_x1_speed_override0_prbsSelect_prbs15            1
#define sc_x1_speed_override0_prbsSelect_prbs23            2
#define sc_x1_speed_override0_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override0_vcoDivider
 */
#define sc_x1_speed_override0_vcoDivider_div32             0
#define sc_x1_speed_override0_vcoDivider_div36             1
#define sc_x1_speed_override0_vcoDivider_div40             2
#define sc_x1_speed_override0_vcoDivider_div42             3
#define sc_x1_speed_override0_vcoDivider_div48             4
#define sc_x1_speed_override0_vcoDivider_div50             5
#define sc_x1_speed_override0_vcoDivider_div52             6
#define sc_x1_speed_override0_vcoDivider_div54             7
#define sc_x1_speed_override0_vcoDivider_div60             8
#define sc_x1_speed_override0_vcoDivider_div64             9
#define sc_x1_speed_override0_vcoDivider_div66             10
#define sc_x1_speed_override0_vcoDivider_div68             11
#define sc_x1_speed_override0_vcoDivider_div70             12
#define sc_x1_speed_override0_vcoDivider_div80             13
#define sc_x1_speed_override0_vcoDivider_div92             14
#define sc_x1_speed_override0_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override0_refClkSelect
 */
#define sc_x1_speed_override0_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override0_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override0_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override0_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override0_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override0_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override0_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override0_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override0_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override0_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override0_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override0_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override0_aerMMDportSelect
 */
#define sc_x1_speed_override0_aerMMDportSelect_ln0         0
#define sc_x1_speed_override0_aerMMDportSelect_ln1         1
#define sc_x1_speed_override0_aerMMDportSelect_ln2         2
#define sc_x1_speed_override0_aerMMDportSelect_ln3         3
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override0_firmwareModeSelect
 */
#define sc_x1_speed_override0_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override0_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override0_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override0_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override0_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override0_tempIdxSelect
 */
#define sc_x1_speed_override0_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override0_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override0_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override0_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override0_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override0_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override0_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override0_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override0_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override0_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override0_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override0_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override0_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override0_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override0_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override0_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override0_port_mode
 */
#define sc_x1_speed_override0_port_mode_QUAD_PORT          0
#define sc_x1_speed_override0_port_mode_TRI_1_PORT         1
#define sc_x1_speed_override0_port_mode_TRI_2_PORT         2
#define sc_x1_speed_override0_port_mode_DUAL_PORT          3
#define sc_x1_speed_override0_port_mode_SINGLE_PORT        4

/****************************************************************************
 * Enums: sc_x1_speed_override0_rev_letter_enum
 */
#define sc_x1_speed_override0_rev_letter_enum_REV_A        0
#define sc_x1_speed_override0_rev_letter_enum_REV_B        1
#define sc_x1_speed_override0_rev_letter_enum_REV_C        2
#define sc_x1_speed_override0_rev_letter_enum_REV_D        3

/****************************************************************************
 * Enums: sc_x1_speed_override0_rev_number_enum
 */
#define sc_x1_speed_override0_rev_number_enum_REV_0        0
#define sc_x1_speed_override0_rev_number_enum_REV_1        1
#define sc_x1_speed_override0_rev_number_enum_REV_2        2
#define sc_x1_speed_override0_rev_number_enum_REV_3        3
#define sc_x1_speed_override0_rev_number_enum_REV_4        4
#define sc_x1_speed_override0_rev_number_enum_REV_5        5
#define sc_x1_speed_override0_rev_number_enum_REV_6        6
#define sc_x1_speed_override0_rev_number_enum_REV_7        7

/****************************************************************************
 * Enums: sc_x1_speed_override0_bonding_enum
 */
#define sc_x1_speed_override0_bonding_enum_WIRE_BOND       0
#define sc_x1_speed_override0_bonding_enum_FLIP_CHIP       1

/****************************************************************************
 * Enums: sc_x1_speed_override0_tech_process
 */
#define sc_x1_speed_override0_tech_process_PROCESS_90NM    0
#define sc_x1_speed_override0_tech_process_PROCESS_65NM    1
#define sc_x1_speed_override0_tech_process_PROCESS_40NM    2
#define sc_x1_speed_override0_tech_process_PROCESS_28NM    3
#define sc_x1_speed_override0_tech_process_PROCESS_16NM    4

/****************************************************************************
 * Enums: sc_x1_speed_override0_model_num
 */
#define sc_x1_speed_override0_model_num_SERDES_CL73        0
#define sc_x1_speed_override0_model_num_XGXS_16G           1
#define sc_x1_speed_override0_model_num_HYPERCORE          2
#define sc_x1_speed_override0_model_num_HYPERLITE          3
#define sc_x1_speed_override0_model_num_PCIE_G2_PIPE       4
#define sc_x1_speed_override0_model_num_SERDES_1p25GBd     5
#define sc_x1_speed_override0_model_num_SATA2              6
#define sc_x1_speed_override0_model_num_QSGMII             7
#define sc_x1_speed_override0_model_num_XGXS10G            8
#define sc_x1_speed_override0_model_num_WARPCORE           9
#define sc_x1_speed_override0_model_num_XFICORE            10
#define sc_x1_speed_override0_model_num_RXFI               11
#define sc_x1_speed_override0_model_num_WARPLITE           12
#define sc_x1_speed_override0_model_num_PENTACORE          13
#define sc_x1_speed_override0_model_num_ESM                14
#define sc_x1_speed_override0_model_num_QUAD_SGMII         15
#define sc_x1_speed_override0_model_num_WARPCORE_3         16
#define sc_x1_speed_override0_model_num_TSC                17
#define sc_x1_speed_override0_model_num_TSC4E              18
#define sc_x1_speed_override0_model_num_TSC12E             19
#define sc_x1_speed_override0_model_num_TSC4F              20
#define sc_x1_speed_override0_model_num_TSC4F_GEN2         21
#define sc_x1_speed_override0_model_num_XGXS_CL73_90NM     29
#define sc_x1_speed_override0_model_num_SERDES_CL73_90NM   30
#define sc_x1_speed_override0_model_num_WARPCORE3          32
#define sc_x1_speed_override0_model_num_WARPCORE4_TSC      33
#define sc_x1_speed_override0_model_num_RXAUI              34

/****************************************************************************
 * Enums: sc_x1_speed_override0_payload
 */
#define sc_x1_speed_override0_payload_REPEAT_2_BYTES       0
#define sc_x1_speed_override0_payload_RAMPING              1
#define sc_x1_speed_override0_payload_CL48_CRPAT           2
#define sc_x1_speed_override0_payload_CL48_CJPAT           3
#define sc_x1_speed_override0_payload_CL36_LONG_CRPAT      4
#define sc_x1_speed_override0_payload_CL36_SHORT_CRPAT     5

/****************************************************************************
 * Enums: sc_x1_speed_override0_sc
 */
#define sc_x1_speed_override0_sc_S_10G_CR1                 0
#define sc_x1_speed_override0_sc_S_10G_KR1                 1
#define sc_x1_speed_override0_sc_S_10G_X1                  2
#define sc_x1_speed_override0_sc_S_10G_HG2_CR1             4
#define sc_x1_speed_override0_sc_S_10G_HG2_KR1             5
#define sc_x1_speed_override0_sc_S_10G_HG2_X1              6
#define sc_x1_speed_override0_sc_S_20G_CR1                 8
#define sc_x1_speed_override0_sc_S_20G_KR1                 9
#define sc_x1_speed_override0_sc_S_20G_X1                  10
#define sc_x1_speed_override0_sc_S_20G_HG2_CR1             12
#define sc_x1_speed_override0_sc_S_20G_HG2_KR1             13
#define sc_x1_speed_override0_sc_S_20G_HG2_X1              14
#define sc_x1_speed_override0_sc_S_25G_CR1                 16
#define sc_x1_speed_override0_sc_S_25G_KR1                 17
#define sc_x1_speed_override0_sc_S_25G_X1                  18
#define sc_x1_speed_override0_sc_S_25G_HG2_CR1             20
#define sc_x1_speed_override0_sc_S_25G_HG2_KR1             21
#define sc_x1_speed_override0_sc_S_25G_HG2_X1              22
#define sc_x1_speed_override0_sc_S_20G_CR2                 24
#define sc_x1_speed_override0_sc_S_20G_KR2                 25
#define sc_x1_speed_override0_sc_S_20G_X2                  26
#define sc_x1_speed_override0_sc_S_20G_HG2_CR2             28
#define sc_x1_speed_override0_sc_S_20G_HG2_KR2             29
#define sc_x1_speed_override0_sc_S_20G_HG2_X2              30
#define sc_x1_speed_override0_sc_S_40G_CR2                 32
#define sc_x1_speed_override0_sc_S_40G_KR2                 33
#define sc_x1_speed_override0_sc_S_40G_X2                  34
#define sc_x1_speed_override0_sc_S_40G_HG2_CR2             36
#define sc_x1_speed_override0_sc_S_40G_HG2_KR2             37
#define sc_x1_speed_override0_sc_S_40G_HG2_X2              38
#define sc_x1_speed_override0_sc_S_40G_CR4                 40
#define sc_x1_speed_override0_sc_S_40G_KR4                 41
#define sc_x1_speed_override0_sc_S_40G_X4                  42
#define sc_x1_speed_override0_sc_S_40G_HG2_CR4             44
#define sc_x1_speed_override0_sc_S_40G_HG2_KR4             45
#define sc_x1_speed_override0_sc_S_40G_HG2_X4              46
#define sc_x1_speed_override0_sc_S_50G_CR2                 48
#define sc_x1_speed_override0_sc_S_50G_KR2                 49
#define sc_x1_speed_override0_sc_S_50G_X2                  50
#define sc_x1_speed_override0_sc_S_50G_HG2_CR2             52
#define sc_x1_speed_override0_sc_S_50G_HG2_KR2             53
#define sc_x1_speed_override0_sc_S_50G_HG2_X2              54
#define sc_x1_speed_override0_sc_S_50G_CR4                 56
#define sc_x1_speed_override0_sc_S_50G_KR4                 57
#define sc_x1_speed_override0_sc_S_50G_X4                  58
#define sc_x1_speed_override0_sc_S_50G_HG2_CR4             60
#define sc_x1_speed_override0_sc_S_50G_HG2_KR4             61
#define sc_x1_speed_override0_sc_S_50G_HG2_X4              62
#define sc_x1_speed_override0_sc_S_100G_CR4                64
#define sc_x1_speed_override0_sc_S_100G_KR4                65
#define sc_x1_speed_override0_sc_S_100G_X4                 66
#define sc_x1_speed_override0_sc_S_100G_HG2_CR4            68
#define sc_x1_speed_override0_sc_S_100G_HG2_KR4            69
#define sc_x1_speed_override0_sc_S_100G_HG2_X4             70
#define sc_x1_speed_override0_sc_S_CL73_20GVCO             72
#define sc_x1_speed_override0_sc_S_CL73_25GVCO             80
#define sc_x1_speed_override0_sc_S_CL36_20GVCO             88
#define sc_x1_speed_override0_sc_S_CL36_25GVCO             96
#define sc_x1_speed_override0_sc_S_25G_CR_IEEE             112
#define sc_x1_speed_override0_sc_S_25G_CRS_IEEE            113
#define sc_x1_speed_override0_sc_S_25G_KR_IEEE             114
#define sc_x1_speed_override0_sc_S_25G_KRS_IEEE            115

/****************************************************************************
 * Enums: sc_x1_speed_override0_t_fifo_modes
 */
#define sc_x1_speed_override0_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define sc_x1_speed_override0_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define sc_x1_speed_override0_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define sc_x1_speed_override0_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: sc_x1_speed_override0_t_enc_modes
 */
#define sc_x1_speed_override0_t_enc_modes_T_ENC_MODE_BYPASS 0
#define sc_x1_speed_override0_t_enc_modes_T_ENC_MODE_CL49  1
#define sc_x1_speed_override0_t_enc_modes_T_ENC_MODE_CL82  2

/****************************************************************************
 * Enums: sc_x1_speed_override0_btmx_mode
 */
#define sc_x1_speed_override0_btmx_mode_BS_BTMX_MODE_1to1  0
#define sc_x1_speed_override0_btmx_mode_BS_BTMX_MODE_2to1  1
#define sc_x1_speed_override0_btmx_mode_BS_BTMX_MODE_5to1  2

/****************************************************************************
 * Enums: sc_x1_speed_override0_t_type_cl82
 */
#define sc_x1_speed_override0_t_type_cl82_T_TYPE_B1        5
#define sc_x1_speed_override0_t_type_cl82_T_TYPE_C         4
#define sc_x1_speed_override0_t_type_cl82_T_TYPE_S         3
#define sc_x1_speed_override0_t_type_cl82_T_TYPE_T         2
#define sc_x1_speed_override0_t_type_cl82_T_TYPE_D         1
#define sc_x1_speed_override0_t_type_cl82_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override0_txsm_state_cl82
 */
#define sc_x1_speed_override0_txsm_state_cl82_TX_HIG_END   6
#define sc_x1_speed_override0_txsm_state_cl82_TX_HIG_START 5
#define sc_x1_speed_override0_txsm_state_cl82_TX_E         4
#define sc_x1_speed_override0_txsm_state_cl82_TX_T         3
#define sc_x1_speed_override0_txsm_state_cl82_TX_D         2
#define sc_x1_speed_override0_txsm_state_cl82_TX_C         1
#define sc_x1_speed_override0_txsm_state_cl82_TX_INIT      0

/****************************************************************************
 * Enums: sc_x1_speed_override0_ltxsm_state_cl82
 */
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_HIG_END  64
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_HIG_START 32
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_E        16
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_T        8
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_D        4
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_C        2
#define sc_x1_speed_override0_ltxsm_state_cl82_TX_INIT     1

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_type_coded_cl82
 */
#define sc_x1_speed_override0_r_type_coded_cl82_R_TYPE_B1  32
#define sc_x1_speed_override0_r_type_coded_cl82_R_TYPE_C   16
#define sc_x1_speed_override0_r_type_coded_cl82_R_TYPE_S   8
#define sc_x1_speed_override0_r_type_coded_cl82_R_TYPE_T   4
#define sc_x1_speed_override0_r_type_coded_cl82_R_TYPE_D   2
#define sc_x1_speed_override0_r_type_coded_cl82_R_TYPE_E   1

/****************************************************************************
 * Enums: sc_x1_speed_override0_rxsm_state_cl82
 */
#define sc_x1_speed_override0_rxsm_state_cl82_RX_HIG_END   64
#define sc_x1_speed_override0_rxsm_state_cl82_RX_HIG_START 32
#define sc_x1_speed_override0_rxsm_state_cl82_RX_E         16
#define sc_x1_speed_override0_rxsm_state_cl82_RX_T         8
#define sc_x1_speed_override0_rxsm_state_cl82_RX_D         4
#define sc_x1_speed_override0_rxsm_state_cl82_RX_C         2
#define sc_x1_speed_override0_rxsm_state_cl82_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override0_deskew_state
 */
#define sc_x1_speed_override0_deskew_state_ALIGN_ACQUIRED  2
#define sc_x1_speed_override0_deskew_state_LOSS_OF_ALIGNMENT 1

/****************************************************************************
 * Enums: sc_x1_speed_override0_os_mode_enum
 */
#define sc_x1_speed_override0_os_mode_enum_OS_MODE_1       0
#define sc_x1_speed_override0_os_mode_enum_OS_MODE_2       1
#define sc_x1_speed_override0_os_mode_enum_OS_MODE_4       2
#define sc_x1_speed_override0_os_mode_enum_OS_MODE_16p5    8
#define sc_x1_speed_override0_os_mode_enum_OS_MODE_20p625  12

/****************************************************************************
 * Enums: sc_x1_speed_override0_scr_modes
 */
#define sc_x1_speed_override0_scr_modes_T_SCR_MODE_BYPASS  0
#define sc_x1_speed_override0_scr_modes_T_SCR_MODE_CL49    1
#define sc_x1_speed_override0_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define sc_x1_speed_override0_scr_modes_T_SCR_MODE_100G    3
#define sc_x1_speed_override0_scr_modes_T_SCR_MODE_20G     4
#define sc_x1_speed_override0_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override0_descr_modes
 */
#define sc_x1_speed_override0_descr_modes_R_DESCR_MODE_BYPASS 0
#define sc_x1_speed_override0_descr_modes_R_DESCR_MODE_CL49 1
#define sc_x1_speed_override0_descr_modes_R_DESCR_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_dec_tl_mode
 */
#define sc_x1_speed_override0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define sc_x1_speed_override0_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define sc_x1_speed_override0_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_dec_fsm_mode
 */
#define sc_x1_speed_override0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define sc_x1_speed_override0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define sc_x1_speed_override0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_deskew_mode
 */
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_20G 1
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_100G 4
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define sc_x1_speed_override0_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: sc_x1_speed_override0_bs_dist_modes
 */
#define sc_x1_speed_override0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define sc_x1_speed_override0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define sc_x1_speed_override0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define sc_x1_speed_override0_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49_t_type
 */
#define sc_x1_speed_override0_cl49_t_type_BAD_T_TYPE       15
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_B0        11
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_OB        10
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_B1        9
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_DB        8
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_FC        7
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_TB        6
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_LI        5
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_C         4
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_S         3
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_T         2
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_D         1
#define sc_x1_speed_override0_cl49_t_type_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49_txsm_states
 */
#define sc_x1_speed_override0_cl49_txsm_states_TX_HIG_END  7
#define sc_x1_speed_override0_cl49_txsm_states_TX_HIG_START 6
#define sc_x1_speed_override0_cl49_txsm_states_TX_LI       5
#define sc_x1_speed_override0_cl49_txsm_states_TX_E        4
#define sc_x1_speed_override0_cl49_txsm_states_TX_T        3
#define sc_x1_speed_override0_cl49_txsm_states_TX_D        2
#define sc_x1_speed_override0_cl49_txsm_states_TX_C        1
#define sc_x1_speed_override0_cl49_txsm_states_TX_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49_ltxsm_states
 */
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_HIG_END 128
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_HIG_START 64
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_LI      32
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_E       16
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_T       8
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_D       4
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_C       2
#define sc_x1_speed_override0_cl49_ltxsm_states_TX_INIT    1

/****************************************************************************
 * Enums: sc_x1_speed_override0_burst_error_mode
 */
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_11_BITS 0
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_16_BITS 1
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_17_BITS 2
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_18_BITS 3
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_19_BITS 4
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_20_BITS 5
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_21_BITS 6
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_22_BITS 7
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_23_BITS 8
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_24_BITS 9
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_25_BITS 10
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_26_BITS 11
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_27_BITS 12
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_28_BITS 13
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_29_BITS 14
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_30_BITS 15
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_31_BITS 16
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_32_BITS 17
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_33_BITS 18
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_34_BITS 19
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_35_BITS 20
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_36_BITS 21
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_37_BITS 22
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_38_BITS 23
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_39_BITS 24
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_40_BITS 25
#define sc_x1_speed_override0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: sc_x1_speed_override0_bermon_state
 */
#define sc_x1_speed_override0_bermon_state_HI_BER          4
#define sc_x1_speed_override0_bermon_state_GOOD_BER        3
#define sc_x1_speed_override0_bermon_state_BER_TEST_SH     2
#define sc_x1_speed_override0_bermon_state_START_TIMER     1
#define sc_x1_speed_override0_bermon_state_BER_MT_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override0_rxsm_state_cl49
 */
#define sc_x1_speed_override0_rxsm_state_cl49_RX_HIG_END   128
#define sc_x1_speed_override0_rxsm_state_cl49_RX_HIG_START 64
#define sc_x1_speed_override0_rxsm_state_cl49_RX_LI        32
#define sc_x1_speed_override0_rxsm_state_cl49_RX_E         16
#define sc_x1_speed_override0_rxsm_state_cl49_RX_T         8
#define sc_x1_speed_override0_rxsm_state_cl49_RX_D         4
#define sc_x1_speed_override0_rxsm_state_cl49_RX_C         2
#define sc_x1_speed_override0_rxsm_state_cl49_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_type
 */
#define sc_x1_speed_override0_r_type_BAD_R_TYPE            15
#define sc_x1_speed_override0_r_type_R_TYPE_B0             11
#define sc_x1_speed_override0_r_type_R_TYPE_OB             10
#define sc_x1_speed_override0_r_type_R_TYPE_B1             9
#define sc_x1_speed_override0_r_type_R_TYPE_DB             8
#define sc_x1_speed_override0_r_type_R_TYPE_FC             7
#define sc_x1_speed_override0_r_type_R_TYPE_TB             6
#define sc_x1_speed_override0_r_type_R_TYPE_LI             5
#define sc_x1_speed_override0_r_type_R_TYPE_C              4
#define sc_x1_speed_override0_r_type_R_TYPE_S              3
#define sc_x1_speed_override0_r_type_R_TYPE_T              2
#define sc_x1_speed_override0_r_type_R_TYPE_D              1
#define sc_x1_speed_override0_r_type_R_TYPE_E              0

/****************************************************************************
 * Enums: sc_x1_speed_override0_am_lock_state
 */
#define sc_x1_speed_override0_am_lock_state_INVALID_AM     512
#define sc_x1_speed_override0_am_lock_state_GOOD_AM        256
#define sc_x1_speed_override0_am_lock_state_COMP_AM        128
#define sc_x1_speed_override0_am_lock_state_TIMER_2        64
#define sc_x1_speed_override0_am_lock_state_AM_2_GOOD      32
#define sc_x1_speed_override0_am_lock_state_COMP_2ND       16
#define sc_x1_speed_override0_am_lock_state_TIMER_1        8
#define sc_x1_speed_override0_am_lock_state_FIND_1ST       4
#define sc_x1_speed_override0_am_lock_state_AM_RESET_CNT   2
#define sc_x1_speed_override0_am_lock_state_AM_LOCK_INIT   1

/****************************************************************************
 * Enums: sc_x1_speed_override0_msg_selector
 */
#define sc_x1_speed_override0_msg_selector_RESERVED        0
#define sc_x1_speed_override0_msg_selector_VALUE_802p3     1
#define sc_x1_speed_override0_msg_selector_VALUE_802p9     2
#define sc_x1_speed_override0_msg_selector_VALUE_802p5     3
#define sc_x1_speed_override0_msg_selector_VALUE_1394      4

/****************************************************************************
 * Enums: sc_x1_speed_override0_synce_enum
 */
#define sc_x1_speed_override0_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override0_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override0_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override0_synce_enum_stage0
 */
#define sc_x1_speed_override0_synce_enum_stage0_SYNCE_NO_DIV 0
#define sc_x1_speed_override0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define sc_x1_speed_override0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl91_sync_state
 */
#define sc_x1_speed_override0_cl91_sync_state_FIND_1ST     0
#define sc_x1_speed_override0_cl91_sync_state_COUNT_NEXT   1
#define sc_x1_speed_override0_cl91_sync_state_COMP_2ND     2
#define sc_x1_speed_override0_cl91_sync_state_TWO_GOOD     3

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl91_algn_state
 */
#define sc_x1_speed_override0_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define sc_x1_speed_override0_cl91_algn_state_DESKEW       1
#define sc_x1_speed_override0_cl91_algn_state_DESKEW_FAIL  2
#define sc_x1_speed_override0_cl91_algn_state_ALIGN_ACQUIRED 3
#define sc_x1_speed_override0_cl91_algn_state_CW_GOOD      4
#define sc_x1_speed_override0_cl91_algn_state_CW_BAD       5
#define sc_x1_speed_override0_cl91_algn_state_THREE_BAD    6

/****************************************************************************
 * Enums: sc_x1_speed_override0_fec_sel_override
 */
#define sc_x1_speed_override0_fec_sel_override_NO_OVERRIDE 0
#define sc_x1_speed_override0_fec_sel_override_NO_FEC      1
#define sc_x1_speed_override0_fec_sel_override_FEC_CL74    2
#define sc_x1_speed_override0_fec_sel_override_FEC_CL91    3

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl91_blksync_mode
 */
#define sc_x1_speed_override0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define sc_x1_speed_override0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define sc_x1_speed_override0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define sc_x1_speed_override0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define sc_x1_speed_override0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_merge_mode
 */
#define sc_x1_speed_override0_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define sc_x1_speed_override0_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define sc_x1_speed_override0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define sc_x1_speed_override0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define sc_x1_speed_override0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_tc_mode
 */
#define sc_x1_speed_override0_r_tc_mode_R_TC_MODE_SINGLE   0
#define sc_x1_speed_override0_r_tc_mode_R_TC_MODE_DUAL     1
#define sc_x1_speed_override0_r_tc_mode_R_TC_MODE_QUAD     2

/****************************************************************************
 * Enums: sc_x1_speed_override0_r_tc_out_mode
 */
#define sc_x1_speed_override0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define sc_x1_speed_override0_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define sc_x1_speed_override0_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl91_fec_mode
 */
#define sc_x1_speed_override0_cl91_fec_mode_NO_CL91_FEC    0
#define sc_x1_speed_override0_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define sc_x1_speed_override0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define sc_x1_speed_override0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define sc_x1_speed_override0_cl91_fec_mode_CL91_QUAD_LANE 4
#define sc_x1_speed_override0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override0_am_spacing_mul
 */
#define sc_x1_speed_override0_am_spacing_mul_AM_SPACING_MUL_2 0
#define sc_x1_speed_override0_am_spacing_mul_AM_SPACING_MUL_4 1
#define sc_x1_speed_override0_am_spacing_mul_AM_SPACING_MUL_5 2
#define sc_x1_speed_override0_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36TxEEEStates_l
 */
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36TxEEEStates_c
 */
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49TxEEEStates_l
 */
#define sc_x1_speed_override1_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override1_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_fec_req_enum
 */
#define sc_x1_speed_override1_fec_req_enum_FEC_not_supported 0
#define sc_x1_speed_override1_fec_req_enum_FEC_supported_but_not_requested 1
#define sc_x1_speed_override1_fec_req_enum_invalid_setting 2
#define sc_x1_speed_override1_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl73_pause_enum
 */
#define sc_x1_speed_override1_cl73_pause_enum_No_PAUSE_ability 0
#define sc_x1_speed_override1_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define sc_x1_speed_override1_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define sc_x1_speed_override1_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49TxEEEStates_c
 */
#define sc_x1_speed_override1_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override1_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36RxEEEStates_l
 */
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36RxEEEStates_c
 */
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49RxEEEStates_l
 */
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49RxEEEStates_c
 */
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48TxEEEStates_l
 */
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48TxEEEStates_c
 */
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48RxEEEStates_l
 */
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48RxEEEStates_c
 */
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_IQP_Options
 */
#define sc_x1_speed_override1_IQP_Options_i50uA            0
#define sc_x1_speed_override1_IQP_Options_i100uA           1
#define sc_x1_speed_override1_IQP_Options_i150uA           2
#define sc_x1_speed_override1_IQP_Options_i200uA           3
#define sc_x1_speed_override1_IQP_Options_i250uA           4
#define sc_x1_speed_override1_IQP_Options_i300uA           5
#define sc_x1_speed_override1_IQP_Options_i350uA           6
#define sc_x1_speed_override1_IQP_Options_i400uA           7
#define sc_x1_speed_override1_IQP_Options_i450uA           8
#define sc_x1_speed_override1_IQP_Options_i500uA           9
#define sc_x1_speed_override1_IQP_Options_i550uA           10
#define sc_x1_speed_override1_IQP_Options_i600uA           11
#define sc_x1_speed_override1_IQP_Options_i650uA           12
#define sc_x1_speed_override1_IQP_Options_i700uA           13
#define sc_x1_speed_override1_IQP_Options_i750uA           14
#define sc_x1_speed_override1_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override1_IDriver_Options
 */
#define sc_x1_speed_override1_IDriver_Options_v680mV       0
#define sc_x1_speed_override1_IDriver_Options_v730mV       1
#define sc_x1_speed_override1_IDriver_Options_v780mV       2
#define sc_x1_speed_override1_IDriver_Options_v830mV       3
#define sc_x1_speed_override1_IDriver_Options_v880mV       4
#define sc_x1_speed_override1_IDriver_Options_v930mV       5
#define sc_x1_speed_override1_IDriver_Options_v980mV       6
#define sc_x1_speed_override1_IDriver_Options_v1010mV      7
#define sc_x1_speed_override1_IDriver_Options_v1040mV      8
#define sc_x1_speed_override1_IDriver_Options_v1060mV      9
#define sc_x1_speed_override1_IDriver_Options_v1070mV      10
#define sc_x1_speed_override1_IDriver_Options_v1080mV      11
#define sc_x1_speed_override1_IDriver_Options_v1085mV      12
#define sc_x1_speed_override1_IDriver_Options_v1090mV      13
#define sc_x1_speed_override1_IDriver_Options_v1095mV      14
#define sc_x1_speed_override1_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override1_operationModes
 */
#define sc_x1_speed_override1_operationModes_XGXS          0
#define sc_x1_speed_override1_operationModes_XGXG_nCC      1
#define sc_x1_speed_override1_operationModes_Indlane_OS8   4
#define sc_x1_speed_override1_operationModes_IndLane_OS5   5
#define sc_x1_speed_override1_operationModes_PCI           7
#define sc_x1_speed_override1_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override1_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override1_operationModes_PBypass       10
#define sc_x1_speed_override1_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override1_operationModes_ComboCoreMode 12
#define sc_x1_speed_override1_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override1_actualSpeeds
 */
#define sc_x1_speed_override1_actualSpeeds_dr_10M          0
#define sc_x1_speed_override1_actualSpeeds_dr_100M         1
#define sc_x1_speed_override1_actualSpeeds_dr_1G           2
#define sc_x1_speed_override1_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override1_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override1_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override1_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override1_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override1_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override1_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override1_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override1_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override1_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override1_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override1_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override1_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override1_actualSpeeds_dr_5G           16
#define sc_x1_speed_override1_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override1_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override1_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override1_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override1_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override1_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override1_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override1_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override1_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override1_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override1_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override1_actualSpeeds_dr_40G          28
#define sc_x1_speed_override1_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override1_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override1_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override1_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override1_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override1_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override1_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override1_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override1_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override1_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override1_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override1_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override1_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override1_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override1_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override1_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override1_actualSpeedsMisc1
 */
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override1_IndLaneModes
 */
#define sc_x1_speed_override1_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override1_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override1_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override1_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override1_prbsSelect
 */
#define sc_x1_speed_override1_prbsSelect_prbs7             0
#define sc_x1_speed_override1_prbsSelect_prbs15            1
#define sc_x1_speed_override1_prbsSelect_prbs23            2
#define sc_x1_speed_override1_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override1_vcoDivider
 */
#define sc_x1_speed_override1_vcoDivider_div32             0
#define sc_x1_speed_override1_vcoDivider_div36             1
#define sc_x1_speed_override1_vcoDivider_div40             2
#define sc_x1_speed_override1_vcoDivider_div42             3
#define sc_x1_speed_override1_vcoDivider_div48             4
#define sc_x1_speed_override1_vcoDivider_div50             5
#define sc_x1_speed_override1_vcoDivider_div52             6
#define sc_x1_speed_override1_vcoDivider_div54             7
#define sc_x1_speed_override1_vcoDivider_div60             8
#define sc_x1_speed_override1_vcoDivider_div64             9
#define sc_x1_speed_override1_vcoDivider_div66             10
#define sc_x1_speed_override1_vcoDivider_div68             11
#define sc_x1_speed_override1_vcoDivider_div70             12
#define sc_x1_speed_override1_vcoDivider_div80             13
#define sc_x1_speed_override1_vcoDivider_div92             14
#define sc_x1_speed_override1_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override1_refClkSelect
 */
#define sc_x1_speed_override1_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override1_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override1_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override1_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override1_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override1_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override1_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override1_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override1_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override1_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override1_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override1_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override1_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override1_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override1_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override1_aerMMDportSelect
 */
#define sc_x1_speed_override1_aerMMDportSelect_ln0         0
#define sc_x1_speed_override1_aerMMDportSelect_ln1         1
#define sc_x1_speed_override1_aerMMDportSelect_ln2         2
#define sc_x1_speed_override1_aerMMDportSelect_ln3         3
#define sc_x1_speed_override1_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override1_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override1_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override1_firmwareModeSelect
 */
#define sc_x1_speed_override1_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override1_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override1_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override1_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override1_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override1_tempIdxSelect
 */
#define sc_x1_speed_override1_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override1_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override1_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override1_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override1_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override1_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override1_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override1_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override1_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override1_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override1_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override1_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override1_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override1_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override1_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override1_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override1_port_mode
 */
#define sc_x1_speed_override1_port_mode_QUAD_PORT          0
#define sc_x1_speed_override1_port_mode_TRI_1_PORT         1
#define sc_x1_speed_override1_port_mode_TRI_2_PORT         2
#define sc_x1_speed_override1_port_mode_DUAL_PORT          3
#define sc_x1_speed_override1_port_mode_SINGLE_PORT        4

/****************************************************************************
 * Enums: sc_x1_speed_override1_rev_letter_enum
 */
#define sc_x1_speed_override1_rev_letter_enum_REV_A        0
#define sc_x1_speed_override1_rev_letter_enum_REV_B        1
#define sc_x1_speed_override1_rev_letter_enum_REV_C        2
#define sc_x1_speed_override1_rev_letter_enum_REV_D        3

/****************************************************************************
 * Enums: sc_x1_speed_override1_rev_number_enum
 */
#define sc_x1_speed_override1_rev_number_enum_REV_0        0
#define sc_x1_speed_override1_rev_number_enum_REV_1        1
#define sc_x1_speed_override1_rev_number_enum_REV_2        2
#define sc_x1_speed_override1_rev_number_enum_REV_3        3
#define sc_x1_speed_override1_rev_number_enum_REV_4        4
#define sc_x1_speed_override1_rev_number_enum_REV_5        5
#define sc_x1_speed_override1_rev_number_enum_REV_6        6
#define sc_x1_speed_override1_rev_number_enum_REV_7        7

/****************************************************************************
 * Enums: sc_x1_speed_override1_bonding_enum
 */
#define sc_x1_speed_override1_bonding_enum_WIRE_BOND       0
#define sc_x1_speed_override1_bonding_enum_FLIP_CHIP       1

/****************************************************************************
 * Enums: sc_x1_speed_override1_tech_process
 */
#define sc_x1_speed_override1_tech_process_PROCESS_90NM    0
#define sc_x1_speed_override1_tech_process_PROCESS_65NM    1
#define sc_x1_speed_override1_tech_process_PROCESS_40NM    2
#define sc_x1_speed_override1_tech_process_PROCESS_28NM    3
#define sc_x1_speed_override1_tech_process_PROCESS_16NM    4

/****************************************************************************
 * Enums: sc_x1_speed_override1_model_num
 */
#define sc_x1_speed_override1_model_num_SERDES_CL73        0
#define sc_x1_speed_override1_model_num_XGXS_16G           1
#define sc_x1_speed_override1_model_num_HYPERCORE          2
#define sc_x1_speed_override1_model_num_HYPERLITE          3
#define sc_x1_speed_override1_model_num_PCIE_G2_PIPE       4
#define sc_x1_speed_override1_model_num_SERDES_1p25GBd     5
#define sc_x1_speed_override1_model_num_SATA2              6
#define sc_x1_speed_override1_model_num_QSGMII             7
#define sc_x1_speed_override1_model_num_XGXS10G            8
#define sc_x1_speed_override1_model_num_WARPCORE           9
#define sc_x1_speed_override1_model_num_XFICORE            10
#define sc_x1_speed_override1_model_num_RXFI               11
#define sc_x1_speed_override1_model_num_WARPLITE           12
#define sc_x1_speed_override1_model_num_PENTACORE          13
#define sc_x1_speed_override1_model_num_ESM                14
#define sc_x1_speed_override1_model_num_QUAD_SGMII         15
#define sc_x1_speed_override1_model_num_WARPCORE_3         16
#define sc_x1_speed_override1_model_num_TSC                17
#define sc_x1_speed_override1_model_num_TSC4E              18
#define sc_x1_speed_override1_model_num_TSC12E             19
#define sc_x1_speed_override1_model_num_TSC4F              20
#define sc_x1_speed_override1_model_num_TSC4F_GEN2         21
#define sc_x1_speed_override1_model_num_XGXS_CL73_90NM     29
#define sc_x1_speed_override1_model_num_SERDES_CL73_90NM   30
#define sc_x1_speed_override1_model_num_WARPCORE3          32
#define sc_x1_speed_override1_model_num_WARPCORE4_TSC      33
#define sc_x1_speed_override1_model_num_RXAUI              34

/****************************************************************************
 * Enums: sc_x1_speed_override1_payload
 */
#define sc_x1_speed_override1_payload_REPEAT_2_BYTES       0
#define sc_x1_speed_override1_payload_RAMPING              1
#define sc_x1_speed_override1_payload_CL48_CRPAT           2
#define sc_x1_speed_override1_payload_CL48_CJPAT           3
#define sc_x1_speed_override1_payload_CL36_LONG_CRPAT      4
#define sc_x1_speed_override1_payload_CL36_SHORT_CRPAT     5

/****************************************************************************
 * Enums: sc_x1_speed_override1_sc
 */
#define sc_x1_speed_override1_sc_S_10G_CR1                 0
#define sc_x1_speed_override1_sc_S_10G_KR1                 1
#define sc_x1_speed_override1_sc_S_10G_X1                  2
#define sc_x1_speed_override1_sc_S_10G_HG2_CR1             4
#define sc_x1_speed_override1_sc_S_10G_HG2_KR1             5
#define sc_x1_speed_override1_sc_S_10G_HG2_X1              6
#define sc_x1_speed_override1_sc_S_20G_CR1                 8
#define sc_x1_speed_override1_sc_S_20G_KR1                 9
#define sc_x1_speed_override1_sc_S_20G_X1                  10
#define sc_x1_speed_override1_sc_S_20G_HG2_CR1             12
#define sc_x1_speed_override1_sc_S_20G_HG2_KR1             13
#define sc_x1_speed_override1_sc_S_20G_HG2_X1              14
#define sc_x1_speed_override1_sc_S_25G_CR1                 16
#define sc_x1_speed_override1_sc_S_25G_KR1                 17
#define sc_x1_speed_override1_sc_S_25G_X1                  18
#define sc_x1_speed_override1_sc_S_25G_HG2_CR1             20
#define sc_x1_speed_override1_sc_S_25G_HG2_KR1             21
#define sc_x1_speed_override1_sc_S_25G_HG2_X1              22
#define sc_x1_speed_override1_sc_S_20G_CR2                 24
#define sc_x1_speed_override1_sc_S_20G_KR2                 25
#define sc_x1_speed_override1_sc_S_20G_X2                  26
#define sc_x1_speed_override1_sc_S_20G_HG2_CR2             28
#define sc_x1_speed_override1_sc_S_20G_HG2_KR2             29
#define sc_x1_speed_override1_sc_S_20G_HG2_X2              30
#define sc_x1_speed_override1_sc_S_40G_CR2                 32
#define sc_x1_speed_override1_sc_S_40G_KR2                 33
#define sc_x1_speed_override1_sc_S_40G_X2                  34
#define sc_x1_speed_override1_sc_S_40G_HG2_CR2             36
#define sc_x1_speed_override1_sc_S_40G_HG2_KR2             37
#define sc_x1_speed_override1_sc_S_40G_HG2_X2              38
#define sc_x1_speed_override1_sc_S_40G_CR4                 40
#define sc_x1_speed_override1_sc_S_40G_KR4                 41
#define sc_x1_speed_override1_sc_S_40G_X4                  42
#define sc_x1_speed_override1_sc_S_40G_HG2_CR4             44
#define sc_x1_speed_override1_sc_S_40G_HG2_KR4             45
#define sc_x1_speed_override1_sc_S_40G_HG2_X4              46
#define sc_x1_speed_override1_sc_S_50G_CR2                 48
#define sc_x1_speed_override1_sc_S_50G_KR2                 49
#define sc_x1_speed_override1_sc_S_50G_X2                  50
#define sc_x1_speed_override1_sc_S_50G_HG2_CR2             52
#define sc_x1_speed_override1_sc_S_50G_HG2_KR2             53
#define sc_x1_speed_override1_sc_S_50G_HG2_X2              54
#define sc_x1_speed_override1_sc_S_50G_CR4                 56
#define sc_x1_speed_override1_sc_S_50G_KR4                 57
#define sc_x1_speed_override1_sc_S_50G_X4                  58
#define sc_x1_speed_override1_sc_S_50G_HG2_CR4             60
#define sc_x1_speed_override1_sc_S_50G_HG2_KR4             61
#define sc_x1_speed_override1_sc_S_50G_HG2_X4              62
#define sc_x1_speed_override1_sc_S_100G_CR4                64
#define sc_x1_speed_override1_sc_S_100G_KR4                65
#define sc_x1_speed_override1_sc_S_100G_X4                 66
#define sc_x1_speed_override1_sc_S_100G_HG2_CR4            68
#define sc_x1_speed_override1_sc_S_100G_HG2_KR4            69
#define sc_x1_speed_override1_sc_S_100G_HG2_X4             70
#define sc_x1_speed_override1_sc_S_CL73_20GVCO             72
#define sc_x1_speed_override1_sc_S_CL73_25GVCO             80
#define sc_x1_speed_override1_sc_S_CL36_20GVCO             88
#define sc_x1_speed_override1_sc_S_CL36_25GVCO             96
#define sc_x1_speed_override1_sc_S_25G_CR_IEEE             112
#define sc_x1_speed_override1_sc_S_25G_CRS_IEEE            113
#define sc_x1_speed_override1_sc_S_25G_KR_IEEE             114
#define sc_x1_speed_override1_sc_S_25G_KRS_IEEE            115

/****************************************************************************
 * Enums: sc_x1_speed_override1_t_fifo_modes
 */
#define sc_x1_speed_override1_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define sc_x1_speed_override1_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define sc_x1_speed_override1_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define sc_x1_speed_override1_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: sc_x1_speed_override1_t_enc_modes
 */
#define sc_x1_speed_override1_t_enc_modes_T_ENC_MODE_BYPASS 0
#define sc_x1_speed_override1_t_enc_modes_T_ENC_MODE_CL49  1
#define sc_x1_speed_override1_t_enc_modes_T_ENC_MODE_CL82  2

/****************************************************************************
 * Enums: sc_x1_speed_override1_btmx_mode
 */
#define sc_x1_speed_override1_btmx_mode_BS_BTMX_MODE_1to1  0
#define sc_x1_speed_override1_btmx_mode_BS_BTMX_MODE_2to1  1
#define sc_x1_speed_override1_btmx_mode_BS_BTMX_MODE_5to1  2

/****************************************************************************
 * Enums: sc_x1_speed_override1_t_type_cl82
 */
#define sc_x1_speed_override1_t_type_cl82_T_TYPE_B1        5
#define sc_x1_speed_override1_t_type_cl82_T_TYPE_C         4
#define sc_x1_speed_override1_t_type_cl82_T_TYPE_S         3
#define sc_x1_speed_override1_t_type_cl82_T_TYPE_T         2
#define sc_x1_speed_override1_t_type_cl82_T_TYPE_D         1
#define sc_x1_speed_override1_t_type_cl82_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override1_txsm_state_cl82
 */
#define sc_x1_speed_override1_txsm_state_cl82_TX_HIG_END   6
#define sc_x1_speed_override1_txsm_state_cl82_TX_HIG_START 5
#define sc_x1_speed_override1_txsm_state_cl82_TX_E         4
#define sc_x1_speed_override1_txsm_state_cl82_TX_T         3
#define sc_x1_speed_override1_txsm_state_cl82_TX_D         2
#define sc_x1_speed_override1_txsm_state_cl82_TX_C         1
#define sc_x1_speed_override1_txsm_state_cl82_TX_INIT      0

/****************************************************************************
 * Enums: sc_x1_speed_override1_ltxsm_state_cl82
 */
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_HIG_END  64
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_HIG_START 32
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_E        16
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_T        8
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_D        4
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_C        2
#define sc_x1_speed_override1_ltxsm_state_cl82_TX_INIT     1

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_type_coded_cl82
 */
#define sc_x1_speed_override1_r_type_coded_cl82_R_TYPE_B1  32
#define sc_x1_speed_override1_r_type_coded_cl82_R_TYPE_C   16
#define sc_x1_speed_override1_r_type_coded_cl82_R_TYPE_S   8
#define sc_x1_speed_override1_r_type_coded_cl82_R_TYPE_T   4
#define sc_x1_speed_override1_r_type_coded_cl82_R_TYPE_D   2
#define sc_x1_speed_override1_r_type_coded_cl82_R_TYPE_E   1

/****************************************************************************
 * Enums: sc_x1_speed_override1_rxsm_state_cl82
 */
#define sc_x1_speed_override1_rxsm_state_cl82_RX_HIG_END   64
#define sc_x1_speed_override1_rxsm_state_cl82_RX_HIG_START 32
#define sc_x1_speed_override1_rxsm_state_cl82_RX_E         16
#define sc_x1_speed_override1_rxsm_state_cl82_RX_T         8
#define sc_x1_speed_override1_rxsm_state_cl82_RX_D         4
#define sc_x1_speed_override1_rxsm_state_cl82_RX_C         2
#define sc_x1_speed_override1_rxsm_state_cl82_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override1_deskew_state
 */
#define sc_x1_speed_override1_deskew_state_ALIGN_ACQUIRED  2
#define sc_x1_speed_override1_deskew_state_LOSS_OF_ALIGNMENT 1

/****************************************************************************
 * Enums: sc_x1_speed_override1_os_mode_enum
 */
#define sc_x1_speed_override1_os_mode_enum_OS_MODE_1       0
#define sc_x1_speed_override1_os_mode_enum_OS_MODE_2       1
#define sc_x1_speed_override1_os_mode_enum_OS_MODE_4       2
#define sc_x1_speed_override1_os_mode_enum_OS_MODE_16p5    8
#define sc_x1_speed_override1_os_mode_enum_OS_MODE_20p625  12

/****************************************************************************
 * Enums: sc_x1_speed_override1_scr_modes
 */
#define sc_x1_speed_override1_scr_modes_T_SCR_MODE_BYPASS  0
#define sc_x1_speed_override1_scr_modes_T_SCR_MODE_CL49    1
#define sc_x1_speed_override1_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define sc_x1_speed_override1_scr_modes_T_SCR_MODE_100G    3
#define sc_x1_speed_override1_scr_modes_T_SCR_MODE_20G     4
#define sc_x1_speed_override1_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override1_descr_modes
 */
#define sc_x1_speed_override1_descr_modes_R_DESCR_MODE_BYPASS 0
#define sc_x1_speed_override1_descr_modes_R_DESCR_MODE_CL49 1
#define sc_x1_speed_override1_descr_modes_R_DESCR_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_dec_tl_mode
 */
#define sc_x1_speed_override1_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define sc_x1_speed_override1_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define sc_x1_speed_override1_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_dec_fsm_mode
 */
#define sc_x1_speed_override1_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define sc_x1_speed_override1_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define sc_x1_speed_override1_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_deskew_mode
 */
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_20G 1
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_100G 4
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define sc_x1_speed_override1_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: sc_x1_speed_override1_bs_dist_modes
 */
#define sc_x1_speed_override1_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define sc_x1_speed_override1_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define sc_x1_speed_override1_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define sc_x1_speed_override1_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49_t_type
 */
#define sc_x1_speed_override1_cl49_t_type_BAD_T_TYPE       15
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_B0        11
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_OB        10
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_B1        9
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_DB        8
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_FC        7
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_TB        6
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_LI        5
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_C         4
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_S         3
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_T         2
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_D         1
#define sc_x1_speed_override1_cl49_t_type_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49_txsm_states
 */
#define sc_x1_speed_override1_cl49_txsm_states_TX_HIG_END  7
#define sc_x1_speed_override1_cl49_txsm_states_TX_HIG_START 6
#define sc_x1_speed_override1_cl49_txsm_states_TX_LI       5
#define sc_x1_speed_override1_cl49_txsm_states_TX_E        4
#define sc_x1_speed_override1_cl49_txsm_states_TX_T        3
#define sc_x1_speed_override1_cl49_txsm_states_TX_D        2
#define sc_x1_speed_override1_cl49_txsm_states_TX_C        1
#define sc_x1_speed_override1_cl49_txsm_states_TX_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49_ltxsm_states
 */
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_HIG_END 128
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_HIG_START 64
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_LI      32
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_E       16
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_T       8
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_D       4
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_C       2
#define sc_x1_speed_override1_cl49_ltxsm_states_TX_INIT    1

/****************************************************************************
 * Enums: sc_x1_speed_override1_burst_error_mode
 */
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_11_BITS 0
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_16_BITS 1
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_17_BITS 2
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_18_BITS 3
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_19_BITS 4
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_20_BITS 5
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_21_BITS 6
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_22_BITS 7
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_23_BITS 8
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_24_BITS 9
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_25_BITS 10
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_26_BITS 11
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_27_BITS 12
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_28_BITS 13
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_29_BITS 14
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_30_BITS 15
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_31_BITS 16
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_32_BITS 17
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_33_BITS 18
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_34_BITS 19
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_35_BITS 20
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_36_BITS 21
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_37_BITS 22
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_38_BITS 23
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_39_BITS 24
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_40_BITS 25
#define sc_x1_speed_override1_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: sc_x1_speed_override1_bermon_state
 */
#define sc_x1_speed_override1_bermon_state_HI_BER          4
#define sc_x1_speed_override1_bermon_state_GOOD_BER        3
#define sc_x1_speed_override1_bermon_state_BER_TEST_SH     2
#define sc_x1_speed_override1_bermon_state_START_TIMER     1
#define sc_x1_speed_override1_bermon_state_BER_MT_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override1_rxsm_state_cl49
 */
#define sc_x1_speed_override1_rxsm_state_cl49_RX_HIG_END   128
#define sc_x1_speed_override1_rxsm_state_cl49_RX_HIG_START 64
#define sc_x1_speed_override1_rxsm_state_cl49_RX_LI        32
#define sc_x1_speed_override1_rxsm_state_cl49_RX_E         16
#define sc_x1_speed_override1_rxsm_state_cl49_RX_T         8
#define sc_x1_speed_override1_rxsm_state_cl49_RX_D         4
#define sc_x1_speed_override1_rxsm_state_cl49_RX_C         2
#define sc_x1_speed_override1_rxsm_state_cl49_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_type
 */
#define sc_x1_speed_override1_r_type_BAD_R_TYPE            15
#define sc_x1_speed_override1_r_type_R_TYPE_B0             11
#define sc_x1_speed_override1_r_type_R_TYPE_OB             10
#define sc_x1_speed_override1_r_type_R_TYPE_B1             9
#define sc_x1_speed_override1_r_type_R_TYPE_DB             8
#define sc_x1_speed_override1_r_type_R_TYPE_FC             7
#define sc_x1_speed_override1_r_type_R_TYPE_TB             6
#define sc_x1_speed_override1_r_type_R_TYPE_LI             5
#define sc_x1_speed_override1_r_type_R_TYPE_C              4
#define sc_x1_speed_override1_r_type_R_TYPE_S              3
#define sc_x1_speed_override1_r_type_R_TYPE_T              2
#define sc_x1_speed_override1_r_type_R_TYPE_D              1
#define sc_x1_speed_override1_r_type_R_TYPE_E              0

/****************************************************************************
 * Enums: sc_x1_speed_override1_am_lock_state
 */
#define sc_x1_speed_override1_am_lock_state_INVALID_AM     512
#define sc_x1_speed_override1_am_lock_state_GOOD_AM        256
#define sc_x1_speed_override1_am_lock_state_COMP_AM        128
#define sc_x1_speed_override1_am_lock_state_TIMER_2        64
#define sc_x1_speed_override1_am_lock_state_AM_2_GOOD      32
#define sc_x1_speed_override1_am_lock_state_COMP_2ND       16
#define sc_x1_speed_override1_am_lock_state_TIMER_1        8
#define sc_x1_speed_override1_am_lock_state_FIND_1ST       4
#define sc_x1_speed_override1_am_lock_state_AM_RESET_CNT   2
#define sc_x1_speed_override1_am_lock_state_AM_LOCK_INIT   1

/****************************************************************************
 * Enums: sc_x1_speed_override1_msg_selector
 */
#define sc_x1_speed_override1_msg_selector_RESERVED        0
#define sc_x1_speed_override1_msg_selector_VALUE_802p3     1
#define sc_x1_speed_override1_msg_selector_VALUE_802p9     2
#define sc_x1_speed_override1_msg_selector_VALUE_802p5     3
#define sc_x1_speed_override1_msg_selector_VALUE_1394      4

/****************************************************************************
 * Enums: sc_x1_speed_override1_synce_enum
 */
#define sc_x1_speed_override1_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override1_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override1_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override1_synce_enum_stage0
 */
#define sc_x1_speed_override1_synce_enum_stage0_SYNCE_NO_DIV 0
#define sc_x1_speed_override1_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define sc_x1_speed_override1_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl91_sync_state
 */
#define sc_x1_speed_override1_cl91_sync_state_FIND_1ST     0
#define sc_x1_speed_override1_cl91_sync_state_COUNT_NEXT   1
#define sc_x1_speed_override1_cl91_sync_state_COMP_2ND     2
#define sc_x1_speed_override1_cl91_sync_state_TWO_GOOD     3

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl91_algn_state
 */
#define sc_x1_speed_override1_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define sc_x1_speed_override1_cl91_algn_state_DESKEW       1
#define sc_x1_speed_override1_cl91_algn_state_DESKEW_FAIL  2
#define sc_x1_speed_override1_cl91_algn_state_ALIGN_ACQUIRED 3
#define sc_x1_speed_override1_cl91_algn_state_CW_GOOD      4
#define sc_x1_speed_override1_cl91_algn_state_CW_BAD       5
#define sc_x1_speed_override1_cl91_algn_state_THREE_BAD    6

/****************************************************************************
 * Enums: sc_x1_speed_override1_fec_sel_override
 */
#define sc_x1_speed_override1_fec_sel_override_NO_OVERRIDE 0
#define sc_x1_speed_override1_fec_sel_override_NO_FEC      1
#define sc_x1_speed_override1_fec_sel_override_FEC_CL74    2
#define sc_x1_speed_override1_fec_sel_override_FEC_CL91    3

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl91_blksync_mode
 */
#define sc_x1_speed_override1_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define sc_x1_speed_override1_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define sc_x1_speed_override1_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define sc_x1_speed_override1_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define sc_x1_speed_override1_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_merge_mode
 */
#define sc_x1_speed_override1_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define sc_x1_speed_override1_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define sc_x1_speed_override1_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define sc_x1_speed_override1_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define sc_x1_speed_override1_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_tc_mode
 */
#define sc_x1_speed_override1_r_tc_mode_R_TC_MODE_SINGLE   0
#define sc_x1_speed_override1_r_tc_mode_R_TC_MODE_DUAL     1
#define sc_x1_speed_override1_r_tc_mode_R_TC_MODE_QUAD     2

/****************************************************************************
 * Enums: sc_x1_speed_override1_r_tc_out_mode
 */
#define sc_x1_speed_override1_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define sc_x1_speed_override1_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define sc_x1_speed_override1_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl91_fec_mode
 */
#define sc_x1_speed_override1_cl91_fec_mode_NO_CL91_FEC    0
#define sc_x1_speed_override1_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define sc_x1_speed_override1_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define sc_x1_speed_override1_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define sc_x1_speed_override1_cl91_fec_mode_CL91_QUAD_LANE 4
#define sc_x1_speed_override1_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override1_am_spacing_mul
 */
#define sc_x1_speed_override1_am_spacing_mul_AM_SPACING_MUL_2 0
#define sc_x1_speed_override1_am_spacing_mul_AM_SPACING_MUL_4 1
#define sc_x1_speed_override1_am_spacing_mul_AM_SPACING_MUL_5 2
#define sc_x1_speed_override1_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36TxEEEStates_l
 */
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36TxEEEStates_c
 */
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49TxEEEStates_l
 */
#define sc_x1_speed_override2_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override2_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_fec_req_enum
 */
#define sc_x1_speed_override2_fec_req_enum_FEC_not_supported 0
#define sc_x1_speed_override2_fec_req_enum_FEC_supported_but_not_requested 1
#define sc_x1_speed_override2_fec_req_enum_invalid_setting 2
#define sc_x1_speed_override2_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl73_pause_enum
 */
#define sc_x1_speed_override2_cl73_pause_enum_No_PAUSE_ability 0
#define sc_x1_speed_override2_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define sc_x1_speed_override2_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define sc_x1_speed_override2_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49TxEEEStates_c
 */
#define sc_x1_speed_override2_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override2_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36RxEEEStates_l
 */
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36RxEEEStates_c
 */
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49RxEEEStates_l
 */
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49RxEEEStates_c
 */
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48TxEEEStates_l
 */
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48TxEEEStates_c
 */
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48RxEEEStates_l
 */
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48RxEEEStates_c
 */
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_IQP_Options
 */
#define sc_x1_speed_override2_IQP_Options_i50uA            0
#define sc_x1_speed_override2_IQP_Options_i100uA           1
#define sc_x1_speed_override2_IQP_Options_i150uA           2
#define sc_x1_speed_override2_IQP_Options_i200uA           3
#define sc_x1_speed_override2_IQP_Options_i250uA           4
#define sc_x1_speed_override2_IQP_Options_i300uA           5
#define sc_x1_speed_override2_IQP_Options_i350uA           6
#define sc_x1_speed_override2_IQP_Options_i400uA           7
#define sc_x1_speed_override2_IQP_Options_i450uA           8
#define sc_x1_speed_override2_IQP_Options_i500uA           9
#define sc_x1_speed_override2_IQP_Options_i550uA           10
#define sc_x1_speed_override2_IQP_Options_i600uA           11
#define sc_x1_speed_override2_IQP_Options_i650uA           12
#define sc_x1_speed_override2_IQP_Options_i700uA           13
#define sc_x1_speed_override2_IQP_Options_i750uA           14
#define sc_x1_speed_override2_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override2_IDriver_Options
 */
#define sc_x1_speed_override2_IDriver_Options_v680mV       0
#define sc_x1_speed_override2_IDriver_Options_v730mV       1
#define sc_x1_speed_override2_IDriver_Options_v780mV       2
#define sc_x1_speed_override2_IDriver_Options_v830mV       3
#define sc_x1_speed_override2_IDriver_Options_v880mV       4
#define sc_x1_speed_override2_IDriver_Options_v930mV       5
#define sc_x1_speed_override2_IDriver_Options_v980mV       6
#define sc_x1_speed_override2_IDriver_Options_v1010mV      7
#define sc_x1_speed_override2_IDriver_Options_v1040mV      8
#define sc_x1_speed_override2_IDriver_Options_v1060mV      9
#define sc_x1_speed_override2_IDriver_Options_v1070mV      10
#define sc_x1_speed_override2_IDriver_Options_v1080mV      11
#define sc_x1_speed_override2_IDriver_Options_v1085mV      12
#define sc_x1_speed_override2_IDriver_Options_v1090mV      13
#define sc_x1_speed_override2_IDriver_Options_v1095mV      14
#define sc_x1_speed_override2_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override2_operationModes
 */
#define sc_x1_speed_override2_operationModes_XGXS          0
#define sc_x1_speed_override2_operationModes_XGXG_nCC      1
#define sc_x1_speed_override2_operationModes_Indlane_OS8   4
#define sc_x1_speed_override2_operationModes_IndLane_OS5   5
#define sc_x1_speed_override2_operationModes_PCI           7
#define sc_x1_speed_override2_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override2_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override2_operationModes_PBypass       10
#define sc_x1_speed_override2_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override2_operationModes_ComboCoreMode 12
#define sc_x1_speed_override2_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override2_actualSpeeds
 */
#define sc_x1_speed_override2_actualSpeeds_dr_10M          0
#define sc_x1_speed_override2_actualSpeeds_dr_100M         1
#define sc_x1_speed_override2_actualSpeeds_dr_1G           2
#define sc_x1_speed_override2_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override2_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override2_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override2_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override2_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override2_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override2_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override2_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override2_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override2_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override2_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override2_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override2_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override2_actualSpeeds_dr_5G           16
#define sc_x1_speed_override2_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override2_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override2_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override2_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override2_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override2_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override2_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override2_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override2_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override2_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override2_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override2_actualSpeeds_dr_40G          28
#define sc_x1_speed_override2_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override2_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override2_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override2_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override2_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override2_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override2_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override2_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override2_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override2_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override2_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override2_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override2_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override2_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override2_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override2_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override2_actualSpeedsMisc1
 */
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override2_IndLaneModes
 */
#define sc_x1_speed_override2_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override2_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override2_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override2_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override2_prbsSelect
 */
#define sc_x1_speed_override2_prbsSelect_prbs7             0
#define sc_x1_speed_override2_prbsSelect_prbs15            1
#define sc_x1_speed_override2_prbsSelect_prbs23            2
#define sc_x1_speed_override2_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override2_vcoDivider
 */
#define sc_x1_speed_override2_vcoDivider_div32             0
#define sc_x1_speed_override2_vcoDivider_div36             1
#define sc_x1_speed_override2_vcoDivider_div40             2
#define sc_x1_speed_override2_vcoDivider_div42             3
#define sc_x1_speed_override2_vcoDivider_div48             4
#define sc_x1_speed_override2_vcoDivider_div50             5
#define sc_x1_speed_override2_vcoDivider_div52             6
#define sc_x1_speed_override2_vcoDivider_div54             7
#define sc_x1_speed_override2_vcoDivider_div60             8
#define sc_x1_speed_override2_vcoDivider_div64             9
#define sc_x1_speed_override2_vcoDivider_div66             10
#define sc_x1_speed_override2_vcoDivider_div68             11
#define sc_x1_speed_override2_vcoDivider_div70             12
#define sc_x1_speed_override2_vcoDivider_div80             13
#define sc_x1_speed_override2_vcoDivider_div92             14
#define sc_x1_speed_override2_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override2_refClkSelect
 */
#define sc_x1_speed_override2_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override2_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override2_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override2_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override2_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override2_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override2_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override2_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override2_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override2_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override2_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override2_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override2_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override2_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override2_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override2_aerMMDportSelect
 */
#define sc_x1_speed_override2_aerMMDportSelect_ln0         0
#define sc_x1_speed_override2_aerMMDportSelect_ln1         1
#define sc_x1_speed_override2_aerMMDportSelect_ln2         2
#define sc_x1_speed_override2_aerMMDportSelect_ln3         3
#define sc_x1_speed_override2_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override2_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override2_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override2_firmwareModeSelect
 */
#define sc_x1_speed_override2_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override2_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override2_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override2_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override2_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override2_tempIdxSelect
 */
#define sc_x1_speed_override2_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override2_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override2_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override2_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override2_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override2_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override2_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override2_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override2_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override2_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override2_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override2_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override2_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override2_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override2_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override2_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override2_port_mode
 */
#define sc_x1_speed_override2_port_mode_QUAD_PORT          0
#define sc_x1_speed_override2_port_mode_TRI_1_PORT         1
#define sc_x1_speed_override2_port_mode_TRI_2_PORT         2
#define sc_x1_speed_override2_port_mode_DUAL_PORT          3
#define sc_x1_speed_override2_port_mode_SINGLE_PORT        4

/****************************************************************************
 * Enums: sc_x1_speed_override2_rev_letter_enum
 */
#define sc_x1_speed_override2_rev_letter_enum_REV_A        0
#define sc_x1_speed_override2_rev_letter_enum_REV_B        1
#define sc_x1_speed_override2_rev_letter_enum_REV_C        2
#define sc_x1_speed_override2_rev_letter_enum_REV_D        3

/****************************************************************************
 * Enums: sc_x1_speed_override2_rev_number_enum
 */
#define sc_x1_speed_override2_rev_number_enum_REV_0        0
#define sc_x1_speed_override2_rev_number_enum_REV_1        1
#define sc_x1_speed_override2_rev_number_enum_REV_2        2
#define sc_x1_speed_override2_rev_number_enum_REV_3        3
#define sc_x1_speed_override2_rev_number_enum_REV_4        4
#define sc_x1_speed_override2_rev_number_enum_REV_5        5
#define sc_x1_speed_override2_rev_number_enum_REV_6        6
#define sc_x1_speed_override2_rev_number_enum_REV_7        7

/****************************************************************************
 * Enums: sc_x1_speed_override2_bonding_enum
 */
#define sc_x1_speed_override2_bonding_enum_WIRE_BOND       0
#define sc_x1_speed_override2_bonding_enum_FLIP_CHIP       1

/****************************************************************************
 * Enums: sc_x1_speed_override2_tech_process
 */
#define sc_x1_speed_override2_tech_process_PROCESS_90NM    0
#define sc_x1_speed_override2_tech_process_PROCESS_65NM    1
#define sc_x1_speed_override2_tech_process_PROCESS_40NM    2
#define sc_x1_speed_override2_tech_process_PROCESS_28NM    3
#define sc_x1_speed_override2_tech_process_PROCESS_16NM    4

/****************************************************************************
 * Enums: sc_x1_speed_override2_model_num
 */
#define sc_x1_speed_override2_model_num_SERDES_CL73        0
#define sc_x1_speed_override2_model_num_XGXS_16G           1
#define sc_x1_speed_override2_model_num_HYPERCORE          2
#define sc_x1_speed_override2_model_num_HYPERLITE          3
#define sc_x1_speed_override2_model_num_PCIE_G2_PIPE       4
#define sc_x1_speed_override2_model_num_SERDES_1p25GBd     5
#define sc_x1_speed_override2_model_num_SATA2              6
#define sc_x1_speed_override2_model_num_QSGMII             7
#define sc_x1_speed_override2_model_num_XGXS10G            8
#define sc_x1_speed_override2_model_num_WARPCORE           9
#define sc_x1_speed_override2_model_num_XFICORE            10
#define sc_x1_speed_override2_model_num_RXFI               11
#define sc_x1_speed_override2_model_num_WARPLITE           12
#define sc_x1_speed_override2_model_num_PENTACORE          13
#define sc_x1_speed_override2_model_num_ESM                14
#define sc_x1_speed_override2_model_num_QUAD_SGMII         15
#define sc_x1_speed_override2_model_num_WARPCORE_3         16
#define sc_x1_speed_override2_model_num_TSC                17
#define sc_x1_speed_override2_model_num_TSC4E              18
#define sc_x1_speed_override2_model_num_TSC12E             19
#define sc_x1_speed_override2_model_num_TSC4F              20
#define sc_x1_speed_override2_model_num_TSC4F_GEN2         21
#define sc_x1_speed_override2_model_num_XGXS_CL73_90NM     29
#define sc_x1_speed_override2_model_num_SERDES_CL73_90NM   30
#define sc_x1_speed_override2_model_num_WARPCORE3          32
#define sc_x1_speed_override2_model_num_WARPCORE4_TSC      33
#define sc_x1_speed_override2_model_num_RXAUI              34

/****************************************************************************
 * Enums: sc_x1_speed_override2_payload
 */
#define sc_x1_speed_override2_payload_REPEAT_2_BYTES       0
#define sc_x1_speed_override2_payload_RAMPING              1
#define sc_x1_speed_override2_payload_CL48_CRPAT           2
#define sc_x1_speed_override2_payload_CL48_CJPAT           3
#define sc_x1_speed_override2_payload_CL36_LONG_CRPAT      4
#define sc_x1_speed_override2_payload_CL36_SHORT_CRPAT     5

/****************************************************************************
 * Enums: sc_x1_speed_override2_sc
 */
#define sc_x1_speed_override2_sc_S_10G_CR1                 0
#define sc_x1_speed_override2_sc_S_10G_KR1                 1
#define sc_x1_speed_override2_sc_S_10G_X1                  2
#define sc_x1_speed_override2_sc_S_10G_HG2_CR1             4
#define sc_x1_speed_override2_sc_S_10G_HG2_KR1             5
#define sc_x1_speed_override2_sc_S_10G_HG2_X1              6
#define sc_x1_speed_override2_sc_S_20G_CR1                 8
#define sc_x1_speed_override2_sc_S_20G_KR1                 9
#define sc_x1_speed_override2_sc_S_20G_X1                  10
#define sc_x1_speed_override2_sc_S_20G_HG2_CR1             12
#define sc_x1_speed_override2_sc_S_20G_HG2_KR1             13
#define sc_x1_speed_override2_sc_S_20G_HG2_X1              14
#define sc_x1_speed_override2_sc_S_25G_CR1                 16
#define sc_x1_speed_override2_sc_S_25G_KR1                 17
#define sc_x1_speed_override2_sc_S_25G_X1                  18
#define sc_x1_speed_override2_sc_S_25G_HG2_CR1             20
#define sc_x1_speed_override2_sc_S_25G_HG2_KR1             21
#define sc_x1_speed_override2_sc_S_25G_HG2_X1              22
#define sc_x1_speed_override2_sc_S_20G_CR2                 24
#define sc_x1_speed_override2_sc_S_20G_KR2                 25
#define sc_x1_speed_override2_sc_S_20G_X2                  26
#define sc_x1_speed_override2_sc_S_20G_HG2_CR2             28
#define sc_x1_speed_override2_sc_S_20G_HG2_KR2             29
#define sc_x1_speed_override2_sc_S_20G_HG2_X2              30
#define sc_x1_speed_override2_sc_S_40G_CR2                 32
#define sc_x1_speed_override2_sc_S_40G_KR2                 33
#define sc_x1_speed_override2_sc_S_40G_X2                  34
#define sc_x1_speed_override2_sc_S_40G_HG2_CR2             36
#define sc_x1_speed_override2_sc_S_40G_HG2_KR2             37
#define sc_x1_speed_override2_sc_S_40G_HG2_X2              38
#define sc_x1_speed_override2_sc_S_40G_CR4                 40
#define sc_x1_speed_override2_sc_S_40G_KR4                 41
#define sc_x1_speed_override2_sc_S_40G_X4                  42
#define sc_x1_speed_override2_sc_S_40G_HG2_CR4             44
#define sc_x1_speed_override2_sc_S_40G_HG2_KR4             45
#define sc_x1_speed_override2_sc_S_40G_HG2_X4              46
#define sc_x1_speed_override2_sc_S_50G_CR2                 48
#define sc_x1_speed_override2_sc_S_50G_KR2                 49
#define sc_x1_speed_override2_sc_S_50G_X2                  50
#define sc_x1_speed_override2_sc_S_50G_HG2_CR2             52
#define sc_x1_speed_override2_sc_S_50G_HG2_KR2             53
#define sc_x1_speed_override2_sc_S_50G_HG2_X2              54
#define sc_x1_speed_override2_sc_S_50G_CR4                 56
#define sc_x1_speed_override2_sc_S_50G_KR4                 57
#define sc_x1_speed_override2_sc_S_50G_X4                  58
#define sc_x1_speed_override2_sc_S_50G_HG2_CR4             60
#define sc_x1_speed_override2_sc_S_50G_HG2_KR4             61
#define sc_x1_speed_override2_sc_S_50G_HG2_X4              62
#define sc_x1_speed_override2_sc_S_100G_CR4                64
#define sc_x1_speed_override2_sc_S_100G_KR4                65
#define sc_x1_speed_override2_sc_S_100G_X4                 66
#define sc_x1_speed_override2_sc_S_100G_HG2_CR4            68
#define sc_x1_speed_override2_sc_S_100G_HG2_KR4            69
#define sc_x1_speed_override2_sc_S_100G_HG2_X4             70
#define sc_x1_speed_override2_sc_S_CL73_20GVCO             72
#define sc_x1_speed_override2_sc_S_CL73_25GVCO             80
#define sc_x1_speed_override2_sc_S_CL36_20GVCO             88
#define sc_x1_speed_override2_sc_S_CL36_25GVCO             96
#define sc_x1_speed_override2_sc_S_25G_CR_IEEE             112
#define sc_x1_speed_override2_sc_S_25G_CRS_IEEE            113
#define sc_x1_speed_override2_sc_S_25G_KR_IEEE             114
#define sc_x1_speed_override2_sc_S_25G_KRS_IEEE            115

/****************************************************************************
 * Enums: sc_x1_speed_override2_t_fifo_modes
 */
#define sc_x1_speed_override2_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define sc_x1_speed_override2_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define sc_x1_speed_override2_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define sc_x1_speed_override2_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: sc_x1_speed_override2_t_enc_modes
 */
#define sc_x1_speed_override2_t_enc_modes_T_ENC_MODE_BYPASS 0
#define sc_x1_speed_override2_t_enc_modes_T_ENC_MODE_CL49  1
#define sc_x1_speed_override2_t_enc_modes_T_ENC_MODE_CL82  2

/****************************************************************************
 * Enums: sc_x1_speed_override2_btmx_mode
 */
#define sc_x1_speed_override2_btmx_mode_BS_BTMX_MODE_1to1  0
#define sc_x1_speed_override2_btmx_mode_BS_BTMX_MODE_2to1  1
#define sc_x1_speed_override2_btmx_mode_BS_BTMX_MODE_5to1  2

/****************************************************************************
 * Enums: sc_x1_speed_override2_t_type_cl82
 */
#define sc_x1_speed_override2_t_type_cl82_T_TYPE_B1        5
#define sc_x1_speed_override2_t_type_cl82_T_TYPE_C         4
#define sc_x1_speed_override2_t_type_cl82_T_TYPE_S         3
#define sc_x1_speed_override2_t_type_cl82_T_TYPE_T         2
#define sc_x1_speed_override2_t_type_cl82_T_TYPE_D         1
#define sc_x1_speed_override2_t_type_cl82_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override2_txsm_state_cl82
 */
#define sc_x1_speed_override2_txsm_state_cl82_TX_HIG_END   6
#define sc_x1_speed_override2_txsm_state_cl82_TX_HIG_START 5
#define sc_x1_speed_override2_txsm_state_cl82_TX_E         4
#define sc_x1_speed_override2_txsm_state_cl82_TX_T         3
#define sc_x1_speed_override2_txsm_state_cl82_TX_D         2
#define sc_x1_speed_override2_txsm_state_cl82_TX_C         1
#define sc_x1_speed_override2_txsm_state_cl82_TX_INIT      0

/****************************************************************************
 * Enums: sc_x1_speed_override2_ltxsm_state_cl82
 */
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_HIG_END  64
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_HIG_START 32
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_E        16
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_T        8
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_D        4
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_C        2
#define sc_x1_speed_override2_ltxsm_state_cl82_TX_INIT     1

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_type_coded_cl82
 */
#define sc_x1_speed_override2_r_type_coded_cl82_R_TYPE_B1  32
#define sc_x1_speed_override2_r_type_coded_cl82_R_TYPE_C   16
#define sc_x1_speed_override2_r_type_coded_cl82_R_TYPE_S   8
#define sc_x1_speed_override2_r_type_coded_cl82_R_TYPE_T   4
#define sc_x1_speed_override2_r_type_coded_cl82_R_TYPE_D   2
#define sc_x1_speed_override2_r_type_coded_cl82_R_TYPE_E   1

/****************************************************************************
 * Enums: sc_x1_speed_override2_rxsm_state_cl82
 */
#define sc_x1_speed_override2_rxsm_state_cl82_RX_HIG_END   64
#define sc_x1_speed_override2_rxsm_state_cl82_RX_HIG_START 32
#define sc_x1_speed_override2_rxsm_state_cl82_RX_E         16
#define sc_x1_speed_override2_rxsm_state_cl82_RX_T         8
#define sc_x1_speed_override2_rxsm_state_cl82_RX_D         4
#define sc_x1_speed_override2_rxsm_state_cl82_RX_C         2
#define sc_x1_speed_override2_rxsm_state_cl82_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override2_deskew_state
 */
#define sc_x1_speed_override2_deskew_state_ALIGN_ACQUIRED  2
#define sc_x1_speed_override2_deskew_state_LOSS_OF_ALIGNMENT 1

/****************************************************************************
 * Enums: sc_x1_speed_override2_os_mode_enum
 */
#define sc_x1_speed_override2_os_mode_enum_OS_MODE_1       0
#define sc_x1_speed_override2_os_mode_enum_OS_MODE_2       1
#define sc_x1_speed_override2_os_mode_enum_OS_MODE_4       2
#define sc_x1_speed_override2_os_mode_enum_OS_MODE_16p5    8
#define sc_x1_speed_override2_os_mode_enum_OS_MODE_20p625  12

/****************************************************************************
 * Enums: sc_x1_speed_override2_scr_modes
 */
#define sc_x1_speed_override2_scr_modes_T_SCR_MODE_BYPASS  0
#define sc_x1_speed_override2_scr_modes_T_SCR_MODE_CL49    1
#define sc_x1_speed_override2_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define sc_x1_speed_override2_scr_modes_T_SCR_MODE_100G    3
#define sc_x1_speed_override2_scr_modes_T_SCR_MODE_20G     4
#define sc_x1_speed_override2_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override2_descr_modes
 */
#define sc_x1_speed_override2_descr_modes_R_DESCR_MODE_BYPASS 0
#define sc_x1_speed_override2_descr_modes_R_DESCR_MODE_CL49 1
#define sc_x1_speed_override2_descr_modes_R_DESCR_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_dec_tl_mode
 */
#define sc_x1_speed_override2_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define sc_x1_speed_override2_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define sc_x1_speed_override2_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_dec_fsm_mode
 */
#define sc_x1_speed_override2_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define sc_x1_speed_override2_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define sc_x1_speed_override2_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_deskew_mode
 */
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_20G 1
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_100G 4
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define sc_x1_speed_override2_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: sc_x1_speed_override2_bs_dist_modes
 */
#define sc_x1_speed_override2_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define sc_x1_speed_override2_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define sc_x1_speed_override2_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define sc_x1_speed_override2_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49_t_type
 */
#define sc_x1_speed_override2_cl49_t_type_BAD_T_TYPE       15
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_B0        11
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_OB        10
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_B1        9
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_DB        8
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_FC        7
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_TB        6
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_LI        5
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_C         4
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_S         3
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_T         2
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_D         1
#define sc_x1_speed_override2_cl49_t_type_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49_txsm_states
 */
#define sc_x1_speed_override2_cl49_txsm_states_TX_HIG_END  7
#define sc_x1_speed_override2_cl49_txsm_states_TX_HIG_START 6
#define sc_x1_speed_override2_cl49_txsm_states_TX_LI       5
#define sc_x1_speed_override2_cl49_txsm_states_TX_E        4
#define sc_x1_speed_override2_cl49_txsm_states_TX_T        3
#define sc_x1_speed_override2_cl49_txsm_states_TX_D        2
#define sc_x1_speed_override2_cl49_txsm_states_TX_C        1
#define sc_x1_speed_override2_cl49_txsm_states_TX_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49_ltxsm_states
 */
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_HIG_END 128
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_HIG_START 64
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_LI      32
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_E       16
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_T       8
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_D       4
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_C       2
#define sc_x1_speed_override2_cl49_ltxsm_states_TX_INIT    1

/****************************************************************************
 * Enums: sc_x1_speed_override2_burst_error_mode
 */
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_11_BITS 0
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_16_BITS 1
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_17_BITS 2
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_18_BITS 3
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_19_BITS 4
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_20_BITS 5
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_21_BITS 6
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_22_BITS 7
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_23_BITS 8
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_24_BITS 9
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_25_BITS 10
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_26_BITS 11
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_27_BITS 12
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_28_BITS 13
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_29_BITS 14
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_30_BITS 15
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_31_BITS 16
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_32_BITS 17
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_33_BITS 18
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_34_BITS 19
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_35_BITS 20
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_36_BITS 21
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_37_BITS 22
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_38_BITS 23
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_39_BITS 24
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_40_BITS 25
#define sc_x1_speed_override2_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: sc_x1_speed_override2_bermon_state
 */
#define sc_x1_speed_override2_bermon_state_HI_BER          4
#define sc_x1_speed_override2_bermon_state_GOOD_BER        3
#define sc_x1_speed_override2_bermon_state_BER_TEST_SH     2
#define sc_x1_speed_override2_bermon_state_START_TIMER     1
#define sc_x1_speed_override2_bermon_state_BER_MT_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override2_rxsm_state_cl49
 */
#define sc_x1_speed_override2_rxsm_state_cl49_RX_HIG_END   128
#define sc_x1_speed_override2_rxsm_state_cl49_RX_HIG_START 64
#define sc_x1_speed_override2_rxsm_state_cl49_RX_LI        32
#define sc_x1_speed_override2_rxsm_state_cl49_RX_E         16
#define sc_x1_speed_override2_rxsm_state_cl49_RX_T         8
#define sc_x1_speed_override2_rxsm_state_cl49_RX_D         4
#define sc_x1_speed_override2_rxsm_state_cl49_RX_C         2
#define sc_x1_speed_override2_rxsm_state_cl49_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_type
 */
#define sc_x1_speed_override2_r_type_BAD_R_TYPE            15
#define sc_x1_speed_override2_r_type_R_TYPE_B0             11
#define sc_x1_speed_override2_r_type_R_TYPE_OB             10
#define sc_x1_speed_override2_r_type_R_TYPE_B1             9
#define sc_x1_speed_override2_r_type_R_TYPE_DB             8
#define sc_x1_speed_override2_r_type_R_TYPE_FC             7
#define sc_x1_speed_override2_r_type_R_TYPE_TB             6
#define sc_x1_speed_override2_r_type_R_TYPE_LI             5
#define sc_x1_speed_override2_r_type_R_TYPE_C              4
#define sc_x1_speed_override2_r_type_R_TYPE_S              3
#define sc_x1_speed_override2_r_type_R_TYPE_T              2
#define sc_x1_speed_override2_r_type_R_TYPE_D              1
#define sc_x1_speed_override2_r_type_R_TYPE_E              0

/****************************************************************************
 * Enums: sc_x1_speed_override2_am_lock_state
 */
#define sc_x1_speed_override2_am_lock_state_INVALID_AM     512
#define sc_x1_speed_override2_am_lock_state_GOOD_AM        256
#define sc_x1_speed_override2_am_lock_state_COMP_AM        128
#define sc_x1_speed_override2_am_lock_state_TIMER_2        64
#define sc_x1_speed_override2_am_lock_state_AM_2_GOOD      32
#define sc_x1_speed_override2_am_lock_state_COMP_2ND       16
#define sc_x1_speed_override2_am_lock_state_TIMER_1        8
#define sc_x1_speed_override2_am_lock_state_FIND_1ST       4
#define sc_x1_speed_override2_am_lock_state_AM_RESET_CNT   2
#define sc_x1_speed_override2_am_lock_state_AM_LOCK_INIT   1

/****************************************************************************
 * Enums: sc_x1_speed_override2_msg_selector
 */
#define sc_x1_speed_override2_msg_selector_RESERVED        0
#define sc_x1_speed_override2_msg_selector_VALUE_802p3     1
#define sc_x1_speed_override2_msg_selector_VALUE_802p9     2
#define sc_x1_speed_override2_msg_selector_VALUE_802p5     3
#define sc_x1_speed_override2_msg_selector_VALUE_1394      4

/****************************************************************************
 * Enums: sc_x1_speed_override2_synce_enum
 */
#define sc_x1_speed_override2_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override2_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override2_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override2_synce_enum_stage0
 */
#define sc_x1_speed_override2_synce_enum_stage0_SYNCE_NO_DIV 0
#define sc_x1_speed_override2_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define sc_x1_speed_override2_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl91_sync_state
 */
#define sc_x1_speed_override2_cl91_sync_state_FIND_1ST     0
#define sc_x1_speed_override2_cl91_sync_state_COUNT_NEXT   1
#define sc_x1_speed_override2_cl91_sync_state_COMP_2ND     2
#define sc_x1_speed_override2_cl91_sync_state_TWO_GOOD     3

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl91_algn_state
 */
#define sc_x1_speed_override2_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define sc_x1_speed_override2_cl91_algn_state_DESKEW       1
#define sc_x1_speed_override2_cl91_algn_state_DESKEW_FAIL  2
#define sc_x1_speed_override2_cl91_algn_state_ALIGN_ACQUIRED 3
#define sc_x1_speed_override2_cl91_algn_state_CW_GOOD      4
#define sc_x1_speed_override2_cl91_algn_state_CW_BAD       5
#define sc_x1_speed_override2_cl91_algn_state_THREE_BAD    6

/****************************************************************************
 * Enums: sc_x1_speed_override2_fec_sel_override
 */
#define sc_x1_speed_override2_fec_sel_override_NO_OVERRIDE 0
#define sc_x1_speed_override2_fec_sel_override_NO_FEC      1
#define sc_x1_speed_override2_fec_sel_override_FEC_CL74    2
#define sc_x1_speed_override2_fec_sel_override_FEC_CL91    3

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl91_blksync_mode
 */
#define sc_x1_speed_override2_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define sc_x1_speed_override2_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define sc_x1_speed_override2_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define sc_x1_speed_override2_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define sc_x1_speed_override2_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_merge_mode
 */
#define sc_x1_speed_override2_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define sc_x1_speed_override2_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define sc_x1_speed_override2_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define sc_x1_speed_override2_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define sc_x1_speed_override2_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_tc_mode
 */
#define sc_x1_speed_override2_r_tc_mode_R_TC_MODE_SINGLE   0
#define sc_x1_speed_override2_r_tc_mode_R_TC_MODE_DUAL     1
#define sc_x1_speed_override2_r_tc_mode_R_TC_MODE_QUAD     2

/****************************************************************************
 * Enums: sc_x1_speed_override2_r_tc_out_mode
 */
#define sc_x1_speed_override2_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define sc_x1_speed_override2_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define sc_x1_speed_override2_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl91_fec_mode
 */
#define sc_x1_speed_override2_cl91_fec_mode_NO_CL91_FEC    0
#define sc_x1_speed_override2_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define sc_x1_speed_override2_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define sc_x1_speed_override2_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define sc_x1_speed_override2_cl91_fec_mode_CL91_QUAD_LANE 4
#define sc_x1_speed_override2_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override2_am_spacing_mul
 */
#define sc_x1_speed_override2_am_spacing_mul_AM_SPACING_MUL_2 0
#define sc_x1_speed_override2_am_spacing_mul_AM_SPACING_MUL_4 1
#define sc_x1_speed_override2_am_spacing_mul_AM_SPACING_MUL_5 2
#define sc_x1_speed_override2_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36TxEEEStates_l
 */
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36TxEEEStates_c
 */
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49TxEEEStates_l
 */
#define sc_x1_speed_override3_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override3_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_fec_req_enum
 */
#define sc_x1_speed_override3_fec_req_enum_FEC_not_supported 0
#define sc_x1_speed_override3_fec_req_enum_FEC_supported_but_not_requested 1
#define sc_x1_speed_override3_fec_req_enum_invalid_setting 2
#define sc_x1_speed_override3_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl73_pause_enum
 */
#define sc_x1_speed_override3_cl73_pause_enum_No_PAUSE_ability 0
#define sc_x1_speed_override3_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define sc_x1_speed_override3_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define sc_x1_speed_override3_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49TxEEEStates_c
 */
#define sc_x1_speed_override3_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override3_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36RxEEEStates_l
 */
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36RxEEEStates_c
 */
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49RxEEEStates_l
 */
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49RxEEEStates_c
 */
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48TxEEEStates_l
 */
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48TxEEEStates_c
 */
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48RxEEEStates_l
 */
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48RxEEEStates_c
 */
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_IQP_Options
 */
#define sc_x1_speed_override3_IQP_Options_i50uA            0
#define sc_x1_speed_override3_IQP_Options_i100uA           1
#define sc_x1_speed_override3_IQP_Options_i150uA           2
#define sc_x1_speed_override3_IQP_Options_i200uA           3
#define sc_x1_speed_override3_IQP_Options_i250uA           4
#define sc_x1_speed_override3_IQP_Options_i300uA           5
#define sc_x1_speed_override3_IQP_Options_i350uA           6
#define sc_x1_speed_override3_IQP_Options_i400uA           7
#define sc_x1_speed_override3_IQP_Options_i450uA           8
#define sc_x1_speed_override3_IQP_Options_i500uA           9
#define sc_x1_speed_override3_IQP_Options_i550uA           10
#define sc_x1_speed_override3_IQP_Options_i600uA           11
#define sc_x1_speed_override3_IQP_Options_i650uA           12
#define sc_x1_speed_override3_IQP_Options_i700uA           13
#define sc_x1_speed_override3_IQP_Options_i750uA           14
#define sc_x1_speed_override3_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override3_IDriver_Options
 */
#define sc_x1_speed_override3_IDriver_Options_v680mV       0
#define sc_x1_speed_override3_IDriver_Options_v730mV       1
#define sc_x1_speed_override3_IDriver_Options_v780mV       2
#define sc_x1_speed_override3_IDriver_Options_v830mV       3
#define sc_x1_speed_override3_IDriver_Options_v880mV       4
#define sc_x1_speed_override3_IDriver_Options_v930mV       5
#define sc_x1_speed_override3_IDriver_Options_v980mV       6
#define sc_x1_speed_override3_IDriver_Options_v1010mV      7
#define sc_x1_speed_override3_IDriver_Options_v1040mV      8
#define sc_x1_speed_override3_IDriver_Options_v1060mV      9
#define sc_x1_speed_override3_IDriver_Options_v1070mV      10
#define sc_x1_speed_override3_IDriver_Options_v1080mV      11
#define sc_x1_speed_override3_IDriver_Options_v1085mV      12
#define sc_x1_speed_override3_IDriver_Options_v1090mV      13
#define sc_x1_speed_override3_IDriver_Options_v1095mV      14
#define sc_x1_speed_override3_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override3_operationModes
 */
#define sc_x1_speed_override3_operationModes_XGXS          0
#define sc_x1_speed_override3_operationModes_XGXG_nCC      1
#define sc_x1_speed_override3_operationModes_Indlane_OS8   4
#define sc_x1_speed_override3_operationModes_IndLane_OS5   5
#define sc_x1_speed_override3_operationModes_PCI           7
#define sc_x1_speed_override3_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override3_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override3_operationModes_PBypass       10
#define sc_x1_speed_override3_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override3_operationModes_ComboCoreMode 12
#define sc_x1_speed_override3_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override3_actualSpeeds
 */
#define sc_x1_speed_override3_actualSpeeds_dr_10M          0
#define sc_x1_speed_override3_actualSpeeds_dr_100M         1
#define sc_x1_speed_override3_actualSpeeds_dr_1G           2
#define sc_x1_speed_override3_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override3_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override3_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override3_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override3_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override3_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override3_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override3_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override3_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override3_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override3_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override3_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override3_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override3_actualSpeeds_dr_5G           16
#define sc_x1_speed_override3_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override3_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override3_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override3_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override3_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override3_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override3_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override3_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override3_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override3_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override3_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override3_actualSpeeds_dr_40G          28
#define sc_x1_speed_override3_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override3_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override3_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override3_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override3_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override3_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override3_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override3_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override3_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override3_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override3_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override3_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override3_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override3_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override3_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override3_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override3_actualSpeedsMisc1
 */
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override3_IndLaneModes
 */
#define sc_x1_speed_override3_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override3_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override3_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override3_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override3_prbsSelect
 */
#define sc_x1_speed_override3_prbsSelect_prbs7             0
#define sc_x1_speed_override3_prbsSelect_prbs15            1
#define sc_x1_speed_override3_prbsSelect_prbs23            2
#define sc_x1_speed_override3_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override3_vcoDivider
 */
#define sc_x1_speed_override3_vcoDivider_div32             0
#define sc_x1_speed_override3_vcoDivider_div36             1
#define sc_x1_speed_override3_vcoDivider_div40             2
#define sc_x1_speed_override3_vcoDivider_div42             3
#define sc_x1_speed_override3_vcoDivider_div48             4
#define sc_x1_speed_override3_vcoDivider_div50             5
#define sc_x1_speed_override3_vcoDivider_div52             6
#define sc_x1_speed_override3_vcoDivider_div54             7
#define sc_x1_speed_override3_vcoDivider_div60             8
#define sc_x1_speed_override3_vcoDivider_div64             9
#define sc_x1_speed_override3_vcoDivider_div66             10
#define sc_x1_speed_override3_vcoDivider_div68             11
#define sc_x1_speed_override3_vcoDivider_div70             12
#define sc_x1_speed_override3_vcoDivider_div80             13
#define sc_x1_speed_override3_vcoDivider_div92             14
#define sc_x1_speed_override3_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override3_refClkSelect
 */
#define sc_x1_speed_override3_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override3_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override3_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override3_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override3_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override3_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override3_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override3_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override3_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override3_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override3_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override3_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override3_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override3_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override3_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override3_aerMMDportSelect
 */
#define sc_x1_speed_override3_aerMMDportSelect_ln0         0
#define sc_x1_speed_override3_aerMMDportSelect_ln1         1
#define sc_x1_speed_override3_aerMMDportSelect_ln2         2
#define sc_x1_speed_override3_aerMMDportSelect_ln3         3
#define sc_x1_speed_override3_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override3_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override3_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override3_firmwareModeSelect
 */
#define sc_x1_speed_override3_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override3_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override3_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override3_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override3_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override3_tempIdxSelect
 */
#define sc_x1_speed_override3_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override3_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override3_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override3_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override3_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override3_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override3_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override3_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override3_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override3_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override3_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override3_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override3_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override3_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override3_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override3_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override3_port_mode
 */
#define sc_x1_speed_override3_port_mode_QUAD_PORT          0
#define sc_x1_speed_override3_port_mode_TRI_1_PORT         1
#define sc_x1_speed_override3_port_mode_TRI_2_PORT         2
#define sc_x1_speed_override3_port_mode_DUAL_PORT          3
#define sc_x1_speed_override3_port_mode_SINGLE_PORT        4

/****************************************************************************
 * Enums: sc_x1_speed_override3_rev_letter_enum
 */
#define sc_x1_speed_override3_rev_letter_enum_REV_A        0
#define sc_x1_speed_override3_rev_letter_enum_REV_B        1
#define sc_x1_speed_override3_rev_letter_enum_REV_C        2
#define sc_x1_speed_override3_rev_letter_enum_REV_D        3

/****************************************************************************
 * Enums: sc_x1_speed_override3_rev_number_enum
 */
#define sc_x1_speed_override3_rev_number_enum_REV_0        0
#define sc_x1_speed_override3_rev_number_enum_REV_1        1
#define sc_x1_speed_override3_rev_number_enum_REV_2        2
#define sc_x1_speed_override3_rev_number_enum_REV_3        3
#define sc_x1_speed_override3_rev_number_enum_REV_4        4
#define sc_x1_speed_override3_rev_number_enum_REV_5        5
#define sc_x1_speed_override3_rev_number_enum_REV_6        6
#define sc_x1_speed_override3_rev_number_enum_REV_7        7

/****************************************************************************
 * Enums: sc_x1_speed_override3_bonding_enum
 */
#define sc_x1_speed_override3_bonding_enum_WIRE_BOND       0
#define sc_x1_speed_override3_bonding_enum_FLIP_CHIP       1

/****************************************************************************
 * Enums: sc_x1_speed_override3_tech_process
 */
#define sc_x1_speed_override3_tech_process_PROCESS_90NM    0
#define sc_x1_speed_override3_tech_process_PROCESS_65NM    1
#define sc_x1_speed_override3_tech_process_PROCESS_40NM    2
#define sc_x1_speed_override3_tech_process_PROCESS_28NM    3
#define sc_x1_speed_override3_tech_process_PROCESS_16NM    4

/****************************************************************************
 * Enums: sc_x1_speed_override3_model_num
 */
#define sc_x1_speed_override3_model_num_SERDES_CL73        0
#define sc_x1_speed_override3_model_num_XGXS_16G           1
#define sc_x1_speed_override3_model_num_HYPERCORE          2
#define sc_x1_speed_override3_model_num_HYPERLITE          3
#define sc_x1_speed_override3_model_num_PCIE_G2_PIPE       4
#define sc_x1_speed_override3_model_num_SERDES_1p25GBd     5
#define sc_x1_speed_override3_model_num_SATA2              6
#define sc_x1_speed_override3_model_num_QSGMII             7
#define sc_x1_speed_override3_model_num_XGXS10G            8
#define sc_x1_speed_override3_model_num_WARPCORE           9
#define sc_x1_speed_override3_model_num_XFICORE            10
#define sc_x1_speed_override3_model_num_RXFI               11
#define sc_x1_speed_override3_model_num_WARPLITE           12
#define sc_x1_speed_override3_model_num_PENTACORE          13
#define sc_x1_speed_override3_model_num_ESM                14
#define sc_x1_speed_override3_model_num_QUAD_SGMII         15
#define sc_x1_speed_override3_model_num_WARPCORE_3         16
#define sc_x1_speed_override3_model_num_TSC                17
#define sc_x1_speed_override3_model_num_TSC4E              18
#define sc_x1_speed_override3_model_num_TSC12E             19
#define sc_x1_speed_override3_model_num_TSC4F              20
#define sc_x1_speed_override3_model_num_TSC4F_GEN2         21
#define sc_x1_speed_override3_model_num_XGXS_CL73_90NM     29
#define sc_x1_speed_override3_model_num_SERDES_CL73_90NM   30
#define sc_x1_speed_override3_model_num_WARPCORE3          32
#define sc_x1_speed_override3_model_num_WARPCORE4_TSC      33
#define sc_x1_speed_override3_model_num_RXAUI              34

/****************************************************************************
 * Enums: sc_x1_speed_override3_payload
 */
#define sc_x1_speed_override3_payload_REPEAT_2_BYTES       0
#define sc_x1_speed_override3_payload_RAMPING              1
#define sc_x1_speed_override3_payload_CL48_CRPAT           2
#define sc_x1_speed_override3_payload_CL48_CJPAT           3
#define sc_x1_speed_override3_payload_CL36_LONG_CRPAT      4
#define sc_x1_speed_override3_payload_CL36_SHORT_CRPAT     5

/****************************************************************************
 * Enums: sc_x1_speed_override3_sc
 */
#define sc_x1_speed_override3_sc_S_10G_CR1                 0
#define sc_x1_speed_override3_sc_S_10G_KR1                 1
#define sc_x1_speed_override3_sc_S_10G_X1                  2
#define sc_x1_speed_override3_sc_S_10G_HG2_CR1             4
#define sc_x1_speed_override3_sc_S_10G_HG2_KR1             5
#define sc_x1_speed_override3_sc_S_10G_HG2_X1              6
#define sc_x1_speed_override3_sc_S_20G_CR1                 8
#define sc_x1_speed_override3_sc_S_20G_KR1                 9
#define sc_x1_speed_override3_sc_S_20G_X1                  10
#define sc_x1_speed_override3_sc_S_20G_HG2_CR1             12
#define sc_x1_speed_override3_sc_S_20G_HG2_KR1             13
#define sc_x1_speed_override3_sc_S_20G_HG2_X1              14
#define sc_x1_speed_override3_sc_S_25G_CR1                 16
#define sc_x1_speed_override3_sc_S_25G_KR1                 17
#define sc_x1_speed_override3_sc_S_25G_X1                  18
#define sc_x1_speed_override3_sc_S_25G_HG2_CR1             20
#define sc_x1_speed_override3_sc_S_25G_HG2_KR1             21
#define sc_x1_speed_override3_sc_S_25G_HG2_X1              22
#define sc_x1_speed_override3_sc_S_20G_CR2                 24
#define sc_x1_speed_override3_sc_S_20G_KR2                 25
#define sc_x1_speed_override3_sc_S_20G_X2                  26
#define sc_x1_speed_override3_sc_S_20G_HG2_CR2             28
#define sc_x1_speed_override3_sc_S_20G_HG2_KR2             29
#define sc_x1_speed_override3_sc_S_20G_HG2_X2              30
#define sc_x1_speed_override3_sc_S_40G_CR2                 32
#define sc_x1_speed_override3_sc_S_40G_KR2                 33
#define sc_x1_speed_override3_sc_S_40G_X2                  34
#define sc_x1_speed_override3_sc_S_40G_HG2_CR2             36
#define sc_x1_speed_override3_sc_S_40G_HG2_KR2             37
#define sc_x1_speed_override3_sc_S_40G_HG2_X2              38
#define sc_x1_speed_override3_sc_S_40G_CR4                 40
#define sc_x1_speed_override3_sc_S_40G_KR4                 41
#define sc_x1_speed_override3_sc_S_40G_X4                  42
#define sc_x1_speed_override3_sc_S_40G_HG2_CR4             44
#define sc_x1_speed_override3_sc_S_40G_HG2_KR4             45
#define sc_x1_speed_override3_sc_S_40G_HG2_X4              46
#define sc_x1_speed_override3_sc_S_50G_CR2                 48
#define sc_x1_speed_override3_sc_S_50G_KR2                 49
#define sc_x1_speed_override3_sc_S_50G_X2                  50
#define sc_x1_speed_override3_sc_S_50G_HG2_CR2             52
#define sc_x1_speed_override3_sc_S_50G_HG2_KR2             53
#define sc_x1_speed_override3_sc_S_50G_HG2_X2              54
#define sc_x1_speed_override3_sc_S_50G_CR4                 56
#define sc_x1_speed_override3_sc_S_50G_KR4                 57
#define sc_x1_speed_override3_sc_S_50G_X4                  58
#define sc_x1_speed_override3_sc_S_50G_HG2_CR4             60
#define sc_x1_speed_override3_sc_S_50G_HG2_KR4             61
#define sc_x1_speed_override3_sc_S_50G_HG2_X4              62
#define sc_x1_speed_override3_sc_S_100G_CR4                64
#define sc_x1_speed_override3_sc_S_100G_KR4                65
#define sc_x1_speed_override3_sc_S_100G_X4                 66
#define sc_x1_speed_override3_sc_S_100G_HG2_CR4            68
#define sc_x1_speed_override3_sc_S_100G_HG2_KR4            69
#define sc_x1_speed_override3_sc_S_100G_HG2_X4             70
#define sc_x1_speed_override3_sc_S_CL73_20GVCO             72
#define sc_x1_speed_override3_sc_S_CL73_25GVCO             80
#define sc_x1_speed_override3_sc_S_CL36_20GVCO             88
#define sc_x1_speed_override3_sc_S_CL36_25GVCO             96
#define sc_x1_speed_override3_sc_S_25G_CR_IEEE             112
#define sc_x1_speed_override3_sc_S_25G_CRS_IEEE            113
#define sc_x1_speed_override3_sc_S_25G_KR_IEEE             114
#define sc_x1_speed_override3_sc_S_25G_KRS_IEEE            115

/****************************************************************************
 * Enums: sc_x1_speed_override3_t_fifo_modes
 */
#define sc_x1_speed_override3_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define sc_x1_speed_override3_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define sc_x1_speed_override3_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define sc_x1_speed_override3_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: sc_x1_speed_override3_t_enc_modes
 */
#define sc_x1_speed_override3_t_enc_modes_T_ENC_MODE_BYPASS 0
#define sc_x1_speed_override3_t_enc_modes_T_ENC_MODE_CL49  1
#define sc_x1_speed_override3_t_enc_modes_T_ENC_MODE_CL82  2

/****************************************************************************
 * Enums: sc_x1_speed_override3_btmx_mode
 */
#define sc_x1_speed_override3_btmx_mode_BS_BTMX_MODE_1to1  0
#define sc_x1_speed_override3_btmx_mode_BS_BTMX_MODE_2to1  1
#define sc_x1_speed_override3_btmx_mode_BS_BTMX_MODE_5to1  2

/****************************************************************************
 * Enums: sc_x1_speed_override3_t_type_cl82
 */
#define sc_x1_speed_override3_t_type_cl82_T_TYPE_B1        5
#define sc_x1_speed_override3_t_type_cl82_T_TYPE_C         4
#define sc_x1_speed_override3_t_type_cl82_T_TYPE_S         3
#define sc_x1_speed_override3_t_type_cl82_T_TYPE_T         2
#define sc_x1_speed_override3_t_type_cl82_T_TYPE_D         1
#define sc_x1_speed_override3_t_type_cl82_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override3_txsm_state_cl82
 */
#define sc_x1_speed_override3_txsm_state_cl82_TX_HIG_END   6
#define sc_x1_speed_override3_txsm_state_cl82_TX_HIG_START 5
#define sc_x1_speed_override3_txsm_state_cl82_TX_E         4
#define sc_x1_speed_override3_txsm_state_cl82_TX_T         3
#define sc_x1_speed_override3_txsm_state_cl82_TX_D         2
#define sc_x1_speed_override3_txsm_state_cl82_TX_C         1
#define sc_x1_speed_override3_txsm_state_cl82_TX_INIT      0

/****************************************************************************
 * Enums: sc_x1_speed_override3_ltxsm_state_cl82
 */
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_HIG_END  64
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_HIG_START 32
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_E        16
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_T        8
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_D        4
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_C        2
#define sc_x1_speed_override3_ltxsm_state_cl82_TX_INIT     1

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_type_coded_cl82
 */
#define sc_x1_speed_override3_r_type_coded_cl82_R_TYPE_B1  32
#define sc_x1_speed_override3_r_type_coded_cl82_R_TYPE_C   16
#define sc_x1_speed_override3_r_type_coded_cl82_R_TYPE_S   8
#define sc_x1_speed_override3_r_type_coded_cl82_R_TYPE_T   4
#define sc_x1_speed_override3_r_type_coded_cl82_R_TYPE_D   2
#define sc_x1_speed_override3_r_type_coded_cl82_R_TYPE_E   1

/****************************************************************************
 * Enums: sc_x1_speed_override3_rxsm_state_cl82
 */
#define sc_x1_speed_override3_rxsm_state_cl82_RX_HIG_END   64
#define sc_x1_speed_override3_rxsm_state_cl82_RX_HIG_START 32
#define sc_x1_speed_override3_rxsm_state_cl82_RX_E         16
#define sc_x1_speed_override3_rxsm_state_cl82_RX_T         8
#define sc_x1_speed_override3_rxsm_state_cl82_RX_D         4
#define sc_x1_speed_override3_rxsm_state_cl82_RX_C         2
#define sc_x1_speed_override3_rxsm_state_cl82_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override3_deskew_state
 */
#define sc_x1_speed_override3_deskew_state_ALIGN_ACQUIRED  2
#define sc_x1_speed_override3_deskew_state_LOSS_OF_ALIGNMENT 1

/****************************************************************************
 * Enums: sc_x1_speed_override3_os_mode_enum
 */
#define sc_x1_speed_override3_os_mode_enum_OS_MODE_1       0
#define sc_x1_speed_override3_os_mode_enum_OS_MODE_2       1
#define sc_x1_speed_override3_os_mode_enum_OS_MODE_4       2
#define sc_x1_speed_override3_os_mode_enum_OS_MODE_16p5    8
#define sc_x1_speed_override3_os_mode_enum_OS_MODE_20p625  12

/****************************************************************************
 * Enums: sc_x1_speed_override3_scr_modes
 */
#define sc_x1_speed_override3_scr_modes_T_SCR_MODE_BYPASS  0
#define sc_x1_speed_override3_scr_modes_T_SCR_MODE_CL49    1
#define sc_x1_speed_override3_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define sc_x1_speed_override3_scr_modes_T_SCR_MODE_100G    3
#define sc_x1_speed_override3_scr_modes_T_SCR_MODE_20G     4
#define sc_x1_speed_override3_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override3_descr_modes
 */
#define sc_x1_speed_override3_descr_modes_R_DESCR_MODE_BYPASS 0
#define sc_x1_speed_override3_descr_modes_R_DESCR_MODE_CL49 1
#define sc_x1_speed_override3_descr_modes_R_DESCR_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_dec_tl_mode
 */
#define sc_x1_speed_override3_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define sc_x1_speed_override3_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define sc_x1_speed_override3_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_dec_fsm_mode
 */
#define sc_x1_speed_override3_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define sc_x1_speed_override3_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define sc_x1_speed_override3_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_deskew_mode
 */
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_20G 1
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_100G 4
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define sc_x1_speed_override3_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: sc_x1_speed_override3_bs_dist_modes
 */
#define sc_x1_speed_override3_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define sc_x1_speed_override3_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define sc_x1_speed_override3_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define sc_x1_speed_override3_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49_t_type
 */
#define sc_x1_speed_override3_cl49_t_type_BAD_T_TYPE       15
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_B0        11
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_OB        10
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_B1        9
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_DB        8
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_FC        7
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_TB        6
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_LI        5
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_C         4
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_S         3
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_T         2
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_D         1
#define sc_x1_speed_override3_cl49_t_type_T_TYPE_E         0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49_txsm_states
 */
#define sc_x1_speed_override3_cl49_txsm_states_TX_HIG_END  7
#define sc_x1_speed_override3_cl49_txsm_states_TX_HIG_START 6
#define sc_x1_speed_override3_cl49_txsm_states_TX_LI       5
#define sc_x1_speed_override3_cl49_txsm_states_TX_E        4
#define sc_x1_speed_override3_cl49_txsm_states_TX_T        3
#define sc_x1_speed_override3_cl49_txsm_states_TX_D        2
#define sc_x1_speed_override3_cl49_txsm_states_TX_C        1
#define sc_x1_speed_override3_cl49_txsm_states_TX_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49_ltxsm_states
 */
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_HIG_END 128
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_HIG_START 64
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_LI      32
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_E       16
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_T       8
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_D       4
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_C       2
#define sc_x1_speed_override3_cl49_ltxsm_states_TX_INIT    1

/****************************************************************************
 * Enums: sc_x1_speed_override3_burst_error_mode
 */
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_11_BITS 0
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_16_BITS 1
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_17_BITS 2
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_18_BITS 3
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_19_BITS 4
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_20_BITS 5
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_21_BITS 6
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_22_BITS 7
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_23_BITS 8
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_24_BITS 9
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_25_BITS 10
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_26_BITS 11
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_27_BITS 12
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_28_BITS 13
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_29_BITS 14
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_30_BITS 15
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_31_BITS 16
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_32_BITS 17
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_33_BITS 18
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_34_BITS 19
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_35_BITS 20
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_36_BITS 21
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_37_BITS 22
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_38_BITS 23
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_39_BITS 24
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_40_BITS 25
#define sc_x1_speed_override3_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: sc_x1_speed_override3_bermon_state
 */
#define sc_x1_speed_override3_bermon_state_HI_BER          4
#define sc_x1_speed_override3_bermon_state_GOOD_BER        3
#define sc_x1_speed_override3_bermon_state_BER_TEST_SH     2
#define sc_x1_speed_override3_bermon_state_START_TIMER     1
#define sc_x1_speed_override3_bermon_state_BER_MT_INIT     0

/****************************************************************************
 * Enums: sc_x1_speed_override3_rxsm_state_cl49
 */
#define sc_x1_speed_override3_rxsm_state_cl49_RX_HIG_END   128
#define sc_x1_speed_override3_rxsm_state_cl49_RX_HIG_START 64
#define sc_x1_speed_override3_rxsm_state_cl49_RX_LI        32
#define sc_x1_speed_override3_rxsm_state_cl49_RX_E         16
#define sc_x1_speed_override3_rxsm_state_cl49_RX_T         8
#define sc_x1_speed_override3_rxsm_state_cl49_RX_D         4
#define sc_x1_speed_override3_rxsm_state_cl49_RX_C         2
#define sc_x1_speed_override3_rxsm_state_cl49_RX_INIT      1

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_type
 */
#define sc_x1_speed_override3_r_type_BAD_R_TYPE            15
#define sc_x1_speed_override3_r_type_R_TYPE_B0             11
#define sc_x1_speed_override3_r_type_R_TYPE_OB             10
#define sc_x1_speed_override3_r_type_R_TYPE_B1             9
#define sc_x1_speed_override3_r_type_R_TYPE_DB             8
#define sc_x1_speed_override3_r_type_R_TYPE_FC             7
#define sc_x1_speed_override3_r_type_R_TYPE_TB             6
#define sc_x1_speed_override3_r_type_R_TYPE_LI             5
#define sc_x1_speed_override3_r_type_R_TYPE_C              4
#define sc_x1_speed_override3_r_type_R_TYPE_S              3
#define sc_x1_speed_override3_r_type_R_TYPE_T              2
#define sc_x1_speed_override3_r_type_R_TYPE_D              1
#define sc_x1_speed_override3_r_type_R_TYPE_E              0

/****************************************************************************
 * Enums: sc_x1_speed_override3_am_lock_state
 */
#define sc_x1_speed_override3_am_lock_state_INVALID_AM     512
#define sc_x1_speed_override3_am_lock_state_GOOD_AM        256
#define sc_x1_speed_override3_am_lock_state_COMP_AM        128
#define sc_x1_speed_override3_am_lock_state_TIMER_2        64
#define sc_x1_speed_override3_am_lock_state_AM_2_GOOD      32
#define sc_x1_speed_override3_am_lock_state_COMP_2ND       16
#define sc_x1_speed_override3_am_lock_state_TIMER_1        8
#define sc_x1_speed_override3_am_lock_state_FIND_1ST       4
#define sc_x1_speed_override3_am_lock_state_AM_RESET_CNT   2
#define sc_x1_speed_override3_am_lock_state_AM_LOCK_INIT   1

/****************************************************************************
 * Enums: sc_x1_speed_override3_msg_selector
 */
#define sc_x1_speed_override3_msg_selector_RESERVED        0
#define sc_x1_speed_override3_msg_selector_VALUE_802p3     1
#define sc_x1_speed_override3_msg_selector_VALUE_802p9     2
#define sc_x1_speed_override3_msg_selector_VALUE_802p5     3
#define sc_x1_speed_override3_msg_selector_VALUE_1394      4

/****************************************************************************
 * Enums: sc_x1_speed_override3_synce_enum
 */
#define sc_x1_speed_override3_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override3_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override3_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override3_synce_enum_stage0
 */
#define sc_x1_speed_override3_synce_enum_stage0_SYNCE_NO_DIV 0
#define sc_x1_speed_override3_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define sc_x1_speed_override3_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl91_sync_state
 */
#define sc_x1_speed_override3_cl91_sync_state_FIND_1ST     0
#define sc_x1_speed_override3_cl91_sync_state_COUNT_NEXT   1
#define sc_x1_speed_override3_cl91_sync_state_COMP_2ND     2
#define sc_x1_speed_override3_cl91_sync_state_TWO_GOOD     3

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl91_algn_state
 */
#define sc_x1_speed_override3_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define sc_x1_speed_override3_cl91_algn_state_DESKEW       1
#define sc_x1_speed_override3_cl91_algn_state_DESKEW_FAIL  2
#define sc_x1_speed_override3_cl91_algn_state_ALIGN_ACQUIRED 3
#define sc_x1_speed_override3_cl91_algn_state_CW_GOOD      4
#define sc_x1_speed_override3_cl91_algn_state_CW_BAD       5
#define sc_x1_speed_override3_cl91_algn_state_THREE_BAD    6

/****************************************************************************
 * Enums: sc_x1_speed_override3_fec_sel_override
 */
#define sc_x1_speed_override3_fec_sel_override_NO_OVERRIDE 0
#define sc_x1_speed_override3_fec_sel_override_NO_FEC      1
#define sc_x1_speed_override3_fec_sel_override_FEC_CL74    2
#define sc_x1_speed_override3_fec_sel_override_FEC_CL91    3

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl91_blksync_mode
 */
#define sc_x1_speed_override3_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define sc_x1_speed_override3_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define sc_x1_speed_override3_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define sc_x1_speed_override3_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define sc_x1_speed_override3_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_merge_mode
 */
#define sc_x1_speed_override3_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define sc_x1_speed_override3_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define sc_x1_speed_override3_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define sc_x1_speed_override3_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define sc_x1_speed_override3_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_tc_mode
 */
#define sc_x1_speed_override3_r_tc_mode_R_TC_MODE_SINGLE   0
#define sc_x1_speed_override3_r_tc_mode_R_TC_MODE_DUAL     1
#define sc_x1_speed_override3_r_tc_mode_R_TC_MODE_QUAD     2

/****************************************************************************
 * Enums: sc_x1_speed_override3_r_tc_out_mode
 */
#define sc_x1_speed_override3_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define sc_x1_speed_override3_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define sc_x1_speed_override3_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl91_fec_mode
 */
#define sc_x1_speed_override3_cl91_fec_mode_NO_CL91_FEC    0
#define sc_x1_speed_override3_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define sc_x1_speed_override3_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define sc_x1_speed_override3_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define sc_x1_speed_override3_cl91_fec_mode_CL91_QUAD_LANE 4
#define sc_x1_speed_override3_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: sc_x1_speed_override3_am_spacing_mul
 */
#define sc_x1_speed_override3_am_spacing_mul_AM_SPACING_MUL_2 0
#define sc_x1_speed_override3_am_spacing_mul_AM_SPACING_MUL_4 1
#define sc_x1_speed_override3_am_spacing_mul_AM_SPACING_MUL_5 2
#define sc_x1_speed_override3_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: sc_x4_control_cl36TxEEEStates_l
 */
#define sc_x4_control_cl36TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl36TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl36TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl36TxEEEStates_c
 */
#define sc_x4_control_cl36TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl36TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl36TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl49TxEEEStates_l
 */
#define sc_x4_control_cl49TxEEEStates_l_SCR_RESET_2        64
#define sc_x4_control_cl49TxEEEStates_l_SCR_RESET_1        32
#define sc_x4_control_cl49TxEEEStates_l_TX_WAKE            16
#define sc_x4_control_cl49TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl49TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl49TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_fec_req_enum
 */
#define sc_x4_control_fec_req_enum_FEC_not_supported       0
#define sc_x4_control_fec_req_enum_FEC_supported_but_not_requested 1
#define sc_x4_control_fec_req_enum_invalid_setting         2
#define sc_x4_control_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: sc_x4_control_cl73_pause_enum
 */
#define sc_x4_control_cl73_pause_enum_No_PAUSE_ability     0
#define sc_x4_control_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define sc_x4_control_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define sc_x4_control_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: sc_x4_control_cl49TxEEEStates_c
 */
#define sc_x4_control_cl49TxEEEStates_c_SCR_RESET_2        6
#define sc_x4_control_cl49TxEEEStates_c_SCR_RESET_1        5
#define sc_x4_control_cl49TxEEEStates_c_TX_WAKE            4
#define sc_x4_control_cl49TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl49TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl49TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl36RxEEEStates_l
 */
#define sc_x4_control_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl36RxEEEStates_l_RX_WTF             16
#define sc_x4_control_cl36RxEEEStates_l_RX_WAKE            8
#define sc_x4_control_cl36RxEEEStates_l_RX_QUIET           4
#define sc_x4_control_cl36RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl36RxEEEStates_c
 */
#define sc_x4_control_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl36RxEEEStates_c_RX_WTF             4
#define sc_x4_control_cl36RxEEEStates_c_RX_WAKE            3
#define sc_x4_control_cl36RxEEEStates_c_RX_QUIET           2
#define sc_x4_control_cl36RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl49RxEEEStates_l
 */
#define sc_x4_control_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl49RxEEEStates_l_RX_WTF             16
#define sc_x4_control_cl49RxEEEStates_l_RX_WAKE            8
#define sc_x4_control_cl49RxEEEStates_l_RX_QUIET           4
#define sc_x4_control_cl49RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl49RxEEEStates_c
 */
#define sc_x4_control_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl49RxEEEStates_c_RX_WTF             4
#define sc_x4_control_cl49RxEEEStates_c_RX_WAKE            3
#define sc_x4_control_cl49RxEEEStates_c_RX_QUIET           2
#define sc_x4_control_cl49RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl48TxEEEStates_l
 */
#define sc_x4_control_cl48TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl48TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl48TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl48TxEEEStates_c
 */
#define sc_x4_control_cl48TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl48TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl48TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl48RxEEEStates_l
 */
#define sc_x4_control_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl48RxEEEStates_l_RX_WAKE            16
#define sc_x4_control_cl48RxEEEStates_l_RX_QUIET           8
#define sc_x4_control_cl48RxEEEStates_l_RX_DEACT           4
#define sc_x4_control_cl48RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl48RxEEEStates_c
 */
#define sc_x4_control_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl48RxEEEStates_c_RX_WAKE            4
#define sc_x4_control_cl48RxEEEStates_c_RX_QUIET           3
#define sc_x4_control_cl48RxEEEStates_c_RX_DEACT           2
#define sc_x4_control_cl48RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_IQP_Options
 */
#define sc_x4_control_IQP_Options_i50uA                    0
#define sc_x4_control_IQP_Options_i100uA                   1
#define sc_x4_control_IQP_Options_i150uA                   2
#define sc_x4_control_IQP_Options_i200uA                   3
#define sc_x4_control_IQP_Options_i250uA                   4
#define sc_x4_control_IQP_Options_i300uA                   5
#define sc_x4_control_IQP_Options_i350uA                   6
#define sc_x4_control_IQP_Options_i400uA                   7
#define sc_x4_control_IQP_Options_i450uA                   8
#define sc_x4_control_IQP_Options_i500uA                   9
#define sc_x4_control_IQP_Options_i550uA                   10
#define sc_x4_control_IQP_Options_i600uA                   11
#define sc_x4_control_IQP_Options_i650uA                   12
#define sc_x4_control_IQP_Options_i700uA                   13
#define sc_x4_control_IQP_Options_i750uA                   14
#define sc_x4_control_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: sc_x4_control_IDriver_Options
 */
#define sc_x4_control_IDriver_Options_v680mV               0
#define sc_x4_control_IDriver_Options_v730mV               1
#define sc_x4_control_IDriver_Options_v780mV               2
#define sc_x4_control_IDriver_Options_v830mV               3
#define sc_x4_control_IDriver_Options_v880mV               4
#define sc_x4_control_IDriver_Options_v930mV               5
#define sc_x4_control_IDriver_Options_v980mV               6
#define sc_x4_control_IDriver_Options_v1010mV              7
#define sc_x4_control_IDriver_Options_v1040mV              8
#define sc_x4_control_IDriver_Options_v1060mV              9
#define sc_x4_control_IDriver_Options_v1070mV              10
#define sc_x4_control_IDriver_Options_v1080mV              11
#define sc_x4_control_IDriver_Options_v1085mV              12
#define sc_x4_control_IDriver_Options_v1090mV              13
#define sc_x4_control_IDriver_Options_v1095mV              14
#define sc_x4_control_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: sc_x4_control_operationModes
 */
#define sc_x4_control_operationModes_XGXS                  0
#define sc_x4_control_operationModes_XGXG_nCC              1
#define sc_x4_control_operationModes_Indlane_OS8           4
#define sc_x4_control_operationModes_IndLane_OS5           5
#define sc_x4_control_operationModes_PCI                   7
#define sc_x4_control_operationModes_XGXS_nLQ              8
#define sc_x4_control_operationModes_XGXS_nLQnCC           9
#define sc_x4_control_operationModes_PBypass               10
#define sc_x4_control_operationModes_PBypass_nDSK          11
#define sc_x4_control_operationModes_ComboCoreMode         12
#define sc_x4_control_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: sc_x4_control_actualSpeeds
 */
#define sc_x4_control_actualSpeeds_dr_10M                  0
#define sc_x4_control_actualSpeeds_dr_100M                 1
#define sc_x4_control_actualSpeeds_dr_1G                   2
#define sc_x4_control_actualSpeeds_dr_2p5G                 3
#define sc_x4_control_actualSpeeds_dr_5G_X4                4
#define sc_x4_control_actualSpeeds_dr_6G_X4                5
#define sc_x4_control_actualSpeeds_dr_10G_HiG              6
#define sc_x4_control_actualSpeeds_dr_10G_CX4              7
#define sc_x4_control_actualSpeeds_dr_12G_HiG              8
#define sc_x4_control_actualSpeeds_dr_12p5G_X4             9
#define sc_x4_control_actualSpeeds_dr_13G_X4               10
#define sc_x4_control_actualSpeeds_dr_15G_X4               11
#define sc_x4_control_actualSpeeds_dr_16G_X4               12
#define sc_x4_control_actualSpeeds_dr_1G_KX                13
#define sc_x4_control_actualSpeeds_dr_10G_KX4              14
#define sc_x4_control_actualSpeeds_dr_10G_KR               15
#define sc_x4_control_actualSpeeds_dr_5G                   16
#define sc_x4_control_actualSpeeds_dr_6p4G                 17
#define sc_x4_control_actualSpeeds_dr_20G_X4               18
#define sc_x4_control_actualSpeeds_dr_21G_X4               19
#define sc_x4_control_actualSpeeds_dr_25G_X4               20
#define sc_x4_control_actualSpeeds_dr_10G_HiG_DXGXS        21
#define sc_x4_control_actualSpeeds_dr_10G_DXGXS            22
#define sc_x4_control_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define sc_x4_control_actualSpeeds_dr_10p5G_DXGXS          24
#define sc_x4_control_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define sc_x4_control_actualSpeeds_dr_12p773G_DXGXS        26
#define sc_x4_control_actualSpeeds_dr_10G_XFI              27
#define sc_x4_control_actualSpeeds_dr_40G                  28
#define sc_x4_control_actualSpeeds_dr_20G_HiG_DXGXS        29
#define sc_x4_control_actualSpeeds_dr_20G_DXGXS            30
#define sc_x4_control_actualSpeeds_dr_10G_SFI              31
#define sc_x4_control_actualSpeeds_dr_31p5G                32
#define sc_x4_control_actualSpeeds_dr_32p7G                33
#define sc_x4_control_actualSpeeds_dr_20G_SCR              34
#define sc_x4_control_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define sc_x4_control_actualSpeeds_dr_10G_DXGXS_SCR        36
#define sc_x4_control_actualSpeeds_dr_12G_R2               37
#define sc_x4_control_actualSpeeds_dr_10G_X2               38
#define sc_x4_control_actualSpeeds_dr_40G_KR4              39
#define sc_x4_control_actualSpeeds_dr_40G_CR4              40
#define sc_x4_control_actualSpeeds_dr_100G_CR10            41
#define sc_x4_control_actualSpeeds_dr_15p75G_DXGXS         44
#define sc_x4_control_actualSpeeds_dr_20G_KR2              57
#define sc_x4_control_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: sc_x4_control_actualSpeedsMisc1
 */
#define sc_x4_control_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define sc_x4_control_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define sc_x4_control_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define sc_x4_control_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define sc_x4_control_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define sc_x4_control_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define sc_x4_control_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define sc_x4_control_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define sc_x4_control_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define sc_x4_control_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define sc_x4_control_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define sc_x4_control_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define sc_x4_control_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define sc_x4_control_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define sc_x4_control_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define sc_x4_control_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: sc_x4_control_IndLaneModes
 */
#define sc_x4_control_IndLaneModes_SWSDR_div2              0
#define sc_x4_control_IndLaneModes_SWSDR_div1              1
#define sc_x4_control_IndLaneModes_DWSDR_div2              2
#define sc_x4_control_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: sc_x4_control_prbsSelect
 */
#define sc_x4_control_prbsSelect_prbs7                     0
#define sc_x4_control_prbsSelect_prbs15                    1
#define sc_x4_control_prbsSelect_prbs23                    2
#define sc_x4_control_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: sc_x4_control_vcoDivider
 */
#define sc_x4_control_vcoDivider_div32                     0
#define sc_x4_control_vcoDivider_div36                     1
#define sc_x4_control_vcoDivider_div40                     2
#define sc_x4_control_vcoDivider_div42                     3
#define sc_x4_control_vcoDivider_div48                     4
#define sc_x4_control_vcoDivider_div50                     5
#define sc_x4_control_vcoDivider_div52                     6
#define sc_x4_control_vcoDivider_div54                     7
#define sc_x4_control_vcoDivider_div60                     8
#define sc_x4_control_vcoDivider_div64                     9
#define sc_x4_control_vcoDivider_div66                     10
#define sc_x4_control_vcoDivider_div68                     11
#define sc_x4_control_vcoDivider_div70                     12
#define sc_x4_control_vcoDivider_div80                     13
#define sc_x4_control_vcoDivider_div92                     14
#define sc_x4_control_vcoDivider_div100                    15

/****************************************************************************
 * Enums: sc_x4_control_refClkSelect
 */
#define sc_x4_control_refClkSelect_clk_25MHz               0
#define sc_x4_control_refClkSelect_clk_100MHz              1
#define sc_x4_control_refClkSelect_clk_125MHz              2
#define sc_x4_control_refClkSelect_clk_156p25MHz           3
#define sc_x4_control_refClkSelect_clk_187p5MHz            4
#define sc_x4_control_refClkSelect_clk_161p25Mhz           5
#define sc_x4_control_refClkSelect_clk_50Mhz               6
#define sc_x4_control_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: sc_x4_control_aerMMDdevTypeSelect
 */
#define sc_x4_control_aerMMDdevTypeSelect_combo_core       0
#define sc_x4_control_aerMMDdevTypeSelect_PMA_PMD          1
#define sc_x4_control_aerMMDdevTypeSelect_PCS              3
#define sc_x4_control_aerMMDdevTypeSelect_PHY              4
#define sc_x4_control_aerMMDdevTypeSelect_DTE              5
#define sc_x4_control_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: sc_x4_control_aerMMDportSelect
 */
#define sc_x4_control_aerMMDportSelect_ln0                 0
#define sc_x4_control_aerMMDportSelect_ln1                 1
#define sc_x4_control_aerMMDportSelect_ln2                 2
#define sc_x4_control_aerMMDportSelect_ln3                 3
#define sc_x4_control_aerMMDportSelect_BCST_ln0_1_2_3      511
#define sc_x4_control_aerMMDportSelect_BCST_ln0_1          512
#define sc_x4_control_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: sc_x4_control_firmwareModeSelect
 */
#define sc_x4_control_firmwareModeSelect_DEFAULT           0
#define sc_x4_control_firmwareModeSelect_SFP_OPT_LR        1
#define sc_x4_control_firmwareModeSelect_SFP_DAC           2
#define sc_x4_control_firmwareModeSelect_XLAUI             3
#define sc_x4_control_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: sc_x4_control_tempIdxSelect
 */
#define sc_x4_control_tempIdxSelect_LTE__22p9C             15
#define sc_x4_control_tempIdxSelect_LTE__12p6C             14
#define sc_x4_control_tempIdxSelect_LTE__3p0C              13
#define sc_x4_control_tempIdxSelect_LTE_6p7C               12
#define sc_x4_control_tempIdxSelect_LTE_16p4C              11
#define sc_x4_control_tempIdxSelect_LTE_26p6C              10
#define sc_x4_control_tempIdxSelect_LTE_36p3C              9
#define sc_x4_control_tempIdxSelect_LTE_46p0C              8
#define sc_x4_control_tempIdxSelect_LTE_56p2C              7
#define sc_x4_control_tempIdxSelect_LTE_65p9C              6
#define sc_x4_control_tempIdxSelect_LTE_75p6C              5
#define sc_x4_control_tempIdxSelect_LTE_85p3C              4
#define sc_x4_control_tempIdxSelect_LTE_95p5C              3
#define sc_x4_control_tempIdxSelect_LTE_105p2C             2
#define sc_x4_control_tempIdxSelect_LTE_114p9C             1
#define sc_x4_control_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: sc_x4_control_port_mode
 */
#define sc_x4_control_port_mode_QUAD_PORT                  0
#define sc_x4_control_port_mode_TRI_1_PORT                 1
#define sc_x4_control_port_mode_TRI_2_PORT                 2
#define sc_x4_control_port_mode_DUAL_PORT                  3
#define sc_x4_control_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: sc_x4_control_rev_letter_enum
 */
#define sc_x4_control_rev_letter_enum_REV_A                0
#define sc_x4_control_rev_letter_enum_REV_B                1
#define sc_x4_control_rev_letter_enum_REV_C                2
#define sc_x4_control_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: sc_x4_control_rev_number_enum
 */
#define sc_x4_control_rev_number_enum_REV_0                0
#define sc_x4_control_rev_number_enum_REV_1                1
#define sc_x4_control_rev_number_enum_REV_2                2
#define sc_x4_control_rev_number_enum_REV_3                3
#define sc_x4_control_rev_number_enum_REV_4                4
#define sc_x4_control_rev_number_enum_REV_5                5
#define sc_x4_control_rev_number_enum_REV_6                6
#define sc_x4_control_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: sc_x4_control_bonding_enum
 */
#define sc_x4_control_bonding_enum_WIRE_BOND               0
#define sc_x4_control_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: sc_x4_control_tech_process
 */
#define sc_x4_control_tech_process_PROCESS_90NM            0
#define sc_x4_control_tech_process_PROCESS_65NM            1
#define sc_x4_control_tech_process_PROCESS_40NM            2
#define sc_x4_control_tech_process_PROCESS_28NM            3
#define sc_x4_control_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: sc_x4_control_model_num
 */
#define sc_x4_control_model_num_SERDES_CL73                0
#define sc_x4_control_model_num_XGXS_16G                   1
#define sc_x4_control_model_num_HYPERCORE                  2
#define sc_x4_control_model_num_HYPERLITE                  3
#define sc_x4_control_model_num_PCIE_G2_PIPE               4
#define sc_x4_control_model_num_SERDES_1p25GBd             5
#define sc_x4_control_model_num_SATA2                      6
#define sc_x4_control_model_num_QSGMII                     7
#define sc_x4_control_model_num_XGXS10G                    8
#define sc_x4_control_model_num_WARPCORE                   9
#define sc_x4_control_model_num_XFICORE                    10
#define sc_x4_control_model_num_RXFI                       11
#define sc_x4_control_model_num_WARPLITE                   12
#define sc_x4_control_model_num_PENTACORE                  13
#define sc_x4_control_model_num_ESM                        14
#define sc_x4_control_model_num_QUAD_SGMII                 15
#define sc_x4_control_model_num_WARPCORE_3                 16
#define sc_x4_control_model_num_TSC                        17
#define sc_x4_control_model_num_TSC4E                      18
#define sc_x4_control_model_num_TSC12E                     19
#define sc_x4_control_model_num_TSC4F                      20
#define sc_x4_control_model_num_TSC4F_GEN2                 21
#define sc_x4_control_model_num_XGXS_CL73_90NM             29
#define sc_x4_control_model_num_SERDES_CL73_90NM           30
#define sc_x4_control_model_num_WARPCORE3                  32
#define sc_x4_control_model_num_WARPCORE4_TSC              33
#define sc_x4_control_model_num_RXAUI                      34

/****************************************************************************
 * Enums: sc_x4_control_payload
 */
#define sc_x4_control_payload_REPEAT_2_BYTES               0
#define sc_x4_control_payload_RAMPING                      1
#define sc_x4_control_payload_CL48_CRPAT                   2
#define sc_x4_control_payload_CL48_CJPAT                   3
#define sc_x4_control_payload_CL36_LONG_CRPAT              4
#define sc_x4_control_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: sc_x4_control_sc
 */
#define sc_x4_control_sc_S_10G_CR1                         0
#define sc_x4_control_sc_S_10G_KR1                         1
#define sc_x4_control_sc_S_10G_X1                          2
#define sc_x4_control_sc_S_10G_HG2_CR1                     4
#define sc_x4_control_sc_S_10G_HG2_KR1                     5
#define sc_x4_control_sc_S_10G_HG2_X1                      6
#define sc_x4_control_sc_S_20G_CR1                         8
#define sc_x4_control_sc_S_20G_KR1                         9
#define sc_x4_control_sc_S_20G_X1                          10
#define sc_x4_control_sc_S_20G_HG2_CR1                     12
#define sc_x4_control_sc_S_20G_HG2_KR1                     13
#define sc_x4_control_sc_S_20G_HG2_X1                      14
#define sc_x4_control_sc_S_25G_CR1                         16
#define sc_x4_control_sc_S_25G_KR1                         17
#define sc_x4_control_sc_S_25G_X1                          18
#define sc_x4_control_sc_S_25G_HG2_CR1                     20
#define sc_x4_control_sc_S_25G_HG2_KR1                     21
#define sc_x4_control_sc_S_25G_HG2_X1                      22
#define sc_x4_control_sc_S_20G_CR2                         24
#define sc_x4_control_sc_S_20G_KR2                         25
#define sc_x4_control_sc_S_20G_X2                          26
#define sc_x4_control_sc_S_20G_HG2_CR2                     28
#define sc_x4_control_sc_S_20G_HG2_KR2                     29
#define sc_x4_control_sc_S_20G_HG2_X2                      30
#define sc_x4_control_sc_S_40G_CR2                         32
#define sc_x4_control_sc_S_40G_KR2                         33
#define sc_x4_control_sc_S_40G_X2                          34
#define sc_x4_control_sc_S_40G_HG2_CR2                     36
#define sc_x4_control_sc_S_40G_HG2_KR2                     37
#define sc_x4_control_sc_S_40G_HG2_X2                      38
#define sc_x4_control_sc_S_40G_CR4                         40
#define sc_x4_control_sc_S_40G_KR4                         41
#define sc_x4_control_sc_S_40G_X4                          42
#define sc_x4_control_sc_S_40G_HG2_CR4                     44
#define sc_x4_control_sc_S_40G_HG2_KR4                     45
#define sc_x4_control_sc_S_40G_HG2_X4                      46
#define sc_x4_control_sc_S_50G_CR2                         48
#define sc_x4_control_sc_S_50G_KR2                         49
#define sc_x4_control_sc_S_50G_X2                          50
#define sc_x4_control_sc_S_50G_HG2_CR2                     52
#define sc_x4_control_sc_S_50G_HG2_KR2                     53
#define sc_x4_control_sc_S_50G_HG2_X2                      54
#define sc_x4_control_sc_S_50G_CR4                         56
#define sc_x4_control_sc_S_50G_KR4                         57
#define sc_x4_control_sc_S_50G_X4                          58
#define sc_x4_control_sc_S_50G_HG2_CR4                     60
#define sc_x4_control_sc_S_50G_HG2_KR4                     61
#define sc_x4_control_sc_S_50G_HG2_X4                      62
#define sc_x4_control_sc_S_100G_CR4                        64
#define sc_x4_control_sc_S_100G_KR4                        65
#define sc_x4_control_sc_S_100G_X4                         66
#define sc_x4_control_sc_S_100G_HG2_CR4                    68
#define sc_x4_control_sc_S_100G_HG2_KR4                    69
#define sc_x4_control_sc_S_100G_HG2_X4                     70
#define sc_x4_control_sc_S_CL73_20GVCO                     72
#define sc_x4_control_sc_S_CL73_25GVCO                     80
#define sc_x4_control_sc_S_CL36_20GVCO                     88
#define sc_x4_control_sc_S_CL36_25GVCO                     96
#define sc_x4_control_sc_S_10G_25GVCO                      98
#define sc_x4_control_sc_S_25G_CR_IEEE                     112
#define sc_x4_control_sc_S_25G_CRS_IEEE                    113
#define sc_x4_control_sc_S_25G_KR_IEEE                     114
#define sc_x4_control_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: sc_x4_control_t_fifo_modes
 */
#define sc_x4_control_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define sc_x4_control_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define sc_x4_control_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define sc_x4_control_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: sc_x4_control_t_enc_modes
 */
#define sc_x4_control_t_enc_modes_T_ENC_MODE_BYPASS        0
#define sc_x4_control_t_enc_modes_T_ENC_MODE_CL49          1
#define sc_x4_control_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: sc_x4_control_btmx_mode
 */
#define sc_x4_control_btmx_mode_BS_BTMX_MODE_1to1          0
#define sc_x4_control_btmx_mode_BS_BTMX_MODE_2to1          1
#define sc_x4_control_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: sc_x4_control_t_type_cl82
 */
#define sc_x4_control_t_type_cl82_T_TYPE_B1                5
#define sc_x4_control_t_type_cl82_T_TYPE_C                 4
#define sc_x4_control_t_type_cl82_T_TYPE_S                 3
#define sc_x4_control_t_type_cl82_T_TYPE_T                 2
#define sc_x4_control_t_type_cl82_T_TYPE_D                 1
#define sc_x4_control_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: sc_x4_control_txsm_state_cl82
 */
#define sc_x4_control_txsm_state_cl82_TX_HIG_END           6
#define sc_x4_control_txsm_state_cl82_TX_HIG_START         5
#define sc_x4_control_txsm_state_cl82_TX_E                 4
#define sc_x4_control_txsm_state_cl82_TX_T                 3
#define sc_x4_control_txsm_state_cl82_TX_D                 2
#define sc_x4_control_txsm_state_cl82_TX_C                 1
#define sc_x4_control_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: sc_x4_control_ltxsm_state_cl82
 */
#define sc_x4_control_ltxsm_state_cl82_TX_HIG_END          64
#define sc_x4_control_ltxsm_state_cl82_TX_HIG_START        32
#define sc_x4_control_ltxsm_state_cl82_TX_E                16
#define sc_x4_control_ltxsm_state_cl82_TX_T                8
#define sc_x4_control_ltxsm_state_cl82_TX_D                4
#define sc_x4_control_ltxsm_state_cl82_TX_C                2
#define sc_x4_control_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: sc_x4_control_r_type_coded_cl82
 */
#define sc_x4_control_r_type_coded_cl82_R_TYPE_B1          32
#define sc_x4_control_r_type_coded_cl82_R_TYPE_C           16
#define sc_x4_control_r_type_coded_cl82_R_TYPE_S           8
#define sc_x4_control_r_type_coded_cl82_R_TYPE_T           4
#define sc_x4_control_r_type_coded_cl82_R_TYPE_D           2
#define sc_x4_control_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: sc_x4_control_rxsm_state_cl82
 */
#define sc_x4_control_rxsm_state_cl82_RX_HIG_END           64
#define sc_x4_control_rxsm_state_cl82_RX_HIG_START         32
#define sc_x4_control_rxsm_state_cl82_RX_E                 16
#define sc_x4_control_rxsm_state_cl82_RX_T                 8
#define sc_x4_control_rxsm_state_cl82_RX_D                 4
#define sc_x4_control_rxsm_state_cl82_RX_C                 2
#define sc_x4_control_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: sc_x4_control_deskew_state
 */
#define sc_x4_control_deskew_state_ALIGN_ACQUIRED          2
#define sc_x4_control_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: sc_x4_control_os_mode_enum
 */
#define sc_x4_control_os_mode_enum_OS_MODE_1               0
#define sc_x4_control_os_mode_enum_OS_MODE_2               1
#define sc_x4_control_os_mode_enum_OS_MODE_4               2
#define sc_x4_control_os_mode_enum_OS_MODE_16p5            8
#define sc_x4_control_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: sc_x4_control_scr_modes
 */
#define sc_x4_control_scr_modes_T_SCR_MODE_BYPASS          0
#define sc_x4_control_scr_modes_T_SCR_MODE_CL49            1
#define sc_x4_control_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define sc_x4_control_scr_modes_T_SCR_MODE_100G            3
#define sc_x4_control_scr_modes_T_SCR_MODE_20G             4
#define sc_x4_control_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: sc_x4_control_descr_modes
 */
#define sc_x4_control_descr_modes_R_DESCR_MODE_BYPASS      0
#define sc_x4_control_descr_modes_R_DESCR_MODE_CL49        1
#define sc_x4_control_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: sc_x4_control_r_dec_tl_mode
 */
#define sc_x4_control_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define sc_x4_control_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define sc_x4_control_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: sc_x4_control_r_dec_fsm_mode
 */
#define sc_x4_control_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define sc_x4_control_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define sc_x4_control_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: sc_x4_control_r_deskew_mode
 */
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_20G      1
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_100G     4
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define sc_x4_control_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: sc_x4_control_bs_dist_modes
 */
#define sc_x4_control_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define sc_x4_control_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define sc_x4_control_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define sc_x4_control_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: sc_x4_control_cl49_t_type
 */
#define sc_x4_control_cl49_t_type_BAD_T_TYPE               15
#define sc_x4_control_cl49_t_type_T_TYPE_B0                11
#define sc_x4_control_cl49_t_type_T_TYPE_OB                10
#define sc_x4_control_cl49_t_type_T_TYPE_B1                9
#define sc_x4_control_cl49_t_type_T_TYPE_DB                8
#define sc_x4_control_cl49_t_type_T_TYPE_FC                7
#define sc_x4_control_cl49_t_type_T_TYPE_TB                6
#define sc_x4_control_cl49_t_type_T_TYPE_LI                5
#define sc_x4_control_cl49_t_type_T_TYPE_C                 4
#define sc_x4_control_cl49_t_type_T_TYPE_S                 3
#define sc_x4_control_cl49_t_type_T_TYPE_T                 2
#define sc_x4_control_cl49_t_type_T_TYPE_D                 1
#define sc_x4_control_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: sc_x4_control_cl49_txsm_states
 */
#define sc_x4_control_cl49_txsm_states_TX_HIG_END          7
#define sc_x4_control_cl49_txsm_states_TX_HIG_START        6
#define sc_x4_control_cl49_txsm_states_TX_LI               5
#define sc_x4_control_cl49_txsm_states_TX_E                4
#define sc_x4_control_cl49_txsm_states_TX_T                3
#define sc_x4_control_cl49_txsm_states_TX_D                2
#define sc_x4_control_cl49_txsm_states_TX_C                1
#define sc_x4_control_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: sc_x4_control_cl49_ltxsm_states
 */
#define sc_x4_control_cl49_ltxsm_states_TX_HIG_END         128
#define sc_x4_control_cl49_ltxsm_states_TX_HIG_START       64
#define sc_x4_control_cl49_ltxsm_states_TX_LI              32
#define sc_x4_control_cl49_ltxsm_states_TX_E               16
#define sc_x4_control_cl49_ltxsm_states_TX_T               8
#define sc_x4_control_cl49_ltxsm_states_TX_D               4
#define sc_x4_control_cl49_ltxsm_states_TX_C               2
#define sc_x4_control_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: sc_x4_control_burst_error_mode
 */
#define sc_x4_control_burst_error_mode_BURST_ERROR_11_BITS 0
#define sc_x4_control_burst_error_mode_BURST_ERROR_16_BITS 1
#define sc_x4_control_burst_error_mode_BURST_ERROR_17_BITS 2
#define sc_x4_control_burst_error_mode_BURST_ERROR_18_BITS 3
#define sc_x4_control_burst_error_mode_BURST_ERROR_19_BITS 4
#define sc_x4_control_burst_error_mode_BURST_ERROR_20_BITS 5
#define sc_x4_control_burst_error_mode_BURST_ERROR_21_BITS 6
#define sc_x4_control_burst_error_mode_BURST_ERROR_22_BITS 7
#define sc_x4_control_burst_error_mode_BURST_ERROR_23_BITS 8
#define sc_x4_control_burst_error_mode_BURST_ERROR_24_BITS 9
#define sc_x4_control_burst_error_mode_BURST_ERROR_25_BITS 10
#define sc_x4_control_burst_error_mode_BURST_ERROR_26_BITS 11
#define sc_x4_control_burst_error_mode_BURST_ERROR_27_BITS 12
#define sc_x4_control_burst_error_mode_BURST_ERROR_28_BITS 13
#define sc_x4_control_burst_error_mode_BURST_ERROR_29_BITS 14
#define sc_x4_control_burst_error_mode_BURST_ERROR_30_BITS 15
#define sc_x4_control_burst_error_mode_BURST_ERROR_31_BITS 16
#define sc_x4_control_burst_error_mode_BURST_ERROR_32_BITS 17
#define sc_x4_control_burst_error_mode_BURST_ERROR_33_BITS 18
#define sc_x4_control_burst_error_mode_BURST_ERROR_34_BITS 19
#define sc_x4_control_burst_error_mode_BURST_ERROR_35_BITS 20
#define sc_x4_control_burst_error_mode_BURST_ERROR_36_BITS 21
#define sc_x4_control_burst_error_mode_BURST_ERROR_37_BITS 22
#define sc_x4_control_burst_error_mode_BURST_ERROR_38_BITS 23
#define sc_x4_control_burst_error_mode_BURST_ERROR_39_BITS 24
#define sc_x4_control_burst_error_mode_BURST_ERROR_40_BITS 25
#define sc_x4_control_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: sc_x4_control_bermon_state
 */
#define sc_x4_control_bermon_state_HI_BER                  4
#define sc_x4_control_bermon_state_GOOD_BER                3
#define sc_x4_control_bermon_state_BER_TEST_SH             2
#define sc_x4_control_bermon_state_START_TIMER             1
#define sc_x4_control_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: sc_x4_control_rxsm_state_cl49
 */
#define sc_x4_control_rxsm_state_cl49_RX_HIG_END           128
#define sc_x4_control_rxsm_state_cl49_RX_HIG_START         64
#define sc_x4_control_rxsm_state_cl49_RX_LI                32
#define sc_x4_control_rxsm_state_cl49_RX_E                 16
#define sc_x4_control_rxsm_state_cl49_RX_T                 8
#define sc_x4_control_rxsm_state_cl49_RX_D                 4
#define sc_x4_control_rxsm_state_cl49_RX_C                 2
#define sc_x4_control_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: sc_x4_control_r_type
 */
#define sc_x4_control_r_type_BAD_R_TYPE                    15
#define sc_x4_control_r_type_R_TYPE_B0                     11
#define sc_x4_control_r_type_R_TYPE_OB                     10
#define sc_x4_control_r_type_R_TYPE_B1                     9
#define sc_x4_control_r_type_R_TYPE_DB                     8
#define sc_x4_control_r_type_R_TYPE_FC                     7
#define sc_x4_control_r_type_R_TYPE_TB                     6
#define sc_x4_control_r_type_R_TYPE_LI                     5
#define sc_x4_control_r_type_R_TYPE_C                      4
#define sc_x4_control_r_type_R_TYPE_S                      3
#define sc_x4_control_r_type_R_TYPE_T                      2
#define sc_x4_control_r_type_R_TYPE_D                      1
#define sc_x4_control_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: sc_x4_control_am_lock_state
 */
#define sc_x4_control_am_lock_state_INVALID_AM             512
#define sc_x4_control_am_lock_state_GOOD_AM                256
#define sc_x4_control_am_lock_state_COMP_AM                128
#define sc_x4_control_am_lock_state_TIMER_2                64
#define sc_x4_control_am_lock_state_AM_2_GOOD              32
#define sc_x4_control_am_lock_state_COMP_2ND               16
#define sc_x4_control_am_lock_state_TIMER_1                8
#define sc_x4_control_am_lock_state_FIND_1ST               4
#define sc_x4_control_am_lock_state_AM_RESET_CNT           2
#define sc_x4_control_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: sc_x4_control_msg_selector
 */
#define sc_x4_control_msg_selector_RESERVED                0
#define sc_x4_control_msg_selector_VALUE_802p3             1
#define sc_x4_control_msg_selector_VALUE_802p9             2
#define sc_x4_control_msg_selector_VALUE_802p5             3
#define sc_x4_control_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: sc_x4_control_synce_enum
 */
#define sc_x4_control_synce_enum_SYNCE_NO_DIV              0
#define sc_x4_control_synce_enum_SYNCE_DIV_7               1
#define sc_x4_control_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: sc_x4_control_synce_enum_stage0
 */
#define sc_x4_control_synce_enum_stage0_SYNCE_NO_DIV       0
#define sc_x4_control_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define sc_x4_control_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: sc_x4_control_cl91_sync_state
 */
#define sc_x4_control_cl91_sync_state_FIND_1ST             0
#define sc_x4_control_cl91_sync_state_COUNT_NEXT           1
#define sc_x4_control_cl91_sync_state_COMP_2ND             2
#define sc_x4_control_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: sc_x4_control_cl91_algn_state
 */
#define sc_x4_control_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define sc_x4_control_cl91_algn_state_DESKEW               1
#define sc_x4_control_cl91_algn_state_DESKEW_FAIL          2
#define sc_x4_control_cl91_algn_state_ALIGN_ACQUIRED       3
#define sc_x4_control_cl91_algn_state_CW_GOOD              4
#define sc_x4_control_cl91_algn_state_CW_BAD               5
#define sc_x4_control_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: sc_x4_control_fec_sel_override
 */
#define sc_x4_control_fec_sel_override_NO_OVERRIDE         0
#define sc_x4_control_fec_sel_override_NO_FEC              1
#define sc_x4_control_fec_sel_override_FEC_CL74            2
#define sc_x4_control_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: sc_x4_control_cl91_blksync_mode
 */
#define sc_x4_control_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define sc_x4_control_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define sc_x4_control_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define sc_x4_control_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define sc_x4_control_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: sc_x4_control_r_merge_mode
 */
#define sc_x4_control_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define sc_x4_control_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define sc_x4_control_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define sc_x4_control_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define sc_x4_control_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: sc_x4_control_r_tc_mode
 */
#define sc_x4_control_r_tc_mode_R_TC_MODE_SINGLE           0
#define sc_x4_control_r_tc_mode_R_TC_MODE_DUAL             1
#define sc_x4_control_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: sc_x4_control_r_tc_out_mode
 */
#define sc_x4_control_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define sc_x4_control_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define sc_x4_control_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: sc_x4_control_cl91_fec_mode
 */
#define sc_x4_control_cl91_fec_mode_NO_CL91_FEC            0
#define sc_x4_control_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define sc_x4_control_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define sc_x4_control_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define sc_x4_control_cl91_fec_mode_CL91_QUAD_LANE         4
#define sc_x4_control_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: sc_x4_control_am_spacing_mul
 */
#define sc_x4_control_am_spacing_mul_AM_SPACING_MUL_2      0
#define sc_x4_control_am_spacing_mul_AM_SPACING_MUL_4      1
#define sc_x4_control_am_spacing_mul_AM_SPACING_MUL_5      2
#define sc_x4_control_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36TxEEEStates_l
 */
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36TxEEEStates_c
 */
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49TxEEEStates_l
 */
#define sc_x4_final_config_status_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x4_final_config_status_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_WAKE 16
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_fec_req_enum
 */
#define sc_x4_final_config_status_fec_req_enum_FEC_not_supported 0
#define sc_x4_final_config_status_fec_req_enum_FEC_supported_but_not_requested 1
#define sc_x4_final_config_status_fec_req_enum_invalid_setting 2
#define sc_x4_final_config_status_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl73_pause_enum
 */
#define sc_x4_final_config_status_cl73_pause_enum_No_PAUSE_ability 0
#define sc_x4_final_config_status_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define sc_x4_final_config_status_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define sc_x4_final_config_status_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49TxEEEStates_c
 */
#define sc_x4_final_config_status_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x4_final_config_status_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_WAKE 4
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36RxEEEStates_l
 */
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_WTF 16
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_WAKE 8
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_QUIET 4
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36RxEEEStates_c
 */
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_WTF 4
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_WAKE 3
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_QUIET 2
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49RxEEEStates_l
 */
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_WTF 16
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_WAKE 8
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_QUIET 4
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49RxEEEStates_c
 */
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_WTF 4
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_WAKE 3
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_QUIET 2
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48TxEEEStates_l
 */
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48TxEEEStates_c
 */
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48RxEEEStates_l
 */
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_WAKE 16
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_QUIET 8
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_DEACT 4
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48RxEEEStates_c
 */
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_WAKE 4
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_QUIET 3
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_DEACT 2
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_IQP_Options
 */
#define sc_x4_final_config_status_IQP_Options_i50uA        0
#define sc_x4_final_config_status_IQP_Options_i100uA       1
#define sc_x4_final_config_status_IQP_Options_i150uA       2
#define sc_x4_final_config_status_IQP_Options_i200uA       3
#define sc_x4_final_config_status_IQP_Options_i250uA       4
#define sc_x4_final_config_status_IQP_Options_i300uA       5
#define sc_x4_final_config_status_IQP_Options_i350uA       6
#define sc_x4_final_config_status_IQP_Options_i400uA       7
#define sc_x4_final_config_status_IQP_Options_i450uA       8
#define sc_x4_final_config_status_IQP_Options_i500uA       9
#define sc_x4_final_config_status_IQP_Options_i550uA       10
#define sc_x4_final_config_status_IQP_Options_i600uA       11
#define sc_x4_final_config_status_IQP_Options_i650uA       12
#define sc_x4_final_config_status_IQP_Options_i700uA       13
#define sc_x4_final_config_status_IQP_Options_i750uA       14
#define sc_x4_final_config_status_IQP_Options_i800uA       15

/****************************************************************************
 * Enums: sc_x4_final_config_status_IDriver_Options
 */
#define sc_x4_final_config_status_IDriver_Options_v680mV   0
#define sc_x4_final_config_status_IDriver_Options_v730mV   1
#define sc_x4_final_config_status_IDriver_Options_v780mV   2
#define sc_x4_final_config_status_IDriver_Options_v830mV   3
#define sc_x4_final_config_status_IDriver_Options_v880mV   4
#define sc_x4_final_config_status_IDriver_Options_v930mV   5
#define sc_x4_final_config_status_IDriver_Options_v980mV   6
#define sc_x4_final_config_status_IDriver_Options_v1010mV  7
#define sc_x4_final_config_status_IDriver_Options_v1040mV  8
#define sc_x4_final_config_status_IDriver_Options_v1060mV  9
#define sc_x4_final_config_status_IDriver_Options_v1070mV  10
#define sc_x4_final_config_status_IDriver_Options_v1080mV  11
#define sc_x4_final_config_status_IDriver_Options_v1085mV  12
#define sc_x4_final_config_status_IDriver_Options_v1090mV  13
#define sc_x4_final_config_status_IDriver_Options_v1095mV  14
#define sc_x4_final_config_status_IDriver_Options_v1100mV  15

/****************************************************************************
 * Enums: sc_x4_final_config_status_operationModes
 */
#define sc_x4_final_config_status_operationModes_XGXS      0
#define sc_x4_final_config_status_operationModes_XGXG_nCC  1
#define sc_x4_final_config_status_operationModes_Indlane_OS8 4
#define sc_x4_final_config_status_operationModes_IndLane_OS5 5
#define sc_x4_final_config_status_operationModes_PCI       7
#define sc_x4_final_config_status_operationModes_XGXS_nLQ  8
#define sc_x4_final_config_status_operationModes_XGXS_nLQnCC 9
#define sc_x4_final_config_status_operationModes_PBypass   10
#define sc_x4_final_config_status_operationModes_PBypass_nDSK 11
#define sc_x4_final_config_status_operationModes_ComboCoreMode 12
#define sc_x4_final_config_status_operationModes_Clocks_off 15

/****************************************************************************
 * Enums: sc_x4_final_config_status_actualSpeeds
 */
#define sc_x4_final_config_status_actualSpeeds_dr_10M      0
#define sc_x4_final_config_status_actualSpeeds_dr_100M     1
#define sc_x4_final_config_status_actualSpeeds_dr_1G       2
#define sc_x4_final_config_status_actualSpeeds_dr_2p5G     3
#define sc_x4_final_config_status_actualSpeeds_dr_5G_X4    4
#define sc_x4_final_config_status_actualSpeeds_dr_6G_X4    5
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG  6
#define sc_x4_final_config_status_actualSpeeds_dr_10G_CX4  7
#define sc_x4_final_config_status_actualSpeeds_dr_12G_HiG  8
#define sc_x4_final_config_status_actualSpeeds_dr_12p5G_X4 9
#define sc_x4_final_config_status_actualSpeeds_dr_13G_X4   10
#define sc_x4_final_config_status_actualSpeeds_dr_15G_X4   11
#define sc_x4_final_config_status_actualSpeeds_dr_16G_X4   12
#define sc_x4_final_config_status_actualSpeeds_dr_1G_KX    13
#define sc_x4_final_config_status_actualSpeeds_dr_10G_KX4  14
#define sc_x4_final_config_status_actualSpeeds_dr_10G_KR   15
#define sc_x4_final_config_status_actualSpeeds_dr_5G       16
#define sc_x4_final_config_status_actualSpeeds_dr_6p4G     17
#define sc_x4_final_config_status_actualSpeeds_dr_20G_X4   18
#define sc_x4_final_config_status_actualSpeeds_dr_21G_X4   19
#define sc_x4_final_config_status_actualSpeeds_dr_25G_X4   20
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x4_final_config_status_actualSpeeds_dr_10G_DXGXS 22
#define sc_x4_final_config_status_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x4_final_config_status_actualSpeeds_dr_10p5G_DXGXS 24
#define sc_x4_final_config_status_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x4_final_config_status_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x4_final_config_status_actualSpeeds_dr_10G_XFI  27
#define sc_x4_final_config_status_actualSpeeds_dr_40G      28
#define sc_x4_final_config_status_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x4_final_config_status_actualSpeeds_dr_20G_DXGXS 30
#define sc_x4_final_config_status_actualSpeeds_dr_10G_SFI  31
#define sc_x4_final_config_status_actualSpeeds_dr_31p5G    32
#define sc_x4_final_config_status_actualSpeeds_dr_32p7G    33
#define sc_x4_final_config_status_actualSpeeds_dr_20G_SCR  34
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x4_final_config_status_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x4_final_config_status_actualSpeeds_dr_12G_R2   37
#define sc_x4_final_config_status_actualSpeeds_dr_10G_X2   38
#define sc_x4_final_config_status_actualSpeeds_dr_40G_KR4  39
#define sc_x4_final_config_status_actualSpeeds_dr_40G_CR4  40
#define sc_x4_final_config_status_actualSpeeds_dr_100G_CR10 41
#define sc_x4_final_config_status_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x4_final_config_status_actualSpeeds_dr_20G_KR2  57
#define sc_x4_final_config_status_actualSpeeds_dr_20G_CR2  58

/****************************************************************************
 * Enums: sc_x4_final_config_status_actualSpeedsMisc1
 */
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x4_final_config_status_IndLaneModes
 */
#define sc_x4_final_config_status_IndLaneModes_SWSDR_div2  0
#define sc_x4_final_config_status_IndLaneModes_SWSDR_div1  1
#define sc_x4_final_config_status_IndLaneModes_DWSDR_div2  2
#define sc_x4_final_config_status_IndLaneModes_DWSDR_div1  3

/****************************************************************************
 * Enums: sc_x4_final_config_status_prbsSelect
 */
#define sc_x4_final_config_status_prbsSelect_prbs7         0
#define sc_x4_final_config_status_prbsSelect_prbs15        1
#define sc_x4_final_config_status_prbsSelect_prbs23        2
#define sc_x4_final_config_status_prbsSelect_prbs31        3

/****************************************************************************
 * Enums: sc_x4_final_config_status_vcoDivider
 */
#define sc_x4_final_config_status_vcoDivider_div32         0
#define sc_x4_final_config_status_vcoDivider_div36         1
#define sc_x4_final_config_status_vcoDivider_div40         2
#define sc_x4_final_config_status_vcoDivider_div42         3
#define sc_x4_final_config_status_vcoDivider_div48         4
#define sc_x4_final_config_status_vcoDivider_div50         5
#define sc_x4_final_config_status_vcoDivider_div52         6
#define sc_x4_final_config_status_vcoDivider_div54         7
#define sc_x4_final_config_status_vcoDivider_div60         8
#define sc_x4_final_config_status_vcoDivider_div64         9
#define sc_x4_final_config_status_vcoDivider_div66         10
#define sc_x4_final_config_status_vcoDivider_div68         11
#define sc_x4_final_config_status_vcoDivider_div70         12
#define sc_x4_final_config_status_vcoDivider_div80         13
#define sc_x4_final_config_status_vcoDivider_div92         14
#define sc_x4_final_config_status_vcoDivider_div100        15

/****************************************************************************
 * Enums: sc_x4_final_config_status_refClkSelect
 */
#define sc_x4_final_config_status_refClkSelect_clk_25MHz   0
#define sc_x4_final_config_status_refClkSelect_clk_100MHz  1
#define sc_x4_final_config_status_refClkSelect_clk_125MHz  2
#define sc_x4_final_config_status_refClkSelect_clk_156p25MHz 3
#define sc_x4_final_config_status_refClkSelect_clk_187p5MHz 4
#define sc_x4_final_config_status_refClkSelect_clk_161p25Mhz 5
#define sc_x4_final_config_status_refClkSelect_clk_50Mhz   6
#define sc_x4_final_config_status_refClkSelect_clk_106p25Mhz 7

/****************************************************************************
 * Enums: sc_x4_final_config_status_aerMMDdevTypeSelect
 */
#define sc_x4_final_config_status_aerMMDdevTypeSelect_combo_core 0
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PMA_PMD 1
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PCS  3
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PHY  4
#define sc_x4_final_config_status_aerMMDdevTypeSelect_DTE  5
#define sc_x4_final_config_status_aerMMDdevTypeSelect_CL73_AN 7

/****************************************************************************
 * Enums: sc_x4_final_config_status_aerMMDportSelect
 */
#define sc_x4_final_config_status_aerMMDportSelect_ln0     0
#define sc_x4_final_config_status_aerMMDportSelect_ln1     1
#define sc_x4_final_config_status_aerMMDportSelect_ln2     2
#define sc_x4_final_config_status_aerMMDportSelect_ln3     3
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln0_1 512
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln2_3 513

/****************************************************************************
 * Enums: sc_x4_final_config_status_firmwareModeSelect
 */
#define sc_x4_final_config_status_firmwareModeSelect_DEFAULT 0
#define sc_x4_final_config_status_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x4_final_config_status_firmwareModeSelect_SFP_DAC 2
#define sc_x4_final_config_status_firmwareModeSelect_XLAUI 3
#define sc_x4_final_config_status_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x4_final_config_status_tempIdxSelect
 */
#define sc_x4_final_config_status_tempIdxSelect_LTE__22p9C 15
#define sc_x4_final_config_status_tempIdxSelect_LTE__12p6C 14
#define sc_x4_final_config_status_tempIdxSelect_LTE__3p0C  13
#define sc_x4_final_config_status_tempIdxSelect_LTE_6p7C   12
#define sc_x4_final_config_status_tempIdxSelect_LTE_16p4C  11
#define sc_x4_final_config_status_tempIdxSelect_LTE_26p6C  10
#define sc_x4_final_config_status_tempIdxSelect_LTE_36p3C  9
#define sc_x4_final_config_status_tempIdxSelect_LTE_46p0C  8
#define sc_x4_final_config_status_tempIdxSelect_LTE_56p2C  7
#define sc_x4_final_config_status_tempIdxSelect_LTE_65p9C  6
#define sc_x4_final_config_status_tempIdxSelect_LTE_75p6C  5
#define sc_x4_final_config_status_tempIdxSelect_LTE_85p3C  4
#define sc_x4_final_config_status_tempIdxSelect_LTE_95p5C  3
#define sc_x4_final_config_status_tempIdxSelect_LTE_105p2C 2
#define sc_x4_final_config_status_tempIdxSelect_LTE_114p9C 1
#define sc_x4_final_config_status_tempIdxSelect_LTE_125p1C 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_port_mode
 */
#define sc_x4_final_config_status_port_mode_QUAD_PORT      0
#define sc_x4_final_config_status_port_mode_TRI_1_PORT     1
#define sc_x4_final_config_status_port_mode_TRI_2_PORT     2
#define sc_x4_final_config_status_port_mode_DUAL_PORT      3
#define sc_x4_final_config_status_port_mode_SINGLE_PORT    4

/****************************************************************************
 * Enums: sc_x4_final_config_status_rev_letter_enum
 */
#define sc_x4_final_config_status_rev_letter_enum_REV_A    0
#define sc_x4_final_config_status_rev_letter_enum_REV_B    1
#define sc_x4_final_config_status_rev_letter_enum_REV_C    2
#define sc_x4_final_config_status_rev_letter_enum_REV_D    3

/****************************************************************************
 * Enums: sc_x4_final_config_status_rev_number_enum
 */
#define sc_x4_final_config_status_rev_number_enum_REV_0    0
#define sc_x4_final_config_status_rev_number_enum_REV_1    1
#define sc_x4_final_config_status_rev_number_enum_REV_2    2
#define sc_x4_final_config_status_rev_number_enum_REV_3    3
#define sc_x4_final_config_status_rev_number_enum_REV_4    4
#define sc_x4_final_config_status_rev_number_enum_REV_5    5
#define sc_x4_final_config_status_rev_number_enum_REV_6    6
#define sc_x4_final_config_status_rev_number_enum_REV_7    7

/****************************************************************************
 * Enums: sc_x4_final_config_status_bonding_enum
 */
#define sc_x4_final_config_status_bonding_enum_WIRE_BOND   0
#define sc_x4_final_config_status_bonding_enum_FLIP_CHIP   1

/****************************************************************************
 * Enums: sc_x4_final_config_status_tech_process
 */
#define sc_x4_final_config_status_tech_process_PROCESS_90NM 0
#define sc_x4_final_config_status_tech_process_PROCESS_65NM 1
#define sc_x4_final_config_status_tech_process_PROCESS_40NM 2
#define sc_x4_final_config_status_tech_process_PROCESS_28NM 3
#define sc_x4_final_config_status_tech_process_PROCESS_16NM 4

/****************************************************************************
 * Enums: sc_x4_final_config_status_model_num
 */
#define sc_x4_final_config_status_model_num_SERDES_CL73    0
#define sc_x4_final_config_status_model_num_XGXS_16G       1
#define sc_x4_final_config_status_model_num_HYPERCORE      2
#define sc_x4_final_config_status_model_num_HYPERLITE      3
#define sc_x4_final_config_status_model_num_PCIE_G2_PIPE   4
#define sc_x4_final_config_status_model_num_SERDES_1p25GBd 5
#define sc_x4_final_config_status_model_num_SATA2          6
#define sc_x4_final_config_status_model_num_QSGMII         7
#define sc_x4_final_config_status_model_num_XGXS10G        8
#define sc_x4_final_config_status_model_num_WARPCORE       9
#define sc_x4_final_config_status_model_num_XFICORE        10
#define sc_x4_final_config_status_model_num_RXFI           11
#define sc_x4_final_config_status_model_num_WARPLITE       12
#define sc_x4_final_config_status_model_num_PENTACORE      13
#define sc_x4_final_config_status_model_num_ESM            14
#define sc_x4_final_config_status_model_num_QUAD_SGMII     15
#define sc_x4_final_config_status_model_num_WARPCORE_3     16
#define sc_x4_final_config_status_model_num_TSC            17
#define sc_x4_final_config_status_model_num_TSC4E          18
#define sc_x4_final_config_status_model_num_TSC12E         19
#define sc_x4_final_config_status_model_num_TSC4F          20
#define sc_x4_final_config_status_model_num_TSC4F_GEN2     21
#define sc_x4_final_config_status_model_num_XGXS_CL73_90NM 29
#define sc_x4_final_config_status_model_num_SERDES_CL73_90NM 30
#define sc_x4_final_config_status_model_num_WARPCORE3      32
#define sc_x4_final_config_status_model_num_WARPCORE4_TSC  33
#define sc_x4_final_config_status_model_num_RXAUI          34

/****************************************************************************
 * Enums: sc_x4_final_config_status_payload
 */
#define sc_x4_final_config_status_payload_REPEAT_2_BYTES   0
#define sc_x4_final_config_status_payload_RAMPING          1
#define sc_x4_final_config_status_payload_CL48_CRPAT       2
#define sc_x4_final_config_status_payload_CL48_CJPAT       3
#define sc_x4_final_config_status_payload_CL36_LONG_CRPAT  4
#define sc_x4_final_config_status_payload_CL36_SHORT_CRPAT 5

/****************************************************************************
 * Enums: sc_x4_final_config_status_sc
 */
#define sc_x4_final_config_status_sc_S_10G_CR1             0
#define sc_x4_final_config_status_sc_S_10G_KR1             1
#define sc_x4_final_config_status_sc_S_10G_X1              2
#define sc_x4_final_config_status_sc_S_10G_HG2_CR1         4
#define sc_x4_final_config_status_sc_S_10G_HG2_KR1         5
#define sc_x4_final_config_status_sc_S_10G_HG2_X1          6
#define sc_x4_final_config_status_sc_S_20G_CR1             8
#define sc_x4_final_config_status_sc_S_20G_KR1             9
#define sc_x4_final_config_status_sc_S_20G_X1              10
#define sc_x4_final_config_status_sc_S_20G_HG2_CR1         12
#define sc_x4_final_config_status_sc_S_20G_HG2_KR1         13
#define sc_x4_final_config_status_sc_S_20G_HG2_X1          14
#define sc_x4_final_config_status_sc_S_25G_CR1             16
#define sc_x4_final_config_status_sc_S_25G_KR1             17
#define sc_x4_final_config_status_sc_S_25G_X1              18
#define sc_x4_final_config_status_sc_S_25G_HG2_CR1         20
#define sc_x4_final_config_status_sc_S_25G_HG2_KR1         21
#define sc_x4_final_config_status_sc_S_25G_HG2_X1          22
#define sc_x4_final_config_status_sc_S_20G_CR2             24
#define sc_x4_final_config_status_sc_S_20G_KR2             25
#define sc_x4_final_config_status_sc_S_20G_X2              26
#define sc_x4_final_config_status_sc_S_20G_HG2_CR2         28
#define sc_x4_final_config_status_sc_S_20G_HG2_KR2         29
#define sc_x4_final_config_status_sc_S_20G_HG2_X2          30
#define sc_x4_final_config_status_sc_S_40G_CR2             32
#define sc_x4_final_config_status_sc_S_40G_KR2             33
#define sc_x4_final_config_status_sc_S_40G_X2              34
#define sc_x4_final_config_status_sc_S_40G_HG2_CR2         36
#define sc_x4_final_config_status_sc_S_40G_HG2_KR2         37
#define sc_x4_final_config_status_sc_S_40G_HG2_X2          38
#define sc_x4_final_config_status_sc_S_40G_CR4             40
#define sc_x4_final_config_status_sc_S_40G_KR4             41
#define sc_x4_final_config_status_sc_S_40G_X4              42
#define sc_x4_final_config_status_sc_S_40G_HG2_CR4         44
#define sc_x4_final_config_status_sc_S_40G_HG2_KR4         45
#define sc_x4_final_config_status_sc_S_40G_HG2_X4          46
#define sc_x4_final_config_status_sc_S_50G_CR2             48
#define sc_x4_final_config_status_sc_S_50G_KR2             49
#define sc_x4_final_config_status_sc_S_50G_X2              50
#define sc_x4_final_config_status_sc_S_50G_HG2_CR2         52
#define sc_x4_final_config_status_sc_S_50G_HG2_KR2         53
#define sc_x4_final_config_status_sc_S_50G_HG2_X2          54
#define sc_x4_final_config_status_sc_S_50G_CR4             56
#define sc_x4_final_config_status_sc_S_50G_KR4             57
#define sc_x4_final_config_status_sc_S_50G_X4              58
#define sc_x4_final_config_status_sc_S_50G_HG2_CR4         60
#define sc_x4_final_config_status_sc_S_50G_HG2_KR4         61
#define sc_x4_final_config_status_sc_S_50G_HG2_X4          62
#define sc_x4_final_config_status_sc_S_100G_CR4            64
#define sc_x4_final_config_status_sc_S_100G_KR4            65
#define sc_x4_final_config_status_sc_S_100G_X4             66
#define sc_x4_final_config_status_sc_S_100G_HG2_CR4        68
#define sc_x4_final_config_status_sc_S_100G_HG2_KR4        69
#define sc_x4_final_config_status_sc_S_100G_HG2_X4         70
#define sc_x4_final_config_status_sc_S_CL73_20GVCO         72
#define sc_x4_final_config_status_sc_S_CL73_25GVCO         80
#define sc_x4_final_config_status_sc_S_CL36_20GVCO         88
#define sc_x4_final_config_status_sc_S_CL36_25GVCO         96
#define sc_x4_final_config_status_sc_S_25G_CR_IEEE         112
#define sc_x4_final_config_status_sc_S_25G_CRS_IEEE        113
#define sc_x4_final_config_status_sc_S_25G_KR_IEEE         114
#define sc_x4_final_config_status_sc_S_25G_KRS_IEEE        115

/****************************************************************************
 * Enums: sc_x4_final_config_status_t_fifo_modes
 */
#define sc_x4_final_config_status_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define sc_x4_final_config_status_t_fifo_modes_T_FIFO_INSERT_4_AM 1
#define sc_x4_final_config_status_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define sc_x4_final_config_status_t_fifo_modes_T_FIFO_INSERT_2_AM 3

/****************************************************************************
 * Enums: sc_x4_final_config_status_t_enc_modes
 */
#define sc_x4_final_config_status_t_enc_modes_T_ENC_MODE_BYPASS 0
#define sc_x4_final_config_status_t_enc_modes_T_ENC_MODE_CL49 1
#define sc_x4_final_config_status_t_enc_modes_T_ENC_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_btmx_mode
 */
#define sc_x4_final_config_status_btmx_mode_BS_BTMX_MODE_1to1 0
#define sc_x4_final_config_status_btmx_mode_BS_BTMX_MODE_2to1 1
#define sc_x4_final_config_status_btmx_mode_BS_BTMX_MODE_5to1 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_t_type_cl82
 */
#define sc_x4_final_config_status_t_type_cl82_T_TYPE_B1    5
#define sc_x4_final_config_status_t_type_cl82_T_TYPE_C     4
#define sc_x4_final_config_status_t_type_cl82_T_TYPE_S     3
#define sc_x4_final_config_status_t_type_cl82_T_TYPE_T     2
#define sc_x4_final_config_status_t_type_cl82_T_TYPE_D     1
#define sc_x4_final_config_status_t_type_cl82_T_TYPE_E     0

/****************************************************************************
 * Enums: sc_x4_final_config_status_txsm_state_cl82
 */
#define sc_x4_final_config_status_txsm_state_cl82_TX_HIG_END 6
#define sc_x4_final_config_status_txsm_state_cl82_TX_HIG_START 5
#define sc_x4_final_config_status_txsm_state_cl82_TX_E     4
#define sc_x4_final_config_status_txsm_state_cl82_TX_T     3
#define sc_x4_final_config_status_txsm_state_cl82_TX_D     2
#define sc_x4_final_config_status_txsm_state_cl82_TX_C     1
#define sc_x4_final_config_status_txsm_state_cl82_TX_INIT  0

/****************************************************************************
 * Enums: sc_x4_final_config_status_ltxsm_state_cl82
 */
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_HIG_END 64
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_HIG_START 32
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_E    16
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_T    8
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_D    4
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_C    2
#define sc_x4_final_config_status_ltxsm_state_cl82_TX_INIT 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_type_coded_cl82
 */
#define sc_x4_final_config_status_r_type_coded_cl82_R_TYPE_B1 32
#define sc_x4_final_config_status_r_type_coded_cl82_R_TYPE_C 16
#define sc_x4_final_config_status_r_type_coded_cl82_R_TYPE_S 8
#define sc_x4_final_config_status_r_type_coded_cl82_R_TYPE_T 4
#define sc_x4_final_config_status_r_type_coded_cl82_R_TYPE_D 2
#define sc_x4_final_config_status_r_type_coded_cl82_R_TYPE_E 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_rxsm_state_cl82
 */
#define sc_x4_final_config_status_rxsm_state_cl82_RX_HIG_END 64
#define sc_x4_final_config_status_rxsm_state_cl82_RX_HIG_START 32
#define sc_x4_final_config_status_rxsm_state_cl82_RX_E     16
#define sc_x4_final_config_status_rxsm_state_cl82_RX_T     8
#define sc_x4_final_config_status_rxsm_state_cl82_RX_D     4
#define sc_x4_final_config_status_rxsm_state_cl82_RX_C     2
#define sc_x4_final_config_status_rxsm_state_cl82_RX_INIT  1

/****************************************************************************
 * Enums: sc_x4_final_config_status_deskew_state
 */
#define sc_x4_final_config_status_deskew_state_ALIGN_ACQUIRED 2
#define sc_x4_final_config_status_deskew_state_LOSS_OF_ALIGNMENT 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_os_mode_enum
 */
#define sc_x4_final_config_status_os_mode_enum_OS_MODE_1   0
#define sc_x4_final_config_status_os_mode_enum_OS_MODE_2   1
#define sc_x4_final_config_status_os_mode_enum_OS_MODE_4   2
#define sc_x4_final_config_status_os_mode_enum_OS_MODE_16p5 8
#define sc_x4_final_config_status_os_mode_enum_OS_MODE_20p625 12

/****************************************************************************
 * Enums: sc_x4_final_config_status_scr_modes
 */
#define sc_x4_final_config_status_scr_modes_T_SCR_MODE_BYPASS 0
#define sc_x4_final_config_status_scr_modes_T_SCR_MODE_CL49 1
#define sc_x4_final_config_status_scr_modes_T_SCR_MODE_40G_2_LANE 2
#define sc_x4_final_config_status_scr_modes_T_SCR_MODE_100G 3
#define sc_x4_final_config_status_scr_modes_T_SCR_MODE_20G 4
#define sc_x4_final_config_status_scr_modes_T_SCR_MODE_40G_4_LANE 5

/****************************************************************************
 * Enums: sc_x4_final_config_status_descr_modes
 */
#define sc_x4_final_config_status_descr_modes_R_DESCR_MODE_BYPASS 0
#define sc_x4_final_config_status_descr_modes_R_DESCR_MODE_CL49 1
#define sc_x4_final_config_status_descr_modes_R_DESCR_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_dec_tl_mode
 */
#define sc_x4_final_config_status_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define sc_x4_final_config_status_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define sc_x4_final_config_status_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_dec_fsm_mode
 */
#define sc_x4_final_config_status_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define sc_x4_final_config_status_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define sc_x4_final_config_status_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_deskew_mode
 */
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_20G 1
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_100G 4
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define sc_x4_final_config_status_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: sc_x4_final_config_status_bs_dist_modes
 */
#define sc_x4_final_config_status_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define sc_x4_final_config_status_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define sc_x4_final_config_status_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define sc_x4_final_config_status_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49_t_type
 */
#define sc_x4_final_config_status_cl49_t_type_BAD_T_TYPE   15
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_B0    11
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_OB    10
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_B1    9
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_DB    8
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_FC    7
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_TB    6
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_LI    5
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_C     4
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_S     3
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_T     2
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_D     1
#define sc_x4_final_config_status_cl49_t_type_T_TYPE_E     0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49_txsm_states
 */
#define sc_x4_final_config_status_cl49_txsm_states_TX_HIG_END 7
#define sc_x4_final_config_status_cl49_txsm_states_TX_HIG_START 6
#define sc_x4_final_config_status_cl49_txsm_states_TX_LI   5
#define sc_x4_final_config_status_cl49_txsm_states_TX_E    4
#define sc_x4_final_config_status_cl49_txsm_states_TX_T    3
#define sc_x4_final_config_status_cl49_txsm_states_TX_D    2
#define sc_x4_final_config_status_cl49_txsm_states_TX_C    1
#define sc_x4_final_config_status_cl49_txsm_states_TX_INIT 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49_ltxsm_states
 */
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_HIG_END 128
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_HIG_START 64
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_LI  32
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_E   16
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_T   8
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_D   4
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_C   2
#define sc_x4_final_config_status_cl49_ltxsm_states_TX_INIT 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_burst_error_mode
 */
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_11_BITS 0
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_16_BITS 1
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_17_BITS 2
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_18_BITS 3
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_19_BITS 4
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_20_BITS 5
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_21_BITS 6
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_22_BITS 7
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_23_BITS 8
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_24_BITS 9
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_25_BITS 10
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_26_BITS 11
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_27_BITS 12
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_28_BITS 13
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_29_BITS 14
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_30_BITS 15
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_31_BITS 16
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_32_BITS 17
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_33_BITS 18
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_34_BITS 19
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_35_BITS 20
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_36_BITS 21
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_37_BITS 22
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_38_BITS 23
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_39_BITS 24
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_40_BITS 25
#define sc_x4_final_config_status_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: sc_x4_final_config_status_bermon_state
 */
#define sc_x4_final_config_status_bermon_state_HI_BER      4
#define sc_x4_final_config_status_bermon_state_GOOD_BER    3
#define sc_x4_final_config_status_bermon_state_BER_TEST_SH 2
#define sc_x4_final_config_status_bermon_state_START_TIMER 1
#define sc_x4_final_config_status_bermon_state_BER_MT_INIT 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_rxsm_state_cl49
 */
#define sc_x4_final_config_status_rxsm_state_cl49_RX_HIG_END 128
#define sc_x4_final_config_status_rxsm_state_cl49_RX_HIG_START 64
#define sc_x4_final_config_status_rxsm_state_cl49_RX_LI    32
#define sc_x4_final_config_status_rxsm_state_cl49_RX_E     16
#define sc_x4_final_config_status_rxsm_state_cl49_RX_T     8
#define sc_x4_final_config_status_rxsm_state_cl49_RX_D     4
#define sc_x4_final_config_status_rxsm_state_cl49_RX_C     2
#define sc_x4_final_config_status_rxsm_state_cl49_RX_INIT  1

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_type
 */
#define sc_x4_final_config_status_r_type_BAD_R_TYPE        15
#define sc_x4_final_config_status_r_type_R_TYPE_B0         11
#define sc_x4_final_config_status_r_type_R_TYPE_OB         10
#define sc_x4_final_config_status_r_type_R_TYPE_B1         9
#define sc_x4_final_config_status_r_type_R_TYPE_DB         8
#define sc_x4_final_config_status_r_type_R_TYPE_FC         7
#define sc_x4_final_config_status_r_type_R_TYPE_TB         6
#define sc_x4_final_config_status_r_type_R_TYPE_LI         5
#define sc_x4_final_config_status_r_type_R_TYPE_C          4
#define sc_x4_final_config_status_r_type_R_TYPE_S          3
#define sc_x4_final_config_status_r_type_R_TYPE_T          2
#define sc_x4_final_config_status_r_type_R_TYPE_D          1
#define sc_x4_final_config_status_r_type_R_TYPE_E          0

/****************************************************************************
 * Enums: sc_x4_final_config_status_am_lock_state
 */
#define sc_x4_final_config_status_am_lock_state_INVALID_AM 512
#define sc_x4_final_config_status_am_lock_state_GOOD_AM    256
#define sc_x4_final_config_status_am_lock_state_COMP_AM    128
#define sc_x4_final_config_status_am_lock_state_TIMER_2    64
#define sc_x4_final_config_status_am_lock_state_AM_2_GOOD  32
#define sc_x4_final_config_status_am_lock_state_COMP_2ND   16
#define sc_x4_final_config_status_am_lock_state_TIMER_1    8
#define sc_x4_final_config_status_am_lock_state_FIND_1ST   4
#define sc_x4_final_config_status_am_lock_state_AM_RESET_CNT 2
#define sc_x4_final_config_status_am_lock_state_AM_LOCK_INIT 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_msg_selector
 */
#define sc_x4_final_config_status_msg_selector_RESERVED    0
#define sc_x4_final_config_status_msg_selector_VALUE_802p3 1
#define sc_x4_final_config_status_msg_selector_VALUE_802p9 2
#define sc_x4_final_config_status_msg_selector_VALUE_802p5 3
#define sc_x4_final_config_status_msg_selector_VALUE_1394  4

/****************************************************************************
 * Enums: sc_x4_final_config_status_synce_enum
 */
#define sc_x4_final_config_status_synce_enum_SYNCE_NO_DIV  0
#define sc_x4_final_config_status_synce_enum_SYNCE_DIV_7   1
#define sc_x4_final_config_status_synce_enum_SYNCE_DIV_11  2

/****************************************************************************
 * Enums: sc_x4_final_config_status_synce_enum_stage0
 */
#define sc_x4_final_config_status_synce_enum_stage0_SYNCE_NO_DIV 0
#define sc_x4_final_config_status_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define sc_x4_final_config_status_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl91_sync_state
 */
#define sc_x4_final_config_status_cl91_sync_state_FIND_1ST 0
#define sc_x4_final_config_status_cl91_sync_state_COUNT_NEXT 1
#define sc_x4_final_config_status_cl91_sync_state_COMP_2ND 2
#define sc_x4_final_config_status_cl91_sync_state_TWO_GOOD 3

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl91_algn_state
 */
#define sc_x4_final_config_status_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define sc_x4_final_config_status_cl91_algn_state_DESKEW   1
#define sc_x4_final_config_status_cl91_algn_state_DESKEW_FAIL 2
#define sc_x4_final_config_status_cl91_algn_state_ALIGN_ACQUIRED 3
#define sc_x4_final_config_status_cl91_algn_state_CW_GOOD  4
#define sc_x4_final_config_status_cl91_algn_state_CW_BAD   5
#define sc_x4_final_config_status_cl91_algn_state_THREE_BAD 6

/****************************************************************************
 * Enums: sc_x4_final_config_status_fec_sel_override
 */
#define sc_x4_final_config_status_fec_sel_override_NO_OVERRIDE 0
#define sc_x4_final_config_status_fec_sel_override_NO_FEC  1
#define sc_x4_final_config_status_fec_sel_override_FEC_CL74 2
#define sc_x4_final_config_status_fec_sel_override_FEC_CL91 3

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl91_blksync_mode
 */
#define sc_x4_final_config_status_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define sc_x4_final_config_status_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define sc_x4_final_config_status_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define sc_x4_final_config_status_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define sc_x4_final_config_status_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_merge_mode
 */
#define sc_x4_final_config_status_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define sc_x4_final_config_status_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define sc_x4_final_config_status_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define sc_x4_final_config_status_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define sc_x4_final_config_status_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_tc_mode
 */
#define sc_x4_final_config_status_r_tc_mode_R_TC_MODE_SINGLE 0
#define sc_x4_final_config_status_r_tc_mode_R_TC_MODE_DUAL 1
#define sc_x4_final_config_status_r_tc_mode_R_TC_MODE_QUAD 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_r_tc_out_mode
 */
#define sc_x4_final_config_status_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define sc_x4_final_config_status_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define sc_x4_final_config_status_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl91_fec_mode
 */
#define sc_x4_final_config_status_cl91_fec_mode_NO_CL91_FEC 0
#define sc_x4_final_config_status_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define sc_x4_final_config_status_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define sc_x4_final_config_status_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define sc_x4_final_config_status_cl91_fec_mode_CL91_QUAD_LANE 4
#define sc_x4_final_config_status_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: sc_x4_final_config_status_am_spacing_mul
 */
#define sc_x4_final_config_status_am_spacing_mul_AM_SPACING_MUL_2 0
#define sc_x4_final_config_status_am_spacing_mul_AM_SPACING_MUL_4 1
#define sc_x4_final_config_status_am_spacing_mul_AM_SPACING_MUL_5 2
#define sc_x4_final_config_status_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: testshared0_cl36TxEEEStates_l
 */
#define testshared0_cl36TxEEEStates_l_TX_REFRESH           8
#define testshared0_cl36TxEEEStates_l_TX_QUIET             4
#define testshared0_cl36TxEEEStates_l_TX_SLEEP             2
#define testshared0_cl36TxEEEStates_l_TX_ACTIVE            1

/****************************************************************************
 * Enums: testshared0_cl36TxEEEStates_c
 */
#define testshared0_cl36TxEEEStates_c_TX_REFRESH           3
#define testshared0_cl36TxEEEStates_c_TX_QUIET             2
#define testshared0_cl36TxEEEStates_c_TX_SLEEP             1
#define testshared0_cl36TxEEEStates_c_TX_ACTIVE            0

/****************************************************************************
 * Enums: testshared0_cl49TxEEEStates_l
 */
#define testshared0_cl49TxEEEStates_l_SCR_RESET_2          64
#define testshared0_cl49TxEEEStates_l_SCR_RESET_1          32
#define testshared0_cl49TxEEEStates_l_TX_WAKE              16
#define testshared0_cl49TxEEEStates_l_TX_REFRESH           8
#define testshared0_cl49TxEEEStates_l_TX_QUIET             4
#define testshared0_cl49TxEEEStates_l_TX_SLEEP             2
#define testshared0_cl49TxEEEStates_l_TX_ACTIVE            1

/****************************************************************************
 * Enums: testshared0_fec_req_enum
 */
#define testshared0_fec_req_enum_FEC_not_supported         0
#define testshared0_fec_req_enum_FEC_supported_but_not_requested 1
#define testshared0_fec_req_enum_invalid_setting           2
#define testshared0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: testshared0_cl73_pause_enum
 */
#define testshared0_cl73_pause_enum_No_PAUSE_ability       0
#define testshared0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define testshared0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define testshared0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: testshared0_cl49TxEEEStates_c
 */
#define testshared0_cl49TxEEEStates_c_SCR_RESET_2          6
#define testshared0_cl49TxEEEStates_c_SCR_RESET_1          5
#define testshared0_cl49TxEEEStates_c_TX_WAKE              4
#define testshared0_cl49TxEEEStates_c_TX_REFRESH           3
#define testshared0_cl49TxEEEStates_c_TX_QUIET             2
#define testshared0_cl49TxEEEStates_c_TX_SLEEP             1
#define testshared0_cl49TxEEEStates_c_TX_ACTIVE            0

/****************************************************************************
 * Enums: testshared0_cl36RxEEEStates_l
 */
#define testshared0_cl36RxEEEStates_l_RX_LINK_FAIL         32
#define testshared0_cl36RxEEEStates_l_RX_WTF               16
#define testshared0_cl36RxEEEStates_l_RX_WAKE              8
#define testshared0_cl36RxEEEStates_l_RX_QUIET             4
#define testshared0_cl36RxEEEStates_l_RX_SLEEP             2
#define testshared0_cl36RxEEEStates_l_RX_ACTIVE            1

/****************************************************************************
 * Enums: testshared0_cl36RxEEEStates_c
 */
#define testshared0_cl36RxEEEStates_c_RX_LINK_FAIL         5
#define testshared0_cl36RxEEEStates_c_RX_WTF               4
#define testshared0_cl36RxEEEStates_c_RX_WAKE              3
#define testshared0_cl36RxEEEStates_c_RX_QUIET             2
#define testshared0_cl36RxEEEStates_c_RX_SLEEP             1
#define testshared0_cl36RxEEEStates_c_RX_ACTIVE            0

/****************************************************************************
 * Enums: testshared0_cl49RxEEEStates_l
 */
#define testshared0_cl49RxEEEStates_l_RX_LINK_FAIL         32
#define testshared0_cl49RxEEEStates_l_RX_WTF               16
#define testshared0_cl49RxEEEStates_l_RX_WAKE              8
#define testshared0_cl49RxEEEStates_l_RX_QUIET             4
#define testshared0_cl49RxEEEStates_l_RX_SLEEP             2
#define testshared0_cl49RxEEEStates_l_RX_ACTIVE            1

/****************************************************************************
 * Enums: testshared0_cl49RxEEEStates_c
 */
#define testshared0_cl49RxEEEStates_c_RX_LINK_FAIL         5
#define testshared0_cl49RxEEEStates_c_RX_WTF               4
#define testshared0_cl49RxEEEStates_c_RX_WAKE              3
#define testshared0_cl49RxEEEStates_c_RX_QUIET             2
#define testshared0_cl49RxEEEStates_c_RX_SLEEP             1
#define testshared0_cl49RxEEEStates_c_RX_ACTIVE            0

/****************************************************************************
 * Enums: testshared0_cl48TxEEEStates_l
 */
#define testshared0_cl48TxEEEStates_l_TX_REFRESH           8
#define testshared0_cl48TxEEEStates_l_TX_QUIET             4
#define testshared0_cl48TxEEEStates_l_TX_SLEEP             2
#define testshared0_cl48TxEEEStates_l_TX_ACTIVE            1

/****************************************************************************
 * Enums: testshared0_cl48TxEEEStates_c
 */
#define testshared0_cl48TxEEEStates_c_TX_REFRESH           3
#define testshared0_cl48TxEEEStates_c_TX_QUIET             2
#define testshared0_cl48TxEEEStates_c_TX_SLEEP             1
#define testshared0_cl48TxEEEStates_c_TX_ACTIVE            0

/****************************************************************************
 * Enums: testshared0_cl48RxEEEStates_l
 */
#define testshared0_cl48RxEEEStates_l_RX_LINK_FAIL         32
#define testshared0_cl48RxEEEStates_l_RX_WAKE              16
#define testshared0_cl48RxEEEStates_l_RX_QUIET             8
#define testshared0_cl48RxEEEStates_l_RX_DEACT             4
#define testshared0_cl48RxEEEStates_l_RX_SLEEP             2
#define testshared0_cl48RxEEEStates_l_RX_ACTIVE            1

/****************************************************************************
 * Enums: testshared0_cl48RxEEEStates_c
 */
#define testshared0_cl48RxEEEStates_c_RX_LINK_FAIL         5
#define testshared0_cl48RxEEEStates_c_RX_WAKE              4
#define testshared0_cl48RxEEEStates_c_RX_QUIET             3
#define testshared0_cl48RxEEEStates_c_RX_DEACT             2
#define testshared0_cl48RxEEEStates_c_RX_SLEEP             1
#define testshared0_cl48RxEEEStates_c_RX_ACTIVE            0

/****************************************************************************
 * Enums: testshared0_IQP_Options
 */
#define testshared0_IQP_Options_i50uA                      0
#define testshared0_IQP_Options_i100uA                     1
#define testshared0_IQP_Options_i150uA                     2
#define testshared0_IQP_Options_i200uA                     3
#define testshared0_IQP_Options_i250uA                     4
#define testshared0_IQP_Options_i300uA                     5
#define testshared0_IQP_Options_i350uA                     6
#define testshared0_IQP_Options_i400uA                     7
#define testshared0_IQP_Options_i450uA                     8
#define testshared0_IQP_Options_i500uA                     9
#define testshared0_IQP_Options_i550uA                     10
#define testshared0_IQP_Options_i600uA                     11
#define testshared0_IQP_Options_i650uA                     12
#define testshared0_IQP_Options_i700uA                     13
#define testshared0_IQP_Options_i750uA                     14
#define testshared0_IQP_Options_i800uA                     15

/****************************************************************************
 * Enums: testshared0_IDriver_Options
 */
#define testshared0_IDriver_Options_v680mV                 0
#define testshared0_IDriver_Options_v730mV                 1
#define testshared0_IDriver_Options_v780mV                 2
#define testshared0_IDriver_Options_v830mV                 3
#define testshared0_IDriver_Options_v880mV                 4
#define testshared0_IDriver_Options_v930mV                 5
#define testshared0_IDriver_Options_v980mV                 6
#define testshared0_IDriver_Options_v1010mV                7
#define testshared0_IDriver_Options_v1040mV                8
#define testshared0_IDriver_Options_v1060mV                9
#define testshared0_IDriver_Options_v1070mV                10
#define testshared0_IDriver_Options_v1080mV                11
#define testshared0_IDriver_Options_v1085mV                12
#define testshared0_IDriver_Options_v1090mV                13
#define testshared0_IDriver_Options_v1095mV                14
#define testshared0_IDriver_Options_v1100mV                15

/****************************************************************************
 * Enums: testshared0_operationModes
 */
#define testshared0_operationModes_XGXS                    0
#define testshared0_operationModes_XGXG_nCC                1
#define testshared0_operationModes_Indlane_OS8             4
#define testshared0_operationModes_IndLane_OS5             5
#define testshared0_operationModes_PCI                     7
#define testshared0_operationModes_XGXS_nLQ                8
#define testshared0_operationModes_XGXS_nLQnCC             9
#define testshared0_operationModes_PBypass                 10
#define testshared0_operationModes_PBypass_nDSK            11
#define testshared0_operationModes_ComboCoreMode           12
#define testshared0_operationModes_Clocks_off              15

/****************************************************************************
 * Enums: testshared0_actualSpeeds
 */
#define testshared0_actualSpeeds_dr_10M                    0
#define testshared0_actualSpeeds_dr_100M                   1
#define testshared0_actualSpeeds_dr_1G                     2
#define testshared0_actualSpeeds_dr_2p5G                   3
#define testshared0_actualSpeeds_dr_5G_X4                  4
#define testshared0_actualSpeeds_dr_6G_X4                  5
#define testshared0_actualSpeeds_dr_10G_HiG                6
#define testshared0_actualSpeeds_dr_10G_CX4                7
#define testshared0_actualSpeeds_dr_12G_HiG                8
#define testshared0_actualSpeeds_dr_12p5G_X4               9
#define testshared0_actualSpeeds_dr_13G_X4                 10
#define testshared0_actualSpeeds_dr_15G_X4                 11
#define testshared0_actualSpeeds_dr_16G_X4                 12
#define testshared0_actualSpeeds_dr_1G_KX                  13
#define testshared0_actualSpeeds_dr_10G_KX4                14
#define testshared0_actualSpeeds_dr_10G_KR                 15
#define testshared0_actualSpeeds_dr_5G                     16
#define testshared0_actualSpeeds_dr_6p4G                   17
#define testshared0_actualSpeeds_dr_20G_X4                 18
#define testshared0_actualSpeeds_dr_21G_X4                 19
#define testshared0_actualSpeeds_dr_25G_X4                 20
#define testshared0_actualSpeeds_dr_10G_HiG_DXGXS          21
#define testshared0_actualSpeeds_dr_10G_DXGXS              22
#define testshared0_actualSpeeds_dr_10p5G_HiG_DXGXS        23
#define testshared0_actualSpeeds_dr_10p5G_DXGXS            24
#define testshared0_actualSpeeds_dr_12p773G_HiG_DXGXS      25
#define testshared0_actualSpeeds_dr_12p773G_DXGXS          26
#define testshared0_actualSpeeds_dr_10G_XFI                27
#define testshared0_actualSpeeds_dr_40G                    28
#define testshared0_actualSpeeds_dr_20G_HiG_DXGXS          29
#define testshared0_actualSpeeds_dr_20G_DXGXS              30
#define testshared0_actualSpeeds_dr_10G_SFI                31
#define testshared0_actualSpeeds_dr_31p5G                  32
#define testshared0_actualSpeeds_dr_32p7G                  33
#define testshared0_actualSpeeds_dr_20G_SCR                34
#define testshared0_actualSpeeds_dr_10G_HiG_DXGXS_SCR      35
#define testshared0_actualSpeeds_dr_10G_DXGXS_SCR          36
#define testshared0_actualSpeeds_dr_12G_R2                 37
#define testshared0_actualSpeeds_dr_10G_X2                 38
#define testshared0_actualSpeeds_dr_40G_KR4                39
#define testshared0_actualSpeeds_dr_40G_CR4                40
#define testshared0_actualSpeeds_dr_100G_CR10              41
#define testshared0_actualSpeeds_dr_15p75G_DXGXS           44
#define testshared0_actualSpeeds_dr_20G_KR2                57
#define testshared0_actualSpeeds_dr_20G_CR2                58

/****************************************************************************
 * Enums: testshared0_actualSpeedsMisc1
 */
#define testshared0_actualSpeedsMisc1_dr_2500BRCM_X1       16
#define testshared0_actualSpeedsMisc1_dr_5000BRCM_X4       17
#define testshared0_actualSpeedsMisc1_dr_6000BRCM_X4       18
#define testshared0_actualSpeedsMisc1_dr_10GHiGig_X4       19
#define testshared0_actualSpeedsMisc1_dr_10GBASE_CX4       20
#define testshared0_actualSpeedsMisc1_dr_12GHiGig_X4       21
#define testshared0_actualSpeedsMisc1_dr_12p5GHiGig_X4     22
#define testshared0_actualSpeedsMisc1_dr_13GHiGig_X4       23
#define testshared0_actualSpeedsMisc1_dr_15GHiGig_X4       24
#define testshared0_actualSpeedsMisc1_dr_16GHiGig_X4       25
#define testshared0_actualSpeedsMisc1_dr_5000BRCM_X1       26
#define testshared0_actualSpeedsMisc1_dr_6363BRCM_X1       27
#define testshared0_actualSpeedsMisc1_dr_20GHiGig_X4       28
#define testshared0_actualSpeedsMisc1_dr_21GHiGig_X4       29
#define testshared0_actualSpeedsMisc1_dr_25p45GHiGig_X4    30
#define testshared0_actualSpeedsMisc1_dr_10G_HiG_DXGXS     31

/****************************************************************************
 * Enums: testshared0_IndLaneModes
 */
#define testshared0_IndLaneModes_SWSDR_div2                0
#define testshared0_IndLaneModes_SWSDR_div1                1
#define testshared0_IndLaneModes_DWSDR_div2                2
#define testshared0_IndLaneModes_DWSDR_div1                3

/****************************************************************************
 * Enums: testshared0_prbsSelect
 */
#define testshared0_prbsSelect_prbs7                       0
#define testshared0_prbsSelect_prbs15                      1
#define testshared0_prbsSelect_prbs23                      2
#define testshared0_prbsSelect_prbs31                      3

/****************************************************************************
 * Enums: testshared0_vcoDivider
 */
#define testshared0_vcoDivider_div32                       0
#define testshared0_vcoDivider_div36                       1
#define testshared0_vcoDivider_div40                       2
#define testshared0_vcoDivider_div42                       3
#define testshared0_vcoDivider_div48                       4
#define testshared0_vcoDivider_div50                       5
#define testshared0_vcoDivider_div52                       6
#define testshared0_vcoDivider_div54                       7
#define testshared0_vcoDivider_div60                       8
#define testshared0_vcoDivider_div64                       9
#define testshared0_vcoDivider_div66                       10
#define testshared0_vcoDivider_div68                       11
#define testshared0_vcoDivider_div70                       12
#define testshared0_vcoDivider_div80                       13
#define testshared0_vcoDivider_div92                       14
#define testshared0_vcoDivider_div100                      15

/****************************************************************************
 * Enums: testshared0_refClkSelect
 */
#define testshared0_refClkSelect_clk_25MHz                 0
#define testshared0_refClkSelect_clk_100MHz                1
#define testshared0_refClkSelect_clk_125MHz                2
#define testshared0_refClkSelect_clk_156p25MHz             3
#define testshared0_refClkSelect_clk_187p5MHz              4
#define testshared0_refClkSelect_clk_161p25Mhz             5
#define testshared0_refClkSelect_clk_50Mhz                 6
#define testshared0_refClkSelect_clk_106p25Mhz             7

/****************************************************************************
 * Enums: testshared0_aerMMDdevTypeSelect
 */
#define testshared0_aerMMDdevTypeSelect_combo_core         0
#define testshared0_aerMMDdevTypeSelect_PMA_PMD            1
#define testshared0_aerMMDdevTypeSelect_PCS                3
#define testshared0_aerMMDdevTypeSelect_PHY                4
#define testshared0_aerMMDdevTypeSelect_DTE                5
#define testshared0_aerMMDdevTypeSelect_CL73_AN            7

/****************************************************************************
 * Enums: testshared0_aerMMDportSelect
 */
#define testshared0_aerMMDportSelect_ln0                   0
#define testshared0_aerMMDportSelect_ln1                   1
#define testshared0_aerMMDportSelect_ln2                   2
#define testshared0_aerMMDportSelect_ln3                   3
#define testshared0_aerMMDportSelect_BCST_ln0_1_2_3        511
#define testshared0_aerMMDportSelect_BCST_ln0_1            512
#define testshared0_aerMMDportSelect_BCST_ln2_3            513

/****************************************************************************
 * Enums: testshared0_firmwareModeSelect
 */
#define testshared0_firmwareModeSelect_DEFAULT             0
#define testshared0_firmwareModeSelect_SFP_OPT_LR          1
#define testshared0_firmwareModeSelect_SFP_DAC             2
#define testshared0_firmwareModeSelect_XLAUI               3
#define testshared0_firmwareModeSelect_LONG_CH_6G          4

/****************************************************************************
 * Enums: testshared0_tempIdxSelect
 */
#define testshared0_tempIdxSelect_LTE__22p9C               15
#define testshared0_tempIdxSelect_LTE__12p6C               14
#define testshared0_tempIdxSelect_LTE__3p0C                13
#define testshared0_tempIdxSelect_LTE_6p7C                 12
#define testshared0_tempIdxSelect_LTE_16p4C                11
#define testshared0_tempIdxSelect_LTE_26p6C                10
#define testshared0_tempIdxSelect_LTE_36p3C                9
#define testshared0_tempIdxSelect_LTE_46p0C                8
#define testshared0_tempIdxSelect_LTE_56p2C                7
#define testshared0_tempIdxSelect_LTE_65p9C                6
#define testshared0_tempIdxSelect_LTE_75p6C                5
#define testshared0_tempIdxSelect_LTE_85p3C                4
#define testshared0_tempIdxSelect_LTE_95p5C                3
#define testshared0_tempIdxSelect_LTE_105p2C               2
#define testshared0_tempIdxSelect_LTE_114p9C               1
#define testshared0_tempIdxSelect_LTE_125p1C               0

/****************************************************************************
 * Enums: testshared0_port_mode
 */
#define testshared0_port_mode_QUAD_PORT                    0
#define testshared0_port_mode_TRI_1_PORT                   1
#define testshared0_port_mode_TRI_2_PORT                   2
#define testshared0_port_mode_DUAL_PORT                    3
#define testshared0_port_mode_SINGLE_PORT                  4

/****************************************************************************
 * Enums: testshared0_rev_letter_enum
 */
#define testshared0_rev_letter_enum_REV_A                  0
#define testshared0_rev_letter_enum_REV_B                  1
#define testshared0_rev_letter_enum_REV_C                  2
#define testshared0_rev_letter_enum_REV_D                  3

/****************************************************************************
 * Enums: testshared0_rev_number_enum
 */
#define testshared0_rev_number_enum_REV_0                  0
#define testshared0_rev_number_enum_REV_1                  1
#define testshared0_rev_number_enum_REV_2                  2
#define testshared0_rev_number_enum_REV_3                  3
#define testshared0_rev_number_enum_REV_4                  4
#define testshared0_rev_number_enum_REV_5                  5
#define testshared0_rev_number_enum_REV_6                  6
#define testshared0_rev_number_enum_REV_7                  7

/****************************************************************************
 * Enums: testshared0_bonding_enum
 */
#define testshared0_bonding_enum_WIRE_BOND                 0
#define testshared0_bonding_enum_FLIP_CHIP                 1

/****************************************************************************
 * Enums: testshared0_tech_process
 */
#define testshared0_tech_process_PROCESS_90NM              0
#define testshared0_tech_process_PROCESS_65NM              1
#define testshared0_tech_process_PROCESS_40NM              2
#define testshared0_tech_process_PROCESS_28NM              3
#define testshared0_tech_process_PROCESS_16NM              4

/****************************************************************************
 * Enums: testshared0_model_num
 */
#define testshared0_model_num_SERDES_CL73                  0
#define testshared0_model_num_XGXS_16G                     1
#define testshared0_model_num_HYPERCORE                    2
#define testshared0_model_num_HYPERLITE                    3
#define testshared0_model_num_PCIE_G2_PIPE                 4
#define testshared0_model_num_SERDES_1p25GBd               5
#define testshared0_model_num_SATA2                        6
#define testshared0_model_num_QSGMII                       7
#define testshared0_model_num_XGXS10G                      8
#define testshared0_model_num_WARPCORE                     9
#define testshared0_model_num_XFICORE                      10
#define testshared0_model_num_RXFI                         11
#define testshared0_model_num_WARPLITE                     12
#define testshared0_model_num_PENTACORE                    13
#define testshared0_model_num_ESM                          14
#define testshared0_model_num_QUAD_SGMII                   15
#define testshared0_model_num_WARPCORE_3                   16
#define testshared0_model_num_TSC                          17
#define testshared0_model_num_TSC4E                        18
#define testshared0_model_num_TSC12E                       19
#define testshared0_model_num_TSC4F                        20
#define testshared0_model_num_TSC4F_GEN2                   21
#define testshared0_model_num_XGXS_CL73_90NM               29
#define testshared0_model_num_SERDES_CL73_90NM             30
#define testshared0_model_num_WARPCORE3                    32
#define testshared0_model_num_WARPCORE4_TSC                33
#define testshared0_model_num_RXAUI                        34

/****************************************************************************
 * Enums: testshared0_payload
 */
#define testshared0_payload_REPEAT_2_BYTES                 0
#define testshared0_payload_RAMPING                        1
#define testshared0_payload_CL48_CRPAT                     2
#define testshared0_payload_CL48_CJPAT                     3
#define testshared0_payload_CL36_LONG_CRPAT                4
#define testshared0_payload_CL36_SHORT_CRPAT               5

/****************************************************************************
 * Enums: testshared0_sc
 */
#define testshared0_sc_S_10G_CR1                           0
#define testshared0_sc_S_10G_KR1                           1
#define testshared0_sc_S_10G_X1                            2
#define testshared0_sc_S_10G_HG2_CR1                       4
#define testshared0_sc_S_10G_HG2_KR1                       5
#define testshared0_sc_S_10G_HG2_X1                        6
#define testshared0_sc_S_20G_CR1                           8
#define testshared0_sc_S_20G_KR1                           9
#define testshared0_sc_S_20G_X1                            10
#define testshared0_sc_S_20G_HG2_CR1                       12
#define testshared0_sc_S_20G_HG2_KR1                       13
#define testshared0_sc_S_20G_HG2_X1                        14
#define testshared0_sc_S_25G_CR1                           16
#define testshared0_sc_S_25G_KR1                           17
#define testshared0_sc_S_25G_X1                            18
#define testshared0_sc_S_25G_HG2_CR1                       20
#define testshared0_sc_S_25G_HG2_KR1                       21
#define testshared0_sc_S_25G_HG2_X1                        22
#define testshared0_sc_S_20G_CR2                           24
#define testshared0_sc_S_20G_KR2                           25
#define testshared0_sc_S_20G_X2                            26
#define testshared0_sc_S_20G_HG2_CR2                       28
#define testshared0_sc_S_20G_HG2_KR2                       29
#define testshared0_sc_S_20G_HG2_X2                        30
#define testshared0_sc_S_40G_CR2                           32
#define testshared0_sc_S_40G_KR2                           33
#define testshared0_sc_S_40G_X2                            34
#define testshared0_sc_S_40G_HG2_CR2                       36
#define testshared0_sc_S_40G_HG2_KR2                       37
#define testshared0_sc_S_40G_HG2_X2                        38
#define testshared0_sc_S_40G_CR4                           40
#define testshared0_sc_S_40G_KR4                           41
#define testshared0_sc_S_40G_X4                            42
#define testshared0_sc_S_40G_HG2_CR4                       44
#define testshared0_sc_S_40G_HG2_KR4                       45
#define testshared0_sc_S_40G_HG2_X4                        46
#define testshared0_sc_S_50G_CR2                           48
#define testshared0_sc_S_50G_KR2                           49
#define testshared0_sc_S_50G_X2                            50
#define testshared0_sc_S_50G_HG2_CR2                       52
#define testshared0_sc_S_50G_HG2_KR2                       53
#define testshared0_sc_S_50G_HG2_X2                        54
#define testshared0_sc_S_50G_CR4                           56
#define testshared0_sc_S_50G_KR4                           57
#define testshared0_sc_S_50G_X4                            58
#define testshared0_sc_S_50G_HG2_CR4                       60
#define testshared0_sc_S_50G_HG2_KR4                       61
#define testshared0_sc_S_50G_HG2_X4                        62
#define testshared0_sc_S_100G_CR4                          64
#define testshared0_sc_S_100G_KR4                          65
#define testshared0_sc_S_100G_X4                           66
#define testshared0_sc_S_100G_HG2_CR4                      68
#define testshared0_sc_S_100G_HG2_KR4                      69
#define testshared0_sc_S_100G_HG2_X4                       70
#define testshared0_sc_S_CL73_20GVCO                       72
#define testshared0_sc_S_CL73_25GVCO                       80
#define testshared0_sc_S_CL36_20GVCO                       88
#define testshared0_sc_S_CL36_25GVCO                       96
#define testshared0_sc_S_25G_CR_IEEE                       112
#define testshared0_sc_S_25G_CRS_IEEE                      113
#define testshared0_sc_S_25G_KR_IEEE                       114
#define testshared0_sc_S_25G_KRS_IEEE                      115

/****************************************************************************
 * Enums: testshared0_t_fifo_modes
 */
#define testshared0_t_fifo_modes_T_FIFO_INSERT_NO_AM       0
#define testshared0_t_fifo_modes_T_FIFO_INSERT_4_AM        1
#define testshared0_t_fifo_modes_T_FIFO_INSERT_20_AM       2
#define testshared0_t_fifo_modes_T_FIFO_INSERT_2_AM        3

/****************************************************************************
 * Enums: testshared0_t_enc_modes
 */
#define testshared0_t_enc_modes_T_ENC_MODE_BYPASS          0
#define testshared0_t_enc_modes_T_ENC_MODE_CL49            1
#define testshared0_t_enc_modes_T_ENC_MODE_CL82            2

/****************************************************************************
 * Enums: testshared0_btmx_mode
 */
#define testshared0_btmx_mode_BS_BTMX_MODE_1to1            0
#define testshared0_btmx_mode_BS_BTMX_MODE_2to1            1
#define testshared0_btmx_mode_BS_BTMX_MODE_5to1            2

/****************************************************************************
 * Enums: testshared0_t_type_cl82
 */
#define testshared0_t_type_cl82_T_TYPE_B1                  5
#define testshared0_t_type_cl82_T_TYPE_C                   4
#define testshared0_t_type_cl82_T_TYPE_S                   3
#define testshared0_t_type_cl82_T_TYPE_T                   2
#define testshared0_t_type_cl82_T_TYPE_D                   1
#define testshared0_t_type_cl82_T_TYPE_E                   0

/****************************************************************************
 * Enums: testshared0_txsm_state_cl82
 */
#define testshared0_txsm_state_cl82_TX_HIG_END             6
#define testshared0_txsm_state_cl82_TX_HIG_START           5
#define testshared0_txsm_state_cl82_TX_E                   4
#define testshared0_txsm_state_cl82_TX_T                   3
#define testshared0_txsm_state_cl82_TX_D                   2
#define testshared0_txsm_state_cl82_TX_C                   1
#define testshared0_txsm_state_cl82_TX_INIT                0

/****************************************************************************
 * Enums: testshared0_ltxsm_state_cl82
 */
#define testshared0_ltxsm_state_cl82_TX_HIG_END            64
#define testshared0_ltxsm_state_cl82_TX_HIG_START          32
#define testshared0_ltxsm_state_cl82_TX_E                  16
#define testshared0_ltxsm_state_cl82_TX_T                  8
#define testshared0_ltxsm_state_cl82_TX_D                  4
#define testshared0_ltxsm_state_cl82_TX_C                  2
#define testshared0_ltxsm_state_cl82_TX_INIT               1

/****************************************************************************
 * Enums: testshared0_r_type_coded_cl82
 */
#define testshared0_r_type_coded_cl82_R_TYPE_B1            32
#define testshared0_r_type_coded_cl82_R_TYPE_C             16
#define testshared0_r_type_coded_cl82_R_TYPE_S             8
#define testshared0_r_type_coded_cl82_R_TYPE_T             4
#define testshared0_r_type_coded_cl82_R_TYPE_D             2
#define testshared0_r_type_coded_cl82_R_TYPE_E             1

/****************************************************************************
 * Enums: testshared0_rxsm_state_cl82
 */
#define testshared0_rxsm_state_cl82_RX_HIG_END             64
#define testshared0_rxsm_state_cl82_RX_HIG_START           32
#define testshared0_rxsm_state_cl82_RX_E                   16
#define testshared0_rxsm_state_cl82_RX_T                   8
#define testshared0_rxsm_state_cl82_RX_D                   4
#define testshared0_rxsm_state_cl82_RX_C                   2
#define testshared0_rxsm_state_cl82_RX_INIT                1

/****************************************************************************
 * Enums: testshared0_deskew_state
 */
#define testshared0_deskew_state_ALIGN_ACQUIRED            2
#define testshared0_deskew_state_LOSS_OF_ALIGNMENT         1

/****************************************************************************
 * Enums: testshared0_os_mode_enum
 */
#define testshared0_os_mode_enum_OS_MODE_1                 0
#define testshared0_os_mode_enum_OS_MODE_2                 1
#define testshared0_os_mode_enum_OS_MODE_4                 2
#define testshared0_os_mode_enum_OS_MODE_16p5              8
#define testshared0_os_mode_enum_OS_MODE_20p625            12

/****************************************************************************
 * Enums: testshared0_scr_modes
 */
#define testshared0_scr_modes_T_SCR_MODE_BYPASS            0
#define testshared0_scr_modes_T_SCR_MODE_CL49              1
#define testshared0_scr_modes_T_SCR_MODE_40G_2_LANE        2
#define testshared0_scr_modes_T_SCR_MODE_100G              3
#define testshared0_scr_modes_T_SCR_MODE_20G               4
#define testshared0_scr_modes_T_SCR_MODE_40G_4_LANE        5

/****************************************************************************
 * Enums: testshared0_descr_modes
 */
#define testshared0_descr_modes_R_DESCR_MODE_BYPASS        0
#define testshared0_descr_modes_R_DESCR_MODE_CL49          1
#define testshared0_descr_modes_R_DESCR_MODE_CL82          2

/****************************************************************************
 * Enums: testshared0_r_dec_tl_mode
 */
#define testshared0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS     0
#define testshared0_r_dec_tl_mode_R_DEC_TL_MODE_CL49       1
#define testshared0_r_dec_tl_mode_R_DEC_TL_MODE_CL82       2

/****************************************************************************
 * Enums: testshared0_r_dec_fsm_mode
 */
#define testshared0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS   0
#define testshared0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49     1
#define testshared0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82     2

/****************************************************************************
 * Enums: testshared0_r_deskew_mode
 */
#define testshared0_r_deskew_mode_R_DESKEW_MODE_BYPASS     0
#define testshared0_r_deskew_mode_R_DESKEW_MODE_20G        1
#define testshared0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define testshared0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define testshared0_r_deskew_mode_R_DESKEW_MODE_100G       4
#define testshared0_r_deskew_mode_R_DESKEW_MODE_CL49       5
#define testshared0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD  6
#define testshared0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define testshared0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define testshared0_r_deskew_mode_R_DESKEW_MODE_CL91_FC    9

/****************************************************************************
 * Enums: testshared0_bs_dist_modes
 */
#define testshared0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM  0
#define testshared0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define testshared0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define testshared0_bs_dist_modes_BS_DIST_MODE_NO_TDM      3

/****************************************************************************
 * Enums: testshared0_cl49_t_type
 */
#define testshared0_cl49_t_type_BAD_T_TYPE                 15
#define testshared0_cl49_t_type_T_TYPE_B0                  11
#define testshared0_cl49_t_type_T_TYPE_OB                  10
#define testshared0_cl49_t_type_T_TYPE_B1                  9
#define testshared0_cl49_t_type_T_TYPE_DB                  8
#define testshared0_cl49_t_type_T_TYPE_FC                  7
#define testshared0_cl49_t_type_T_TYPE_TB                  6
#define testshared0_cl49_t_type_T_TYPE_LI                  5
#define testshared0_cl49_t_type_T_TYPE_C                   4
#define testshared0_cl49_t_type_T_TYPE_S                   3
#define testshared0_cl49_t_type_T_TYPE_T                   2
#define testshared0_cl49_t_type_T_TYPE_D                   1
#define testshared0_cl49_t_type_T_TYPE_E                   0

/****************************************************************************
 * Enums: testshared0_cl49_txsm_states
 */
#define testshared0_cl49_txsm_states_TX_HIG_END            7
#define testshared0_cl49_txsm_states_TX_HIG_START          6
#define testshared0_cl49_txsm_states_TX_LI                 5
#define testshared0_cl49_txsm_states_TX_E                  4
#define testshared0_cl49_txsm_states_TX_T                  3
#define testshared0_cl49_txsm_states_TX_D                  2
#define testshared0_cl49_txsm_states_TX_C                  1
#define testshared0_cl49_txsm_states_TX_INIT               0

/****************************************************************************
 * Enums: testshared0_cl49_ltxsm_states
 */
#define testshared0_cl49_ltxsm_states_TX_HIG_END           128
#define testshared0_cl49_ltxsm_states_TX_HIG_START         64
#define testshared0_cl49_ltxsm_states_TX_LI                32
#define testshared0_cl49_ltxsm_states_TX_E                 16
#define testshared0_cl49_ltxsm_states_TX_T                 8
#define testshared0_cl49_ltxsm_states_TX_D                 4
#define testshared0_cl49_ltxsm_states_TX_C                 2
#define testshared0_cl49_ltxsm_states_TX_INIT              1

/****************************************************************************
 * Enums: testshared0_burst_error_mode
 */
#define testshared0_burst_error_mode_BURST_ERROR_11_BITS   0
#define testshared0_burst_error_mode_BURST_ERROR_16_BITS   1
#define testshared0_burst_error_mode_BURST_ERROR_17_BITS   2
#define testshared0_burst_error_mode_BURST_ERROR_18_BITS   3
#define testshared0_burst_error_mode_BURST_ERROR_19_BITS   4
#define testshared0_burst_error_mode_BURST_ERROR_20_BITS   5
#define testshared0_burst_error_mode_BURST_ERROR_21_BITS   6
#define testshared0_burst_error_mode_BURST_ERROR_22_BITS   7
#define testshared0_burst_error_mode_BURST_ERROR_23_BITS   8
#define testshared0_burst_error_mode_BURST_ERROR_24_BITS   9
#define testshared0_burst_error_mode_BURST_ERROR_25_BITS   10
#define testshared0_burst_error_mode_BURST_ERROR_26_BITS   11
#define testshared0_burst_error_mode_BURST_ERROR_27_BITS   12
#define testshared0_burst_error_mode_BURST_ERROR_28_BITS   13
#define testshared0_burst_error_mode_BURST_ERROR_29_BITS   14
#define testshared0_burst_error_mode_BURST_ERROR_30_BITS   15
#define testshared0_burst_error_mode_BURST_ERROR_31_BITS   16
#define testshared0_burst_error_mode_BURST_ERROR_32_BITS   17
#define testshared0_burst_error_mode_BURST_ERROR_33_BITS   18
#define testshared0_burst_error_mode_BURST_ERROR_34_BITS   19
#define testshared0_burst_error_mode_BURST_ERROR_35_BITS   20
#define testshared0_burst_error_mode_BURST_ERROR_36_BITS   21
#define testshared0_burst_error_mode_BURST_ERROR_37_BITS   22
#define testshared0_burst_error_mode_BURST_ERROR_38_BITS   23
#define testshared0_burst_error_mode_BURST_ERROR_39_BITS   24
#define testshared0_burst_error_mode_BURST_ERROR_40_BITS   25
#define testshared0_burst_error_mode_BURST_ERROR_41_BITS   26

/****************************************************************************
 * Enums: testshared0_bermon_state
 */
#define testshared0_bermon_state_HI_BER                    4
#define testshared0_bermon_state_GOOD_BER                  3
#define testshared0_bermon_state_BER_TEST_SH               2
#define testshared0_bermon_state_START_TIMER               1
#define testshared0_bermon_state_BER_MT_INIT               0

/****************************************************************************
 * Enums: testshared0_rxsm_state_cl49
 */
#define testshared0_rxsm_state_cl49_RX_HIG_END             128
#define testshared0_rxsm_state_cl49_RX_HIG_START           64
#define testshared0_rxsm_state_cl49_RX_LI                  32
#define testshared0_rxsm_state_cl49_RX_E                   16
#define testshared0_rxsm_state_cl49_RX_T                   8
#define testshared0_rxsm_state_cl49_RX_D                   4
#define testshared0_rxsm_state_cl49_RX_C                   2
#define testshared0_rxsm_state_cl49_RX_INIT                1

/****************************************************************************
 * Enums: testshared0_r_type
 */
#define testshared0_r_type_BAD_R_TYPE                      15
#define testshared0_r_type_R_TYPE_B0                       11
#define testshared0_r_type_R_TYPE_OB                       10
#define testshared0_r_type_R_TYPE_B1                       9
#define testshared0_r_type_R_TYPE_DB                       8
#define testshared0_r_type_R_TYPE_FC                       7
#define testshared0_r_type_R_TYPE_TB                       6
#define testshared0_r_type_R_TYPE_LI                       5
#define testshared0_r_type_R_TYPE_C                        4
#define testshared0_r_type_R_TYPE_S                        3
#define testshared0_r_type_R_TYPE_T                        2
#define testshared0_r_type_R_TYPE_D                        1
#define testshared0_r_type_R_TYPE_E                        0

/****************************************************************************
 * Enums: testshared0_am_lock_state
 */
#define testshared0_am_lock_state_INVALID_AM               512
#define testshared0_am_lock_state_GOOD_AM                  256
#define testshared0_am_lock_state_COMP_AM                  128
#define testshared0_am_lock_state_TIMER_2                  64
#define testshared0_am_lock_state_AM_2_GOOD                32
#define testshared0_am_lock_state_COMP_2ND                 16
#define testshared0_am_lock_state_TIMER_1                  8
#define testshared0_am_lock_state_FIND_1ST                 4
#define testshared0_am_lock_state_AM_RESET_CNT             2
#define testshared0_am_lock_state_AM_LOCK_INIT             1

/****************************************************************************
 * Enums: testshared0_msg_selector
 */
#define testshared0_msg_selector_RESERVED                  0
#define testshared0_msg_selector_VALUE_802p3               1
#define testshared0_msg_selector_VALUE_802p9               2
#define testshared0_msg_selector_VALUE_802p5               3
#define testshared0_msg_selector_VALUE_1394                4

/****************************************************************************
 * Enums: testshared0_synce_enum
 */
#define testshared0_synce_enum_SYNCE_NO_DIV                0
#define testshared0_synce_enum_SYNCE_DIV_7                 1
#define testshared0_synce_enum_SYNCE_DIV_11                2

/****************************************************************************
 * Enums: testshared0_synce_enum_stage0
 */
#define testshared0_synce_enum_stage0_SYNCE_NO_DIV         0
#define testshared0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define testshared0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: testshared0_cl91_sync_state
 */
#define testshared0_cl91_sync_state_FIND_1ST               0
#define testshared0_cl91_sync_state_COUNT_NEXT             1
#define testshared0_cl91_sync_state_COMP_2ND               2
#define testshared0_cl91_sync_state_TWO_GOOD               3

/****************************************************************************
 * Enums: testshared0_cl91_algn_state
 */
#define testshared0_cl91_algn_state_LOSS_OF_ALIGNMENT      0
#define testshared0_cl91_algn_state_DESKEW                 1
#define testshared0_cl91_algn_state_DESKEW_FAIL            2
#define testshared0_cl91_algn_state_ALIGN_ACQUIRED         3
#define testshared0_cl91_algn_state_CW_GOOD                4
#define testshared0_cl91_algn_state_CW_BAD                 5
#define testshared0_cl91_algn_state_THREE_BAD              6

/****************************************************************************
 * Enums: testshared0_fec_sel_override
 */
#define testshared0_fec_sel_override_NO_OVERRIDE           0
#define testshared0_fec_sel_override_NO_FEC                1
#define testshared0_fec_sel_override_FEC_CL74              2
#define testshared0_fec_sel_override_FEC_CL91              3

/****************************************************************************
 * Enums: testshared0_cl91_blksync_mode
 */
#define testshared0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define testshared0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define testshared0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define testshared0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define testshared0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: testshared0_r_merge_mode
 */
#define testshared0_r_merge_mode_R_MERGE_MODE_BYPASS       0
#define testshared0_r_merge_mode_R_MERGE_MODE_CL91_FC      1
#define testshared0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define testshared0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define testshared0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: testshared0_r_tc_mode
 */
#define testshared0_r_tc_mode_R_TC_MODE_SINGLE             0
#define testshared0_r_tc_mode_R_TC_MODE_DUAL               1
#define testshared0_r_tc_mode_R_TC_MODE_QUAD               2

/****************************************************************************
 * Enums: testshared0_r_tc_out_mode
 */
#define testshared0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE     0
#define testshared0_r_tc_out_mode_R_TC_OUT_MODE_DUAL       1
#define testshared0_r_tc_out_mode_R_TC_OUT_MODE_QUAD       2

/****************************************************************************
 * Enums: testshared0_cl91_fec_mode
 */
#define testshared0_cl91_fec_mode_NO_CL91_FEC              0
#define testshared0_cl91_fec_mode_CL91_SINGLE_LANE_FC      1
#define testshared0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define testshared0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define testshared0_cl91_fec_mode_CL91_QUAD_LANE           4
#define testshared0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: testshared0_am_spacing_mul
 */
#define testshared0_am_spacing_mul_AM_SPACING_MUL_2        0
#define testshared0_am_spacing_mul_AM_SPACING_MUL_4        1
#define testshared0_am_spacing_mul_AM_SPACING_MUL_5        2
#define testshared0_am_spacing_mul_AM_SPACING_MUL_20       3

/****************************************************************************
 * Enums: tx_x2_control0_cl36TxEEEStates_l
 */
#define tx_x2_control0_cl36TxEEEStates_l_TX_REFRESH        8
#define tx_x2_control0_cl36TxEEEStates_l_TX_QUIET          4
#define tx_x2_control0_cl36TxEEEStates_l_TX_SLEEP          2
#define tx_x2_control0_cl36TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x2_control0_cl36TxEEEStates_c
 */
#define tx_x2_control0_cl36TxEEEStates_c_TX_REFRESH        3
#define tx_x2_control0_cl36TxEEEStates_c_TX_QUIET          2
#define tx_x2_control0_cl36TxEEEStates_c_TX_SLEEP          1
#define tx_x2_control0_cl36TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x2_control0_cl49TxEEEStates_l
 */
#define tx_x2_control0_cl49TxEEEStates_l_SCR_RESET_2       64
#define tx_x2_control0_cl49TxEEEStates_l_SCR_RESET_1       32
#define tx_x2_control0_cl49TxEEEStates_l_TX_WAKE           16
#define tx_x2_control0_cl49TxEEEStates_l_TX_REFRESH        8
#define tx_x2_control0_cl49TxEEEStates_l_TX_QUIET          4
#define tx_x2_control0_cl49TxEEEStates_l_TX_SLEEP          2
#define tx_x2_control0_cl49TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x2_control0_fec_req_enum
 */
#define tx_x2_control0_fec_req_enum_FEC_not_supported      0
#define tx_x2_control0_fec_req_enum_FEC_supported_but_not_requested 1
#define tx_x2_control0_fec_req_enum_invalid_setting        2
#define tx_x2_control0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: tx_x2_control0_cl73_pause_enum
 */
#define tx_x2_control0_cl73_pause_enum_No_PAUSE_ability    0
#define tx_x2_control0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define tx_x2_control0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define tx_x2_control0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: tx_x2_control0_cl49TxEEEStates_c
 */
#define tx_x2_control0_cl49TxEEEStates_c_SCR_RESET_2       6
#define tx_x2_control0_cl49TxEEEStates_c_SCR_RESET_1       5
#define tx_x2_control0_cl49TxEEEStates_c_TX_WAKE           4
#define tx_x2_control0_cl49TxEEEStates_c_TX_REFRESH        3
#define tx_x2_control0_cl49TxEEEStates_c_TX_QUIET          2
#define tx_x2_control0_cl49TxEEEStates_c_TX_SLEEP          1
#define tx_x2_control0_cl49TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x2_control0_cl36RxEEEStates_l
 */
#define tx_x2_control0_cl36RxEEEStates_l_RX_LINK_FAIL      32
#define tx_x2_control0_cl36RxEEEStates_l_RX_WTF            16
#define tx_x2_control0_cl36RxEEEStates_l_RX_WAKE           8
#define tx_x2_control0_cl36RxEEEStates_l_RX_QUIET          4
#define tx_x2_control0_cl36RxEEEStates_l_RX_SLEEP          2
#define tx_x2_control0_cl36RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x2_control0_cl36RxEEEStates_c
 */
#define tx_x2_control0_cl36RxEEEStates_c_RX_LINK_FAIL      5
#define tx_x2_control0_cl36RxEEEStates_c_RX_WTF            4
#define tx_x2_control0_cl36RxEEEStates_c_RX_WAKE           3
#define tx_x2_control0_cl36RxEEEStates_c_RX_QUIET          2
#define tx_x2_control0_cl36RxEEEStates_c_RX_SLEEP          1
#define tx_x2_control0_cl36RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x2_control0_cl49RxEEEStates_l
 */
#define tx_x2_control0_cl49RxEEEStates_l_RX_LINK_FAIL      32
#define tx_x2_control0_cl49RxEEEStates_l_RX_WTF            16
#define tx_x2_control0_cl49RxEEEStates_l_RX_WAKE           8
#define tx_x2_control0_cl49RxEEEStates_l_RX_QUIET          4
#define tx_x2_control0_cl49RxEEEStates_l_RX_SLEEP          2
#define tx_x2_control0_cl49RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x2_control0_cl49RxEEEStates_c
 */
#define tx_x2_control0_cl49RxEEEStates_c_RX_LINK_FAIL      5
#define tx_x2_control0_cl49RxEEEStates_c_RX_WTF            4
#define tx_x2_control0_cl49RxEEEStates_c_RX_WAKE           3
#define tx_x2_control0_cl49RxEEEStates_c_RX_QUIET          2
#define tx_x2_control0_cl49RxEEEStates_c_RX_SLEEP          1
#define tx_x2_control0_cl49RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x2_control0_cl48TxEEEStates_l
 */
#define tx_x2_control0_cl48TxEEEStates_l_TX_REFRESH        8
#define tx_x2_control0_cl48TxEEEStates_l_TX_QUIET          4
#define tx_x2_control0_cl48TxEEEStates_l_TX_SLEEP          2
#define tx_x2_control0_cl48TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x2_control0_cl48TxEEEStates_c
 */
#define tx_x2_control0_cl48TxEEEStates_c_TX_REFRESH        3
#define tx_x2_control0_cl48TxEEEStates_c_TX_QUIET          2
#define tx_x2_control0_cl48TxEEEStates_c_TX_SLEEP          1
#define tx_x2_control0_cl48TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x2_control0_cl48RxEEEStates_l
 */
#define tx_x2_control0_cl48RxEEEStates_l_RX_LINK_FAIL      32
#define tx_x2_control0_cl48RxEEEStates_l_RX_WAKE           16
#define tx_x2_control0_cl48RxEEEStates_l_RX_QUIET          8
#define tx_x2_control0_cl48RxEEEStates_l_RX_DEACT          4
#define tx_x2_control0_cl48RxEEEStates_l_RX_SLEEP          2
#define tx_x2_control0_cl48RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x2_control0_cl48RxEEEStates_c
 */
#define tx_x2_control0_cl48RxEEEStates_c_RX_LINK_FAIL      5
#define tx_x2_control0_cl48RxEEEStates_c_RX_WAKE           4
#define tx_x2_control0_cl48RxEEEStates_c_RX_QUIET          3
#define tx_x2_control0_cl48RxEEEStates_c_RX_DEACT          2
#define tx_x2_control0_cl48RxEEEStates_c_RX_SLEEP          1
#define tx_x2_control0_cl48RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x2_control0_IQP_Options
 */
#define tx_x2_control0_IQP_Options_i50uA                   0
#define tx_x2_control0_IQP_Options_i100uA                  1
#define tx_x2_control0_IQP_Options_i150uA                  2
#define tx_x2_control0_IQP_Options_i200uA                  3
#define tx_x2_control0_IQP_Options_i250uA                  4
#define tx_x2_control0_IQP_Options_i300uA                  5
#define tx_x2_control0_IQP_Options_i350uA                  6
#define tx_x2_control0_IQP_Options_i400uA                  7
#define tx_x2_control0_IQP_Options_i450uA                  8
#define tx_x2_control0_IQP_Options_i500uA                  9
#define tx_x2_control0_IQP_Options_i550uA                  10
#define tx_x2_control0_IQP_Options_i600uA                  11
#define tx_x2_control0_IQP_Options_i650uA                  12
#define tx_x2_control0_IQP_Options_i700uA                  13
#define tx_x2_control0_IQP_Options_i750uA                  14
#define tx_x2_control0_IQP_Options_i800uA                  15

/****************************************************************************
 * Enums: tx_x2_control0_IDriver_Options
 */
#define tx_x2_control0_IDriver_Options_v680mV              0
#define tx_x2_control0_IDriver_Options_v730mV              1
#define tx_x2_control0_IDriver_Options_v780mV              2
#define tx_x2_control0_IDriver_Options_v830mV              3
#define tx_x2_control0_IDriver_Options_v880mV              4
#define tx_x2_control0_IDriver_Options_v930mV              5
#define tx_x2_control0_IDriver_Options_v980mV              6
#define tx_x2_control0_IDriver_Options_v1010mV             7
#define tx_x2_control0_IDriver_Options_v1040mV             8
#define tx_x2_control0_IDriver_Options_v1060mV             9
#define tx_x2_control0_IDriver_Options_v1070mV             10
#define tx_x2_control0_IDriver_Options_v1080mV             11
#define tx_x2_control0_IDriver_Options_v1085mV             12
#define tx_x2_control0_IDriver_Options_v1090mV             13
#define tx_x2_control0_IDriver_Options_v1095mV             14
#define tx_x2_control0_IDriver_Options_v1100mV             15

/****************************************************************************
 * Enums: tx_x2_control0_operationModes
 */
#define tx_x2_control0_operationModes_XGXS                 0
#define tx_x2_control0_operationModes_XGXG_nCC             1
#define tx_x2_control0_operationModes_Indlane_OS8          4
#define tx_x2_control0_operationModes_IndLane_OS5          5
#define tx_x2_control0_operationModes_PCI                  7
#define tx_x2_control0_operationModes_XGXS_nLQ             8
#define tx_x2_control0_operationModes_XGXS_nLQnCC          9
#define tx_x2_control0_operationModes_PBypass              10
#define tx_x2_control0_operationModes_PBypass_nDSK         11
#define tx_x2_control0_operationModes_ComboCoreMode        12
#define tx_x2_control0_operationModes_Clocks_off           15

/****************************************************************************
 * Enums: tx_x2_control0_actualSpeeds
 */
#define tx_x2_control0_actualSpeeds_dr_10M                 0
#define tx_x2_control0_actualSpeeds_dr_100M                1
#define tx_x2_control0_actualSpeeds_dr_1G                  2
#define tx_x2_control0_actualSpeeds_dr_2p5G                3
#define tx_x2_control0_actualSpeeds_dr_5G_X4               4
#define tx_x2_control0_actualSpeeds_dr_6G_X4               5
#define tx_x2_control0_actualSpeeds_dr_10G_HiG             6
#define tx_x2_control0_actualSpeeds_dr_10G_CX4             7
#define tx_x2_control0_actualSpeeds_dr_12G_HiG             8
#define tx_x2_control0_actualSpeeds_dr_12p5G_X4            9
#define tx_x2_control0_actualSpeeds_dr_13G_X4              10
#define tx_x2_control0_actualSpeeds_dr_15G_X4              11
#define tx_x2_control0_actualSpeeds_dr_16G_X4              12
#define tx_x2_control0_actualSpeeds_dr_1G_KX               13
#define tx_x2_control0_actualSpeeds_dr_10G_KX4             14
#define tx_x2_control0_actualSpeeds_dr_10G_KR              15
#define tx_x2_control0_actualSpeeds_dr_5G                  16
#define tx_x2_control0_actualSpeeds_dr_6p4G                17
#define tx_x2_control0_actualSpeeds_dr_20G_X4              18
#define tx_x2_control0_actualSpeeds_dr_21G_X4              19
#define tx_x2_control0_actualSpeeds_dr_25G_X4              20
#define tx_x2_control0_actualSpeeds_dr_10G_HiG_DXGXS       21
#define tx_x2_control0_actualSpeeds_dr_10G_DXGXS           22
#define tx_x2_control0_actualSpeeds_dr_10p5G_HiG_DXGXS     23
#define tx_x2_control0_actualSpeeds_dr_10p5G_DXGXS         24
#define tx_x2_control0_actualSpeeds_dr_12p773G_HiG_DXGXS   25
#define tx_x2_control0_actualSpeeds_dr_12p773G_DXGXS       26
#define tx_x2_control0_actualSpeeds_dr_10G_XFI             27
#define tx_x2_control0_actualSpeeds_dr_40G                 28
#define tx_x2_control0_actualSpeeds_dr_20G_HiG_DXGXS       29
#define tx_x2_control0_actualSpeeds_dr_20G_DXGXS           30
#define tx_x2_control0_actualSpeeds_dr_10G_SFI             31
#define tx_x2_control0_actualSpeeds_dr_31p5G               32
#define tx_x2_control0_actualSpeeds_dr_32p7G               33
#define tx_x2_control0_actualSpeeds_dr_20G_SCR             34
#define tx_x2_control0_actualSpeeds_dr_10G_HiG_DXGXS_SCR   35
#define tx_x2_control0_actualSpeeds_dr_10G_DXGXS_SCR       36
#define tx_x2_control0_actualSpeeds_dr_12G_R2              37
#define tx_x2_control0_actualSpeeds_dr_10G_X2              38
#define tx_x2_control0_actualSpeeds_dr_40G_KR4             39
#define tx_x2_control0_actualSpeeds_dr_40G_CR4             40
#define tx_x2_control0_actualSpeeds_dr_100G_CR10           41
#define tx_x2_control0_actualSpeeds_dr_15p75G_DXGXS        44
#define tx_x2_control0_actualSpeeds_dr_20G_KR2             57
#define tx_x2_control0_actualSpeeds_dr_20G_CR2             58

/****************************************************************************
 * Enums: tx_x2_control0_actualSpeedsMisc1
 */
#define tx_x2_control0_actualSpeedsMisc1_dr_2500BRCM_X1    16
#define tx_x2_control0_actualSpeedsMisc1_dr_5000BRCM_X4    17
#define tx_x2_control0_actualSpeedsMisc1_dr_6000BRCM_X4    18
#define tx_x2_control0_actualSpeedsMisc1_dr_10GHiGig_X4    19
#define tx_x2_control0_actualSpeedsMisc1_dr_10GBASE_CX4    20
#define tx_x2_control0_actualSpeedsMisc1_dr_12GHiGig_X4    21
#define tx_x2_control0_actualSpeedsMisc1_dr_12p5GHiGig_X4  22
#define tx_x2_control0_actualSpeedsMisc1_dr_13GHiGig_X4    23
#define tx_x2_control0_actualSpeedsMisc1_dr_15GHiGig_X4    24
#define tx_x2_control0_actualSpeedsMisc1_dr_16GHiGig_X4    25
#define tx_x2_control0_actualSpeedsMisc1_dr_5000BRCM_X1    26
#define tx_x2_control0_actualSpeedsMisc1_dr_6363BRCM_X1    27
#define tx_x2_control0_actualSpeedsMisc1_dr_20GHiGig_X4    28
#define tx_x2_control0_actualSpeedsMisc1_dr_21GHiGig_X4    29
#define tx_x2_control0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define tx_x2_control0_actualSpeedsMisc1_dr_10G_HiG_DXGXS  31

/****************************************************************************
 * Enums: tx_x2_control0_IndLaneModes
 */
#define tx_x2_control0_IndLaneModes_SWSDR_div2             0
#define tx_x2_control0_IndLaneModes_SWSDR_div1             1
#define tx_x2_control0_IndLaneModes_DWSDR_div2             2
#define tx_x2_control0_IndLaneModes_DWSDR_div1             3

/****************************************************************************
 * Enums: tx_x2_control0_prbsSelect
 */
#define tx_x2_control0_prbsSelect_prbs7                    0
#define tx_x2_control0_prbsSelect_prbs15                   1
#define tx_x2_control0_prbsSelect_prbs23                   2
#define tx_x2_control0_prbsSelect_prbs31                   3

/****************************************************************************
 * Enums: tx_x2_control0_vcoDivider
 */
#define tx_x2_control0_vcoDivider_div32                    0
#define tx_x2_control0_vcoDivider_div36                    1
#define tx_x2_control0_vcoDivider_div40                    2
#define tx_x2_control0_vcoDivider_div42                    3
#define tx_x2_control0_vcoDivider_div48                    4
#define tx_x2_control0_vcoDivider_div50                    5
#define tx_x2_control0_vcoDivider_div52                    6
#define tx_x2_control0_vcoDivider_div54                    7
#define tx_x2_control0_vcoDivider_div60                    8
#define tx_x2_control0_vcoDivider_div64                    9
#define tx_x2_control0_vcoDivider_div66                    10
#define tx_x2_control0_vcoDivider_div68                    11
#define tx_x2_control0_vcoDivider_div70                    12
#define tx_x2_control0_vcoDivider_div80                    13
#define tx_x2_control0_vcoDivider_div92                    14
#define tx_x2_control0_vcoDivider_div100                   15

/****************************************************************************
 * Enums: tx_x2_control0_refClkSelect
 */
#define tx_x2_control0_refClkSelect_clk_25MHz              0
#define tx_x2_control0_refClkSelect_clk_100MHz             1
#define tx_x2_control0_refClkSelect_clk_125MHz             2
#define tx_x2_control0_refClkSelect_clk_156p25MHz          3
#define tx_x2_control0_refClkSelect_clk_187p5MHz           4
#define tx_x2_control0_refClkSelect_clk_161p25Mhz          5
#define tx_x2_control0_refClkSelect_clk_50Mhz              6
#define tx_x2_control0_refClkSelect_clk_106p25Mhz          7

/****************************************************************************
 * Enums: tx_x2_control0_aerMMDdevTypeSelect
 */
#define tx_x2_control0_aerMMDdevTypeSelect_combo_core      0
#define tx_x2_control0_aerMMDdevTypeSelect_PMA_PMD         1
#define tx_x2_control0_aerMMDdevTypeSelect_PCS             3
#define tx_x2_control0_aerMMDdevTypeSelect_PHY             4
#define tx_x2_control0_aerMMDdevTypeSelect_DTE             5
#define tx_x2_control0_aerMMDdevTypeSelect_CL73_AN         7

/****************************************************************************
 * Enums: tx_x2_control0_aerMMDportSelect
 */
#define tx_x2_control0_aerMMDportSelect_ln0                0
#define tx_x2_control0_aerMMDportSelect_ln1                1
#define tx_x2_control0_aerMMDportSelect_ln2                2
#define tx_x2_control0_aerMMDportSelect_ln3                3
#define tx_x2_control0_aerMMDportSelect_BCST_ln0_1_2_3     511
#define tx_x2_control0_aerMMDportSelect_BCST_ln0_1         512
#define tx_x2_control0_aerMMDportSelect_BCST_ln2_3         513

/****************************************************************************
 * Enums: tx_x2_control0_firmwareModeSelect
 */
#define tx_x2_control0_firmwareModeSelect_DEFAULT          0
#define tx_x2_control0_firmwareModeSelect_SFP_OPT_LR       1
#define tx_x2_control0_firmwareModeSelect_SFP_DAC          2
#define tx_x2_control0_firmwareModeSelect_XLAUI            3
#define tx_x2_control0_firmwareModeSelect_LONG_CH_6G       4

/****************************************************************************
 * Enums: tx_x2_control0_tempIdxSelect
 */
#define tx_x2_control0_tempIdxSelect_LTE__22p9C            15
#define tx_x2_control0_tempIdxSelect_LTE__12p6C            14
#define tx_x2_control0_tempIdxSelect_LTE__3p0C             13
#define tx_x2_control0_tempIdxSelect_LTE_6p7C              12
#define tx_x2_control0_tempIdxSelect_LTE_16p4C             11
#define tx_x2_control0_tempIdxSelect_LTE_26p6C             10
#define tx_x2_control0_tempIdxSelect_LTE_36p3C             9
#define tx_x2_control0_tempIdxSelect_LTE_46p0C             8
#define tx_x2_control0_tempIdxSelect_LTE_56p2C             7
#define tx_x2_control0_tempIdxSelect_LTE_65p9C             6
#define tx_x2_control0_tempIdxSelect_LTE_75p6C             5
#define tx_x2_control0_tempIdxSelect_LTE_85p3C             4
#define tx_x2_control0_tempIdxSelect_LTE_95p5C             3
#define tx_x2_control0_tempIdxSelect_LTE_105p2C            2
#define tx_x2_control0_tempIdxSelect_LTE_114p9C            1
#define tx_x2_control0_tempIdxSelect_LTE_125p1C            0

/****************************************************************************
 * Enums: tx_x2_control0_port_mode
 */
#define tx_x2_control0_port_mode_QUAD_PORT                 0
#define tx_x2_control0_port_mode_TRI_1_PORT                1
#define tx_x2_control0_port_mode_TRI_2_PORT                2
#define tx_x2_control0_port_mode_DUAL_PORT                 3
#define tx_x2_control0_port_mode_SINGLE_PORT               4

/****************************************************************************
 * Enums: tx_x2_control0_rev_letter_enum
 */
#define tx_x2_control0_rev_letter_enum_REV_A               0
#define tx_x2_control0_rev_letter_enum_REV_B               1
#define tx_x2_control0_rev_letter_enum_REV_C               2
#define tx_x2_control0_rev_letter_enum_REV_D               3

/****************************************************************************
 * Enums: tx_x2_control0_rev_number_enum
 */
#define tx_x2_control0_rev_number_enum_REV_0               0
#define tx_x2_control0_rev_number_enum_REV_1               1
#define tx_x2_control0_rev_number_enum_REV_2               2
#define tx_x2_control0_rev_number_enum_REV_3               3
#define tx_x2_control0_rev_number_enum_REV_4               4
#define tx_x2_control0_rev_number_enum_REV_5               5
#define tx_x2_control0_rev_number_enum_REV_6               6
#define tx_x2_control0_rev_number_enum_REV_7               7

/****************************************************************************
 * Enums: tx_x2_control0_bonding_enum
 */
#define tx_x2_control0_bonding_enum_WIRE_BOND              0
#define tx_x2_control0_bonding_enum_FLIP_CHIP              1

/****************************************************************************
 * Enums: tx_x2_control0_tech_process
 */
#define tx_x2_control0_tech_process_PROCESS_90NM           0
#define tx_x2_control0_tech_process_PROCESS_65NM           1
#define tx_x2_control0_tech_process_PROCESS_40NM           2
#define tx_x2_control0_tech_process_PROCESS_28NM           3
#define tx_x2_control0_tech_process_PROCESS_16NM           4

/****************************************************************************
 * Enums: tx_x2_control0_model_num
 */
#define tx_x2_control0_model_num_SERDES_CL73               0
#define tx_x2_control0_model_num_XGXS_16G                  1
#define tx_x2_control0_model_num_HYPERCORE                 2
#define tx_x2_control0_model_num_HYPERLITE                 3
#define tx_x2_control0_model_num_PCIE_G2_PIPE              4
#define tx_x2_control0_model_num_SERDES_1p25GBd            5
#define tx_x2_control0_model_num_SATA2                     6
#define tx_x2_control0_model_num_QSGMII                    7
#define tx_x2_control0_model_num_XGXS10G                   8
#define tx_x2_control0_model_num_WARPCORE                  9
#define tx_x2_control0_model_num_XFICORE                   10
#define tx_x2_control0_model_num_RXFI                      11
#define tx_x2_control0_model_num_WARPLITE                  12
#define tx_x2_control0_model_num_PENTACORE                 13
#define tx_x2_control0_model_num_ESM                       14
#define tx_x2_control0_model_num_QUAD_SGMII                15
#define tx_x2_control0_model_num_WARPCORE_3                16
#define tx_x2_control0_model_num_TSC                       17
#define tx_x2_control0_model_num_TSC4E                     18
#define tx_x2_control0_model_num_TSC12E                    19
#define tx_x2_control0_model_num_TSC4F                     20
#define tx_x2_control0_model_num_TSC4F_GEN2                21
#define tx_x2_control0_model_num_XGXS_CL73_90NM            29
#define tx_x2_control0_model_num_SERDES_CL73_90NM          30
#define tx_x2_control0_model_num_WARPCORE3                 32
#define tx_x2_control0_model_num_WARPCORE4_TSC             33
#define tx_x2_control0_model_num_RXAUI                     34

/****************************************************************************
 * Enums: tx_x2_control0_payload
 */
#define tx_x2_control0_payload_REPEAT_2_BYTES              0
#define tx_x2_control0_payload_RAMPING                     1
#define tx_x2_control0_payload_CL48_CRPAT                  2
#define tx_x2_control0_payload_CL48_CJPAT                  3
#define tx_x2_control0_payload_CL36_LONG_CRPAT             4
#define tx_x2_control0_payload_CL36_SHORT_CRPAT            5

/****************************************************************************
 * Enums: tx_x2_control0_sc
 */
#define tx_x2_control0_sc_S_10G_CR1                        0
#define tx_x2_control0_sc_S_10G_KR1                        1
#define tx_x2_control0_sc_S_10G_X1                         2
#define tx_x2_control0_sc_S_10G_HG2_CR1                    4
#define tx_x2_control0_sc_S_10G_HG2_KR1                    5
#define tx_x2_control0_sc_S_10G_HG2_X1                     6
#define tx_x2_control0_sc_S_20G_CR1                        8
#define tx_x2_control0_sc_S_20G_KR1                        9
#define tx_x2_control0_sc_S_20G_X1                         10
#define tx_x2_control0_sc_S_20G_HG2_CR1                    12
#define tx_x2_control0_sc_S_20G_HG2_KR1                    13
#define tx_x2_control0_sc_S_20G_HG2_X1                     14
#define tx_x2_control0_sc_S_25G_CR1                        16
#define tx_x2_control0_sc_S_25G_KR1                        17
#define tx_x2_control0_sc_S_25G_X1                         18
#define tx_x2_control0_sc_S_25G_HG2_CR1                    20
#define tx_x2_control0_sc_S_25G_HG2_KR1                    21
#define tx_x2_control0_sc_S_25G_HG2_X1                     22
#define tx_x2_control0_sc_S_20G_CR2                        24
#define tx_x2_control0_sc_S_20G_KR2                        25
#define tx_x2_control0_sc_S_20G_X2                         26
#define tx_x2_control0_sc_S_20G_HG2_CR2                    28
#define tx_x2_control0_sc_S_20G_HG2_KR2                    29
#define tx_x2_control0_sc_S_20G_HG2_X2                     30
#define tx_x2_control0_sc_S_40G_CR2                        32
#define tx_x2_control0_sc_S_40G_KR2                        33
#define tx_x2_control0_sc_S_40G_X2                         34
#define tx_x2_control0_sc_S_40G_HG2_CR2                    36
#define tx_x2_control0_sc_S_40G_HG2_KR2                    37
#define tx_x2_control0_sc_S_40G_HG2_X2                     38
#define tx_x2_control0_sc_S_40G_CR4                        40
#define tx_x2_control0_sc_S_40G_KR4                        41
#define tx_x2_control0_sc_S_40G_X4                         42
#define tx_x2_control0_sc_S_40G_HG2_CR4                    44
#define tx_x2_control0_sc_S_40G_HG2_KR4                    45
#define tx_x2_control0_sc_S_40G_HG2_X4                     46
#define tx_x2_control0_sc_S_50G_CR2                        48
#define tx_x2_control0_sc_S_50G_KR2                        49
#define tx_x2_control0_sc_S_50G_X2                         50
#define tx_x2_control0_sc_S_50G_HG2_CR2                    52
#define tx_x2_control0_sc_S_50G_HG2_KR2                    53
#define tx_x2_control0_sc_S_50G_HG2_X2                     54
#define tx_x2_control0_sc_S_50G_CR4                        56
#define tx_x2_control0_sc_S_50G_KR4                        57
#define tx_x2_control0_sc_S_50G_X4                         58
#define tx_x2_control0_sc_S_50G_HG2_CR4                    60
#define tx_x2_control0_sc_S_50G_HG2_KR4                    61
#define tx_x2_control0_sc_S_50G_HG2_X4                     62
#define tx_x2_control0_sc_S_100G_CR4                       64
#define tx_x2_control0_sc_S_100G_KR4                       65
#define tx_x2_control0_sc_S_100G_X4                        66
#define tx_x2_control0_sc_S_100G_HG2_CR4                   68
#define tx_x2_control0_sc_S_100G_HG2_KR4                   69
#define tx_x2_control0_sc_S_100G_HG2_X4                    70
#define tx_x2_control0_sc_S_CL73_20GVCO                    72
#define tx_x2_control0_sc_S_CL73_25GVCO                    80
#define tx_x2_control0_sc_S_CL36_20GVCO                    88
#define tx_x2_control0_sc_S_CL36_25GVCO                    96
#define tx_x2_control0_sc_S_25G_CR_IEEE                    112
#define tx_x2_control0_sc_S_25G_CRS_IEEE                   113
#define tx_x2_control0_sc_S_25G_KR_IEEE                    114
#define tx_x2_control0_sc_S_25G_KRS_IEEE                   115

/****************************************************************************
 * Enums: tx_x2_control0_t_fifo_modes
 */
#define tx_x2_control0_t_fifo_modes_T_FIFO_INSERT_NO_AM    0
#define tx_x2_control0_t_fifo_modes_T_FIFO_INSERT_4_AM     1
#define tx_x2_control0_t_fifo_modes_T_FIFO_INSERT_20_AM    2
#define tx_x2_control0_t_fifo_modes_T_FIFO_INSERT_2_AM     3

/****************************************************************************
 * Enums: tx_x2_control0_t_enc_modes
 */
#define tx_x2_control0_t_enc_modes_T_ENC_MODE_BYPASS       0
#define tx_x2_control0_t_enc_modes_T_ENC_MODE_CL49         1
#define tx_x2_control0_t_enc_modes_T_ENC_MODE_CL82         2

/****************************************************************************
 * Enums: tx_x2_control0_btmx_mode
 */
#define tx_x2_control0_btmx_mode_BS_BTMX_MODE_1to1         0
#define tx_x2_control0_btmx_mode_BS_BTMX_MODE_2to1         1
#define tx_x2_control0_btmx_mode_BS_BTMX_MODE_5to1         2

/****************************************************************************
 * Enums: tx_x2_control0_t_type_cl82
 */
#define tx_x2_control0_t_type_cl82_T_TYPE_B1               5
#define tx_x2_control0_t_type_cl82_T_TYPE_C                4
#define tx_x2_control0_t_type_cl82_T_TYPE_S                3
#define tx_x2_control0_t_type_cl82_T_TYPE_T                2
#define tx_x2_control0_t_type_cl82_T_TYPE_D                1
#define tx_x2_control0_t_type_cl82_T_TYPE_E                0

/****************************************************************************
 * Enums: tx_x2_control0_txsm_state_cl82
 */
#define tx_x2_control0_txsm_state_cl82_TX_HIG_END          6
#define tx_x2_control0_txsm_state_cl82_TX_HIG_START        5
#define tx_x2_control0_txsm_state_cl82_TX_E                4
#define tx_x2_control0_txsm_state_cl82_TX_T                3
#define tx_x2_control0_txsm_state_cl82_TX_D                2
#define tx_x2_control0_txsm_state_cl82_TX_C                1
#define tx_x2_control0_txsm_state_cl82_TX_INIT             0

/****************************************************************************
 * Enums: tx_x2_control0_ltxsm_state_cl82
 */
#define tx_x2_control0_ltxsm_state_cl82_TX_HIG_END         64
#define tx_x2_control0_ltxsm_state_cl82_TX_HIG_START       32
#define tx_x2_control0_ltxsm_state_cl82_TX_E               16
#define tx_x2_control0_ltxsm_state_cl82_TX_T               8
#define tx_x2_control0_ltxsm_state_cl82_TX_D               4
#define tx_x2_control0_ltxsm_state_cl82_TX_C               2
#define tx_x2_control0_ltxsm_state_cl82_TX_INIT            1

/****************************************************************************
 * Enums: tx_x2_control0_r_type_coded_cl82
 */
#define tx_x2_control0_r_type_coded_cl82_R_TYPE_B1         32
#define tx_x2_control0_r_type_coded_cl82_R_TYPE_C          16
#define tx_x2_control0_r_type_coded_cl82_R_TYPE_S          8
#define tx_x2_control0_r_type_coded_cl82_R_TYPE_T          4
#define tx_x2_control0_r_type_coded_cl82_R_TYPE_D          2
#define tx_x2_control0_r_type_coded_cl82_R_TYPE_E          1

/****************************************************************************
 * Enums: tx_x2_control0_rxsm_state_cl82
 */
#define tx_x2_control0_rxsm_state_cl82_RX_HIG_END          64
#define tx_x2_control0_rxsm_state_cl82_RX_HIG_START        32
#define tx_x2_control0_rxsm_state_cl82_RX_E                16
#define tx_x2_control0_rxsm_state_cl82_RX_T                8
#define tx_x2_control0_rxsm_state_cl82_RX_D                4
#define tx_x2_control0_rxsm_state_cl82_RX_C                2
#define tx_x2_control0_rxsm_state_cl82_RX_INIT             1

/****************************************************************************
 * Enums: tx_x2_control0_deskew_state
 */
#define tx_x2_control0_deskew_state_ALIGN_ACQUIRED         2
#define tx_x2_control0_deskew_state_LOSS_OF_ALIGNMENT      1

/****************************************************************************
 * Enums: tx_x2_control0_os_mode_enum
 */
#define tx_x2_control0_os_mode_enum_OS_MODE_1              0
#define tx_x2_control0_os_mode_enum_OS_MODE_2              1
#define tx_x2_control0_os_mode_enum_OS_MODE_4              2
#define tx_x2_control0_os_mode_enum_OS_MODE_16p5           8
#define tx_x2_control0_os_mode_enum_OS_MODE_20p625         12

/****************************************************************************
 * Enums: tx_x2_control0_scr_modes
 */
#define tx_x2_control0_scr_modes_T_SCR_MODE_BYPASS         0
#define tx_x2_control0_scr_modes_T_SCR_MODE_CL49           1
#define tx_x2_control0_scr_modes_T_SCR_MODE_40G_2_LANE     2
#define tx_x2_control0_scr_modes_T_SCR_MODE_100G           3
#define tx_x2_control0_scr_modes_T_SCR_MODE_20G            4
#define tx_x2_control0_scr_modes_T_SCR_MODE_40G_4_LANE     5

/****************************************************************************
 * Enums: tx_x2_control0_descr_modes
 */
#define tx_x2_control0_descr_modes_R_DESCR_MODE_BYPASS     0
#define tx_x2_control0_descr_modes_R_DESCR_MODE_CL49       1
#define tx_x2_control0_descr_modes_R_DESCR_MODE_CL82       2

/****************************************************************************
 * Enums: tx_x2_control0_r_dec_tl_mode
 */
#define tx_x2_control0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS  0
#define tx_x2_control0_r_dec_tl_mode_R_DEC_TL_MODE_CL49    1
#define tx_x2_control0_r_dec_tl_mode_R_DEC_TL_MODE_CL82    2

/****************************************************************************
 * Enums: tx_x2_control0_r_dec_fsm_mode
 */
#define tx_x2_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define tx_x2_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49  1
#define tx_x2_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82  2

/****************************************************************************
 * Enums: tx_x2_control0_r_deskew_mode
 */
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_BYPASS  0
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_20G     1
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_100G    4
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_CL49    5
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define tx_x2_control0_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: tx_x2_control0_bs_dist_modes
 */
#define tx_x2_control0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define tx_x2_control0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define tx_x2_control0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define tx_x2_control0_bs_dist_modes_BS_DIST_MODE_NO_TDM   3

/****************************************************************************
 * Enums: tx_x2_control0_cl49_t_type
 */
#define tx_x2_control0_cl49_t_type_BAD_T_TYPE              15
#define tx_x2_control0_cl49_t_type_T_TYPE_B0               11
#define tx_x2_control0_cl49_t_type_T_TYPE_OB               10
#define tx_x2_control0_cl49_t_type_T_TYPE_B1               9
#define tx_x2_control0_cl49_t_type_T_TYPE_DB               8
#define tx_x2_control0_cl49_t_type_T_TYPE_FC               7
#define tx_x2_control0_cl49_t_type_T_TYPE_TB               6
#define tx_x2_control0_cl49_t_type_T_TYPE_LI               5
#define tx_x2_control0_cl49_t_type_T_TYPE_C                4
#define tx_x2_control0_cl49_t_type_T_TYPE_S                3
#define tx_x2_control0_cl49_t_type_T_TYPE_T                2
#define tx_x2_control0_cl49_t_type_T_TYPE_D                1
#define tx_x2_control0_cl49_t_type_T_TYPE_E                0

/****************************************************************************
 * Enums: tx_x2_control0_cl49_txsm_states
 */
#define tx_x2_control0_cl49_txsm_states_TX_HIG_END         7
#define tx_x2_control0_cl49_txsm_states_TX_HIG_START       6
#define tx_x2_control0_cl49_txsm_states_TX_LI              5
#define tx_x2_control0_cl49_txsm_states_TX_E               4
#define tx_x2_control0_cl49_txsm_states_TX_T               3
#define tx_x2_control0_cl49_txsm_states_TX_D               2
#define tx_x2_control0_cl49_txsm_states_TX_C               1
#define tx_x2_control0_cl49_txsm_states_TX_INIT            0

/****************************************************************************
 * Enums: tx_x2_control0_cl49_ltxsm_states
 */
#define tx_x2_control0_cl49_ltxsm_states_TX_HIG_END        128
#define tx_x2_control0_cl49_ltxsm_states_TX_HIG_START      64
#define tx_x2_control0_cl49_ltxsm_states_TX_LI             32
#define tx_x2_control0_cl49_ltxsm_states_TX_E              16
#define tx_x2_control0_cl49_ltxsm_states_TX_T              8
#define tx_x2_control0_cl49_ltxsm_states_TX_D              4
#define tx_x2_control0_cl49_ltxsm_states_TX_C              2
#define tx_x2_control0_cl49_ltxsm_states_TX_INIT           1

/****************************************************************************
 * Enums: tx_x2_control0_burst_error_mode
 */
#define tx_x2_control0_burst_error_mode_BURST_ERROR_11_BITS 0
#define tx_x2_control0_burst_error_mode_BURST_ERROR_16_BITS 1
#define tx_x2_control0_burst_error_mode_BURST_ERROR_17_BITS 2
#define tx_x2_control0_burst_error_mode_BURST_ERROR_18_BITS 3
#define tx_x2_control0_burst_error_mode_BURST_ERROR_19_BITS 4
#define tx_x2_control0_burst_error_mode_BURST_ERROR_20_BITS 5
#define tx_x2_control0_burst_error_mode_BURST_ERROR_21_BITS 6
#define tx_x2_control0_burst_error_mode_BURST_ERROR_22_BITS 7
#define tx_x2_control0_burst_error_mode_BURST_ERROR_23_BITS 8
#define tx_x2_control0_burst_error_mode_BURST_ERROR_24_BITS 9
#define tx_x2_control0_burst_error_mode_BURST_ERROR_25_BITS 10
#define tx_x2_control0_burst_error_mode_BURST_ERROR_26_BITS 11
#define tx_x2_control0_burst_error_mode_BURST_ERROR_27_BITS 12
#define tx_x2_control0_burst_error_mode_BURST_ERROR_28_BITS 13
#define tx_x2_control0_burst_error_mode_BURST_ERROR_29_BITS 14
#define tx_x2_control0_burst_error_mode_BURST_ERROR_30_BITS 15
#define tx_x2_control0_burst_error_mode_BURST_ERROR_31_BITS 16
#define tx_x2_control0_burst_error_mode_BURST_ERROR_32_BITS 17
#define tx_x2_control0_burst_error_mode_BURST_ERROR_33_BITS 18
#define tx_x2_control0_burst_error_mode_BURST_ERROR_34_BITS 19
#define tx_x2_control0_burst_error_mode_BURST_ERROR_35_BITS 20
#define tx_x2_control0_burst_error_mode_BURST_ERROR_36_BITS 21
#define tx_x2_control0_burst_error_mode_BURST_ERROR_37_BITS 22
#define tx_x2_control0_burst_error_mode_BURST_ERROR_38_BITS 23
#define tx_x2_control0_burst_error_mode_BURST_ERROR_39_BITS 24
#define tx_x2_control0_burst_error_mode_BURST_ERROR_40_BITS 25
#define tx_x2_control0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: tx_x2_control0_bermon_state
 */
#define tx_x2_control0_bermon_state_HI_BER                 4
#define tx_x2_control0_bermon_state_GOOD_BER               3
#define tx_x2_control0_bermon_state_BER_TEST_SH            2
#define tx_x2_control0_bermon_state_START_TIMER            1
#define tx_x2_control0_bermon_state_BER_MT_INIT            0

/****************************************************************************
 * Enums: tx_x2_control0_rxsm_state_cl49
 */
#define tx_x2_control0_rxsm_state_cl49_RX_HIG_END          128
#define tx_x2_control0_rxsm_state_cl49_RX_HIG_START        64
#define tx_x2_control0_rxsm_state_cl49_RX_LI               32
#define tx_x2_control0_rxsm_state_cl49_RX_E                16
#define tx_x2_control0_rxsm_state_cl49_RX_T                8
#define tx_x2_control0_rxsm_state_cl49_RX_D                4
#define tx_x2_control0_rxsm_state_cl49_RX_C                2
#define tx_x2_control0_rxsm_state_cl49_RX_INIT             1

/****************************************************************************
 * Enums: tx_x2_control0_r_type
 */
#define tx_x2_control0_r_type_BAD_R_TYPE                   15
#define tx_x2_control0_r_type_R_TYPE_B0                    11
#define tx_x2_control0_r_type_R_TYPE_OB                    10
#define tx_x2_control0_r_type_R_TYPE_B1                    9
#define tx_x2_control0_r_type_R_TYPE_DB                    8
#define tx_x2_control0_r_type_R_TYPE_FC                    7
#define tx_x2_control0_r_type_R_TYPE_TB                    6
#define tx_x2_control0_r_type_R_TYPE_LI                    5
#define tx_x2_control0_r_type_R_TYPE_C                     4
#define tx_x2_control0_r_type_R_TYPE_S                     3
#define tx_x2_control0_r_type_R_TYPE_T                     2
#define tx_x2_control0_r_type_R_TYPE_D                     1
#define tx_x2_control0_r_type_R_TYPE_E                     0

/****************************************************************************
 * Enums: tx_x2_control0_am_lock_state
 */
#define tx_x2_control0_am_lock_state_INVALID_AM            512
#define tx_x2_control0_am_lock_state_GOOD_AM               256
#define tx_x2_control0_am_lock_state_COMP_AM               128
#define tx_x2_control0_am_lock_state_TIMER_2               64
#define tx_x2_control0_am_lock_state_AM_2_GOOD             32
#define tx_x2_control0_am_lock_state_COMP_2ND              16
#define tx_x2_control0_am_lock_state_TIMER_1               8
#define tx_x2_control0_am_lock_state_FIND_1ST              4
#define tx_x2_control0_am_lock_state_AM_RESET_CNT          2
#define tx_x2_control0_am_lock_state_AM_LOCK_INIT          1

/****************************************************************************
 * Enums: tx_x2_control0_msg_selector
 */
#define tx_x2_control0_msg_selector_RESERVED               0
#define tx_x2_control0_msg_selector_VALUE_802p3            1
#define tx_x2_control0_msg_selector_VALUE_802p9            2
#define tx_x2_control0_msg_selector_VALUE_802p5            3
#define tx_x2_control0_msg_selector_VALUE_1394             4

/****************************************************************************
 * Enums: tx_x2_control0_synce_enum
 */
#define tx_x2_control0_synce_enum_SYNCE_NO_DIV             0
#define tx_x2_control0_synce_enum_SYNCE_DIV_7              1
#define tx_x2_control0_synce_enum_SYNCE_DIV_11             2

/****************************************************************************
 * Enums: tx_x2_control0_synce_enum_stage0
 */
#define tx_x2_control0_synce_enum_stage0_SYNCE_NO_DIV      0
#define tx_x2_control0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define tx_x2_control0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: tx_x2_control0_cl91_sync_state
 */
#define tx_x2_control0_cl91_sync_state_FIND_1ST            0
#define tx_x2_control0_cl91_sync_state_COUNT_NEXT          1
#define tx_x2_control0_cl91_sync_state_COMP_2ND            2
#define tx_x2_control0_cl91_sync_state_TWO_GOOD            3

/****************************************************************************
 * Enums: tx_x2_control0_cl91_algn_state
 */
#define tx_x2_control0_cl91_algn_state_LOSS_OF_ALIGNMENT   0
#define tx_x2_control0_cl91_algn_state_DESKEW              1
#define tx_x2_control0_cl91_algn_state_DESKEW_FAIL         2
#define tx_x2_control0_cl91_algn_state_ALIGN_ACQUIRED      3
#define tx_x2_control0_cl91_algn_state_CW_GOOD             4
#define tx_x2_control0_cl91_algn_state_CW_BAD              5
#define tx_x2_control0_cl91_algn_state_THREE_BAD           6

/****************************************************************************
 * Enums: tx_x2_control0_fec_sel_override
 */
#define tx_x2_control0_fec_sel_override_NO_OVERRIDE        0
#define tx_x2_control0_fec_sel_override_NO_FEC             1
#define tx_x2_control0_fec_sel_override_FEC_CL74           2
#define tx_x2_control0_fec_sel_override_FEC_CL91           3

/****************************************************************************
 * Enums: tx_x2_control0_cl91_blksync_mode
 */
#define tx_x2_control0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define tx_x2_control0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define tx_x2_control0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define tx_x2_control0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define tx_x2_control0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: tx_x2_control0_r_merge_mode
 */
#define tx_x2_control0_r_merge_mode_R_MERGE_MODE_BYPASS    0
#define tx_x2_control0_r_merge_mode_R_MERGE_MODE_CL91_FC   1
#define tx_x2_control0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define tx_x2_control0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define tx_x2_control0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: tx_x2_control0_r_tc_mode
 */
#define tx_x2_control0_r_tc_mode_R_TC_MODE_SINGLE          0
#define tx_x2_control0_r_tc_mode_R_TC_MODE_DUAL            1
#define tx_x2_control0_r_tc_mode_R_TC_MODE_QUAD            2

/****************************************************************************
 * Enums: tx_x2_control0_r_tc_out_mode
 */
#define tx_x2_control0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE  0
#define tx_x2_control0_r_tc_out_mode_R_TC_OUT_MODE_DUAL    1
#define tx_x2_control0_r_tc_out_mode_R_TC_OUT_MODE_QUAD    2

/****************************************************************************
 * Enums: tx_x2_control0_cl91_fec_mode
 */
#define tx_x2_control0_cl91_fec_mode_NO_CL91_FEC           0
#define tx_x2_control0_cl91_fec_mode_CL91_SINGLE_LANE_FC   1
#define tx_x2_control0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define tx_x2_control0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define tx_x2_control0_cl91_fec_mode_CL91_QUAD_LANE        4
#define tx_x2_control0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: tx_x2_control0_am_spacing_mul
 */
#define tx_x2_control0_am_spacing_mul_AM_SPACING_MUL_2     0
#define tx_x2_control0_am_spacing_mul_AM_SPACING_MUL_4     1
#define tx_x2_control0_am_spacing_mul_AM_SPACING_MUL_5     2
#define tx_x2_control0_am_spacing_mul_AM_SPACING_MUL_20    3

/****************************************************************************
 * Enums: tx_x2_status0_cl36TxEEEStates_l
 */
#define tx_x2_status0_cl36TxEEEStates_l_TX_REFRESH         8
#define tx_x2_status0_cl36TxEEEStates_l_TX_QUIET           4
#define tx_x2_status0_cl36TxEEEStates_l_TX_SLEEP           2
#define tx_x2_status0_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x2_status0_cl36TxEEEStates_c
 */
#define tx_x2_status0_cl36TxEEEStates_c_TX_REFRESH         3
#define tx_x2_status0_cl36TxEEEStates_c_TX_QUIET           2
#define tx_x2_status0_cl36TxEEEStates_c_TX_SLEEP           1
#define tx_x2_status0_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x2_status0_cl49TxEEEStates_l
 */
#define tx_x2_status0_cl49TxEEEStates_l_SCR_RESET_2        64
#define tx_x2_status0_cl49TxEEEStates_l_SCR_RESET_1        32
#define tx_x2_status0_cl49TxEEEStates_l_TX_WAKE            16
#define tx_x2_status0_cl49TxEEEStates_l_TX_REFRESH         8
#define tx_x2_status0_cl49TxEEEStates_l_TX_QUIET           4
#define tx_x2_status0_cl49TxEEEStates_l_TX_SLEEP           2
#define tx_x2_status0_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x2_status0_fec_req_enum
 */
#define tx_x2_status0_fec_req_enum_FEC_not_supported       0
#define tx_x2_status0_fec_req_enum_FEC_supported_but_not_requested 1
#define tx_x2_status0_fec_req_enum_invalid_setting         2
#define tx_x2_status0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: tx_x2_status0_cl73_pause_enum
 */
#define tx_x2_status0_cl73_pause_enum_No_PAUSE_ability     0
#define tx_x2_status0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define tx_x2_status0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define tx_x2_status0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: tx_x2_status0_cl49TxEEEStates_c
 */
#define tx_x2_status0_cl49TxEEEStates_c_SCR_RESET_2        6
#define tx_x2_status0_cl49TxEEEStates_c_SCR_RESET_1        5
#define tx_x2_status0_cl49TxEEEStates_c_TX_WAKE            4
#define tx_x2_status0_cl49TxEEEStates_c_TX_REFRESH         3
#define tx_x2_status0_cl49TxEEEStates_c_TX_QUIET           2
#define tx_x2_status0_cl49TxEEEStates_c_TX_SLEEP           1
#define tx_x2_status0_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x2_status0_cl36RxEEEStates_l
 */
#define tx_x2_status0_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define tx_x2_status0_cl36RxEEEStates_l_RX_WTF             16
#define tx_x2_status0_cl36RxEEEStates_l_RX_WAKE            8
#define tx_x2_status0_cl36RxEEEStates_l_RX_QUIET           4
#define tx_x2_status0_cl36RxEEEStates_l_RX_SLEEP           2
#define tx_x2_status0_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x2_status0_cl36RxEEEStates_c
 */
#define tx_x2_status0_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define tx_x2_status0_cl36RxEEEStates_c_RX_WTF             4
#define tx_x2_status0_cl36RxEEEStates_c_RX_WAKE            3
#define tx_x2_status0_cl36RxEEEStates_c_RX_QUIET           2
#define tx_x2_status0_cl36RxEEEStates_c_RX_SLEEP           1
#define tx_x2_status0_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x2_status0_cl49RxEEEStates_l
 */
#define tx_x2_status0_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define tx_x2_status0_cl49RxEEEStates_l_RX_WTF             16
#define tx_x2_status0_cl49RxEEEStates_l_RX_WAKE            8
#define tx_x2_status0_cl49RxEEEStates_l_RX_QUIET           4
#define tx_x2_status0_cl49RxEEEStates_l_RX_SLEEP           2
#define tx_x2_status0_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x2_status0_cl49RxEEEStates_c
 */
#define tx_x2_status0_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define tx_x2_status0_cl49RxEEEStates_c_RX_WTF             4
#define tx_x2_status0_cl49RxEEEStates_c_RX_WAKE            3
#define tx_x2_status0_cl49RxEEEStates_c_RX_QUIET           2
#define tx_x2_status0_cl49RxEEEStates_c_RX_SLEEP           1
#define tx_x2_status0_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x2_status0_cl48TxEEEStates_l
 */
#define tx_x2_status0_cl48TxEEEStates_l_TX_REFRESH         8
#define tx_x2_status0_cl48TxEEEStates_l_TX_QUIET           4
#define tx_x2_status0_cl48TxEEEStates_l_TX_SLEEP           2
#define tx_x2_status0_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x2_status0_cl48TxEEEStates_c
 */
#define tx_x2_status0_cl48TxEEEStates_c_TX_REFRESH         3
#define tx_x2_status0_cl48TxEEEStates_c_TX_QUIET           2
#define tx_x2_status0_cl48TxEEEStates_c_TX_SLEEP           1
#define tx_x2_status0_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x2_status0_cl48RxEEEStates_l
 */
#define tx_x2_status0_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define tx_x2_status0_cl48RxEEEStates_l_RX_WAKE            16
#define tx_x2_status0_cl48RxEEEStates_l_RX_QUIET           8
#define tx_x2_status0_cl48RxEEEStates_l_RX_DEACT           4
#define tx_x2_status0_cl48RxEEEStates_l_RX_SLEEP           2
#define tx_x2_status0_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x2_status0_cl48RxEEEStates_c
 */
#define tx_x2_status0_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define tx_x2_status0_cl48RxEEEStates_c_RX_WAKE            4
#define tx_x2_status0_cl48RxEEEStates_c_RX_QUIET           3
#define tx_x2_status0_cl48RxEEEStates_c_RX_DEACT           2
#define tx_x2_status0_cl48RxEEEStates_c_RX_SLEEP           1
#define tx_x2_status0_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x2_status0_IQP_Options
 */
#define tx_x2_status0_IQP_Options_i50uA                    0
#define tx_x2_status0_IQP_Options_i100uA                   1
#define tx_x2_status0_IQP_Options_i150uA                   2
#define tx_x2_status0_IQP_Options_i200uA                   3
#define tx_x2_status0_IQP_Options_i250uA                   4
#define tx_x2_status0_IQP_Options_i300uA                   5
#define tx_x2_status0_IQP_Options_i350uA                   6
#define tx_x2_status0_IQP_Options_i400uA                   7
#define tx_x2_status0_IQP_Options_i450uA                   8
#define tx_x2_status0_IQP_Options_i500uA                   9
#define tx_x2_status0_IQP_Options_i550uA                   10
#define tx_x2_status0_IQP_Options_i600uA                   11
#define tx_x2_status0_IQP_Options_i650uA                   12
#define tx_x2_status0_IQP_Options_i700uA                   13
#define tx_x2_status0_IQP_Options_i750uA                   14
#define tx_x2_status0_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: tx_x2_status0_IDriver_Options
 */
#define tx_x2_status0_IDriver_Options_v680mV               0
#define tx_x2_status0_IDriver_Options_v730mV               1
#define tx_x2_status0_IDriver_Options_v780mV               2
#define tx_x2_status0_IDriver_Options_v830mV               3
#define tx_x2_status0_IDriver_Options_v880mV               4
#define tx_x2_status0_IDriver_Options_v930mV               5
#define tx_x2_status0_IDriver_Options_v980mV               6
#define tx_x2_status0_IDriver_Options_v1010mV              7
#define tx_x2_status0_IDriver_Options_v1040mV              8
#define tx_x2_status0_IDriver_Options_v1060mV              9
#define tx_x2_status0_IDriver_Options_v1070mV              10
#define tx_x2_status0_IDriver_Options_v1080mV              11
#define tx_x2_status0_IDriver_Options_v1085mV              12
#define tx_x2_status0_IDriver_Options_v1090mV              13
#define tx_x2_status0_IDriver_Options_v1095mV              14
#define tx_x2_status0_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: tx_x2_status0_operationModes
 */
#define tx_x2_status0_operationModes_XGXS                  0
#define tx_x2_status0_operationModes_XGXG_nCC              1
#define tx_x2_status0_operationModes_Indlane_OS8           4
#define tx_x2_status0_operationModes_IndLane_OS5           5
#define tx_x2_status0_operationModes_PCI                   7
#define tx_x2_status0_operationModes_XGXS_nLQ              8
#define tx_x2_status0_operationModes_XGXS_nLQnCC           9
#define tx_x2_status0_operationModes_PBypass               10
#define tx_x2_status0_operationModes_PBypass_nDSK          11
#define tx_x2_status0_operationModes_ComboCoreMode         12
#define tx_x2_status0_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: tx_x2_status0_actualSpeeds
 */
#define tx_x2_status0_actualSpeeds_dr_10M                  0
#define tx_x2_status0_actualSpeeds_dr_100M                 1
#define tx_x2_status0_actualSpeeds_dr_1G                   2
#define tx_x2_status0_actualSpeeds_dr_2p5G                 3
#define tx_x2_status0_actualSpeeds_dr_5G_X4                4
#define tx_x2_status0_actualSpeeds_dr_6G_X4                5
#define tx_x2_status0_actualSpeeds_dr_10G_HiG              6
#define tx_x2_status0_actualSpeeds_dr_10G_CX4              7
#define tx_x2_status0_actualSpeeds_dr_12G_HiG              8
#define tx_x2_status0_actualSpeeds_dr_12p5G_X4             9
#define tx_x2_status0_actualSpeeds_dr_13G_X4               10
#define tx_x2_status0_actualSpeeds_dr_15G_X4               11
#define tx_x2_status0_actualSpeeds_dr_16G_X4               12
#define tx_x2_status0_actualSpeeds_dr_1G_KX                13
#define tx_x2_status0_actualSpeeds_dr_10G_KX4              14
#define tx_x2_status0_actualSpeeds_dr_10G_KR               15
#define tx_x2_status0_actualSpeeds_dr_5G                   16
#define tx_x2_status0_actualSpeeds_dr_6p4G                 17
#define tx_x2_status0_actualSpeeds_dr_20G_X4               18
#define tx_x2_status0_actualSpeeds_dr_21G_X4               19
#define tx_x2_status0_actualSpeeds_dr_25G_X4               20
#define tx_x2_status0_actualSpeeds_dr_10G_HiG_DXGXS        21
#define tx_x2_status0_actualSpeeds_dr_10G_DXGXS            22
#define tx_x2_status0_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define tx_x2_status0_actualSpeeds_dr_10p5G_DXGXS          24
#define tx_x2_status0_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define tx_x2_status0_actualSpeeds_dr_12p773G_DXGXS        26
#define tx_x2_status0_actualSpeeds_dr_10G_XFI              27
#define tx_x2_status0_actualSpeeds_dr_40G                  28
#define tx_x2_status0_actualSpeeds_dr_20G_HiG_DXGXS        29
#define tx_x2_status0_actualSpeeds_dr_20G_DXGXS            30
#define tx_x2_status0_actualSpeeds_dr_10G_SFI              31
#define tx_x2_status0_actualSpeeds_dr_31p5G                32
#define tx_x2_status0_actualSpeeds_dr_32p7G                33
#define tx_x2_status0_actualSpeeds_dr_20G_SCR              34
#define tx_x2_status0_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define tx_x2_status0_actualSpeeds_dr_10G_DXGXS_SCR        36
#define tx_x2_status0_actualSpeeds_dr_12G_R2               37
#define tx_x2_status0_actualSpeeds_dr_10G_X2               38
#define tx_x2_status0_actualSpeeds_dr_40G_KR4              39
#define tx_x2_status0_actualSpeeds_dr_40G_CR4              40
#define tx_x2_status0_actualSpeeds_dr_100G_CR10            41
#define tx_x2_status0_actualSpeeds_dr_15p75G_DXGXS         44
#define tx_x2_status0_actualSpeeds_dr_20G_KR2              57
#define tx_x2_status0_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: tx_x2_status0_actualSpeedsMisc1
 */
#define tx_x2_status0_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define tx_x2_status0_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define tx_x2_status0_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define tx_x2_status0_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define tx_x2_status0_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define tx_x2_status0_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define tx_x2_status0_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define tx_x2_status0_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define tx_x2_status0_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define tx_x2_status0_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define tx_x2_status0_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define tx_x2_status0_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define tx_x2_status0_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define tx_x2_status0_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define tx_x2_status0_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define tx_x2_status0_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: tx_x2_status0_IndLaneModes
 */
#define tx_x2_status0_IndLaneModes_SWSDR_div2              0
#define tx_x2_status0_IndLaneModes_SWSDR_div1              1
#define tx_x2_status0_IndLaneModes_DWSDR_div2              2
#define tx_x2_status0_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: tx_x2_status0_prbsSelect
 */
#define tx_x2_status0_prbsSelect_prbs7                     0
#define tx_x2_status0_prbsSelect_prbs15                    1
#define tx_x2_status0_prbsSelect_prbs23                    2
#define tx_x2_status0_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: tx_x2_status0_vcoDivider
 */
#define tx_x2_status0_vcoDivider_div32                     0
#define tx_x2_status0_vcoDivider_div36                     1
#define tx_x2_status0_vcoDivider_div40                     2
#define tx_x2_status0_vcoDivider_div42                     3
#define tx_x2_status0_vcoDivider_div48                     4
#define tx_x2_status0_vcoDivider_div50                     5
#define tx_x2_status0_vcoDivider_div52                     6
#define tx_x2_status0_vcoDivider_div54                     7
#define tx_x2_status0_vcoDivider_div60                     8
#define tx_x2_status0_vcoDivider_div64                     9
#define tx_x2_status0_vcoDivider_div66                     10
#define tx_x2_status0_vcoDivider_div68                     11
#define tx_x2_status0_vcoDivider_div70                     12
#define tx_x2_status0_vcoDivider_div80                     13
#define tx_x2_status0_vcoDivider_div92                     14
#define tx_x2_status0_vcoDivider_div100                    15

/****************************************************************************
 * Enums: tx_x2_status0_refClkSelect
 */
#define tx_x2_status0_refClkSelect_clk_25MHz               0
#define tx_x2_status0_refClkSelect_clk_100MHz              1
#define tx_x2_status0_refClkSelect_clk_125MHz              2
#define tx_x2_status0_refClkSelect_clk_156p25MHz           3
#define tx_x2_status0_refClkSelect_clk_187p5MHz            4
#define tx_x2_status0_refClkSelect_clk_161p25Mhz           5
#define tx_x2_status0_refClkSelect_clk_50Mhz               6
#define tx_x2_status0_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: tx_x2_status0_aerMMDdevTypeSelect
 */
#define tx_x2_status0_aerMMDdevTypeSelect_combo_core       0
#define tx_x2_status0_aerMMDdevTypeSelect_PMA_PMD          1
#define tx_x2_status0_aerMMDdevTypeSelect_PCS              3
#define tx_x2_status0_aerMMDdevTypeSelect_PHY              4
#define tx_x2_status0_aerMMDdevTypeSelect_DTE              5
#define tx_x2_status0_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: tx_x2_status0_aerMMDportSelect
 */
#define tx_x2_status0_aerMMDportSelect_ln0                 0
#define tx_x2_status0_aerMMDportSelect_ln1                 1
#define tx_x2_status0_aerMMDportSelect_ln2                 2
#define tx_x2_status0_aerMMDportSelect_ln3                 3
#define tx_x2_status0_aerMMDportSelect_BCST_ln0_1_2_3      511
#define tx_x2_status0_aerMMDportSelect_BCST_ln0_1          512
#define tx_x2_status0_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: tx_x2_status0_firmwareModeSelect
 */
#define tx_x2_status0_firmwareModeSelect_DEFAULT           0
#define tx_x2_status0_firmwareModeSelect_SFP_OPT_LR        1
#define tx_x2_status0_firmwareModeSelect_SFP_DAC           2
#define tx_x2_status0_firmwareModeSelect_XLAUI             3
#define tx_x2_status0_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: tx_x2_status0_tempIdxSelect
 */
#define tx_x2_status0_tempIdxSelect_LTE__22p9C             15
#define tx_x2_status0_tempIdxSelect_LTE__12p6C             14
#define tx_x2_status0_tempIdxSelect_LTE__3p0C              13
#define tx_x2_status0_tempIdxSelect_LTE_6p7C               12
#define tx_x2_status0_tempIdxSelect_LTE_16p4C              11
#define tx_x2_status0_tempIdxSelect_LTE_26p6C              10
#define tx_x2_status0_tempIdxSelect_LTE_36p3C              9
#define tx_x2_status0_tempIdxSelect_LTE_46p0C              8
#define tx_x2_status0_tempIdxSelect_LTE_56p2C              7
#define tx_x2_status0_tempIdxSelect_LTE_65p9C              6
#define tx_x2_status0_tempIdxSelect_LTE_75p6C              5
#define tx_x2_status0_tempIdxSelect_LTE_85p3C              4
#define tx_x2_status0_tempIdxSelect_LTE_95p5C              3
#define tx_x2_status0_tempIdxSelect_LTE_105p2C             2
#define tx_x2_status0_tempIdxSelect_LTE_114p9C             1
#define tx_x2_status0_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: tx_x2_status0_port_mode
 */
#define tx_x2_status0_port_mode_QUAD_PORT                  0
#define tx_x2_status0_port_mode_TRI_1_PORT                 1
#define tx_x2_status0_port_mode_TRI_2_PORT                 2
#define tx_x2_status0_port_mode_DUAL_PORT                  3
#define tx_x2_status0_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: tx_x2_status0_rev_letter_enum
 */
#define tx_x2_status0_rev_letter_enum_REV_A                0
#define tx_x2_status0_rev_letter_enum_REV_B                1
#define tx_x2_status0_rev_letter_enum_REV_C                2
#define tx_x2_status0_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: tx_x2_status0_rev_number_enum
 */
#define tx_x2_status0_rev_number_enum_REV_0                0
#define tx_x2_status0_rev_number_enum_REV_1                1
#define tx_x2_status0_rev_number_enum_REV_2                2
#define tx_x2_status0_rev_number_enum_REV_3                3
#define tx_x2_status0_rev_number_enum_REV_4                4
#define tx_x2_status0_rev_number_enum_REV_5                5
#define tx_x2_status0_rev_number_enum_REV_6                6
#define tx_x2_status0_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: tx_x2_status0_bonding_enum
 */
#define tx_x2_status0_bonding_enum_WIRE_BOND               0
#define tx_x2_status0_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: tx_x2_status0_tech_process
 */
#define tx_x2_status0_tech_process_PROCESS_90NM            0
#define tx_x2_status0_tech_process_PROCESS_65NM            1
#define tx_x2_status0_tech_process_PROCESS_40NM            2
#define tx_x2_status0_tech_process_PROCESS_28NM            3
#define tx_x2_status0_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: tx_x2_status0_model_num
 */
#define tx_x2_status0_model_num_SERDES_CL73                0
#define tx_x2_status0_model_num_XGXS_16G                   1
#define tx_x2_status0_model_num_HYPERCORE                  2
#define tx_x2_status0_model_num_HYPERLITE                  3
#define tx_x2_status0_model_num_PCIE_G2_PIPE               4
#define tx_x2_status0_model_num_SERDES_1p25GBd             5
#define tx_x2_status0_model_num_SATA2                      6
#define tx_x2_status0_model_num_QSGMII                     7
#define tx_x2_status0_model_num_XGXS10G                    8
#define tx_x2_status0_model_num_WARPCORE                   9
#define tx_x2_status0_model_num_XFICORE                    10
#define tx_x2_status0_model_num_RXFI                       11
#define tx_x2_status0_model_num_WARPLITE                   12
#define tx_x2_status0_model_num_PENTACORE                  13
#define tx_x2_status0_model_num_ESM                        14
#define tx_x2_status0_model_num_QUAD_SGMII                 15
#define tx_x2_status0_model_num_WARPCORE_3                 16
#define tx_x2_status0_model_num_TSC                        17
#define tx_x2_status0_model_num_TSC4E                      18
#define tx_x2_status0_model_num_TSC12E                     19
#define tx_x2_status0_model_num_TSC4F                      20
#define tx_x2_status0_model_num_TSC4F_GEN2                 21
#define tx_x2_status0_model_num_XGXS_CL73_90NM             29
#define tx_x2_status0_model_num_SERDES_CL73_90NM           30
#define tx_x2_status0_model_num_WARPCORE3                  32
#define tx_x2_status0_model_num_WARPCORE4_TSC              33
#define tx_x2_status0_model_num_RXAUI                      34

/****************************************************************************
 * Enums: tx_x2_status0_payload
 */
#define tx_x2_status0_payload_REPEAT_2_BYTES               0
#define tx_x2_status0_payload_RAMPING                      1
#define tx_x2_status0_payload_CL48_CRPAT                   2
#define tx_x2_status0_payload_CL48_CJPAT                   3
#define tx_x2_status0_payload_CL36_LONG_CRPAT              4
#define tx_x2_status0_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: tx_x2_status0_sc
 */
#define tx_x2_status0_sc_S_10G_CR1                         0
#define tx_x2_status0_sc_S_10G_KR1                         1
#define tx_x2_status0_sc_S_10G_X1                          2
#define tx_x2_status0_sc_S_10G_HG2_CR1                     4
#define tx_x2_status0_sc_S_10G_HG2_KR1                     5
#define tx_x2_status0_sc_S_10G_HG2_X1                      6
#define tx_x2_status0_sc_S_20G_CR1                         8
#define tx_x2_status0_sc_S_20G_KR1                         9
#define tx_x2_status0_sc_S_20G_X1                          10
#define tx_x2_status0_sc_S_20G_HG2_CR1                     12
#define tx_x2_status0_sc_S_20G_HG2_KR1                     13
#define tx_x2_status0_sc_S_20G_HG2_X1                      14
#define tx_x2_status0_sc_S_25G_CR1                         16
#define tx_x2_status0_sc_S_25G_KR1                         17
#define tx_x2_status0_sc_S_25G_X1                          18
#define tx_x2_status0_sc_S_25G_HG2_CR1                     20
#define tx_x2_status0_sc_S_25G_HG2_KR1                     21
#define tx_x2_status0_sc_S_25G_HG2_X1                      22
#define tx_x2_status0_sc_S_20G_CR2                         24
#define tx_x2_status0_sc_S_20G_KR2                         25
#define tx_x2_status0_sc_S_20G_X2                          26
#define tx_x2_status0_sc_S_20G_HG2_CR2                     28
#define tx_x2_status0_sc_S_20G_HG2_KR2                     29
#define tx_x2_status0_sc_S_20G_HG2_X2                      30
#define tx_x2_status0_sc_S_40G_CR2                         32
#define tx_x2_status0_sc_S_40G_KR2                         33
#define tx_x2_status0_sc_S_40G_X2                          34
#define tx_x2_status0_sc_S_40G_HG2_CR2                     36
#define tx_x2_status0_sc_S_40G_HG2_KR2                     37
#define tx_x2_status0_sc_S_40G_HG2_X2                      38
#define tx_x2_status0_sc_S_40G_CR4                         40
#define tx_x2_status0_sc_S_40G_KR4                         41
#define tx_x2_status0_sc_S_40G_X4                          42
#define tx_x2_status0_sc_S_40G_HG2_CR4                     44
#define tx_x2_status0_sc_S_40G_HG2_KR4                     45
#define tx_x2_status0_sc_S_40G_HG2_X4                      46
#define tx_x2_status0_sc_S_50G_CR2                         48
#define tx_x2_status0_sc_S_50G_KR2                         49
#define tx_x2_status0_sc_S_50G_X2                          50
#define tx_x2_status0_sc_S_50G_HG2_CR2                     52
#define tx_x2_status0_sc_S_50G_HG2_KR2                     53
#define tx_x2_status0_sc_S_50G_HG2_X2                      54
#define tx_x2_status0_sc_S_50G_CR4                         56
#define tx_x2_status0_sc_S_50G_KR4                         57
#define tx_x2_status0_sc_S_50G_X4                          58
#define tx_x2_status0_sc_S_50G_HG2_CR4                     60
#define tx_x2_status0_sc_S_50G_HG2_KR4                     61
#define tx_x2_status0_sc_S_50G_HG2_X4                      62
#define tx_x2_status0_sc_S_100G_CR4                        64
#define tx_x2_status0_sc_S_100G_KR4                        65
#define tx_x2_status0_sc_S_100G_X4                         66
#define tx_x2_status0_sc_S_100G_HG2_CR4                    68
#define tx_x2_status0_sc_S_100G_HG2_KR4                    69
#define tx_x2_status0_sc_S_100G_HG2_X4                     70
#define tx_x2_status0_sc_S_CL73_20GVCO                     72
#define tx_x2_status0_sc_S_CL73_25GVCO                     80
#define tx_x2_status0_sc_S_CL36_20GVCO                     88
#define tx_x2_status0_sc_S_CL36_25GVCO                     96
#define tx_x2_status0_sc_S_25G_CR_IEEE                     112
#define tx_x2_status0_sc_S_25G_CRS_IEEE                    113
#define tx_x2_status0_sc_S_25G_KR_IEEE                     114
#define tx_x2_status0_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: tx_x2_status0_t_fifo_modes
 */
#define tx_x2_status0_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define tx_x2_status0_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define tx_x2_status0_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define tx_x2_status0_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: tx_x2_status0_t_enc_modes
 */
#define tx_x2_status0_t_enc_modes_T_ENC_MODE_BYPASS        0
#define tx_x2_status0_t_enc_modes_T_ENC_MODE_CL49          1
#define tx_x2_status0_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: tx_x2_status0_btmx_mode
 */
#define tx_x2_status0_btmx_mode_BS_BTMX_MODE_1to1          0
#define tx_x2_status0_btmx_mode_BS_BTMX_MODE_2to1          1
#define tx_x2_status0_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: tx_x2_status0_t_type_cl82
 */
#define tx_x2_status0_t_type_cl82_T_TYPE_B1                5
#define tx_x2_status0_t_type_cl82_T_TYPE_C                 4
#define tx_x2_status0_t_type_cl82_T_TYPE_S                 3
#define tx_x2_status0_t_type_cl82_T_TYPE_T                 2
#define tx_x2_status0_t_type_cl82_T_TYPE_D                 1
#define tx_x2_status0_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: tx_x2_status0_txsm_state_cl82
 */
#define tx_x2_status0_txsm_state_cl82_TX_HIG_END           6
#define tx_x2_status0_txsm_state_cl82_TX_HIG_START         5
#define tx_x2_status0_txsm_state_cl82_TX_E                 4
#define tx_x2_status0_txsm_state_cl82_TX_T                 3
#define tx_x2_status0_txsm_state_cl82_TX_D                 2
#define tx_x2_status0_txsm_state_cl82_TX_C                 1
#define tx_x2_status0_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: tx_x2_status0_ltxsm_state_cl82
 */
#define tx_x2_status0_ltxsm_state_cl82_TX_HIG_END          64
#define tx_x2_status0_ltxsm_state_cl82_TX_HIG_START        32
#define tx_x2_status0_ltxsm_state_cl82_TX_E                16
#define tx_x2_status0_ltxsm_state_cl82_TX_T                8
#define tx_x2_status0_ltxsm_state_cl82_TX_D                4
#define tx_x2_status0_ltxsm_state_cl82_TX_C                2
#define tx_x2_status0_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: tx_x2_status0_r_type_coded_cl82
 */
#define tx_x2_status0_r_type_coded_cl82_R_TYPE_B1          32
#define tx_x2_status0_r_type_coded_cl82_R_TYPE_C           16
#define tx_x2_status0_r_type_coded_cl82_R_TYPE_S           8
#define tx_x2_status0_r_type_coded_cl82_R_TYPE_T           4
#define tx_x2_status0_r_type_coded_cl82_R_TYPE_D           2
#define tx_x2_status0_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: tx_x2_status0_rxsm_state_cl82
 */
#define tx_x2_status0_rxsm_state_cl82_RX_HIG_END           64
#define tx_x2_status0_rxsm_state_cl82_RX_HIG_START         32
#define tx_x2_status0_rxsm_state_cl82_RX_E                 16
#define tx_x2_status0_rxsm_state_cl82_RX_T                 8
#define tx_x2_status0_rxsm_state_cl82_RX_D                 4
#define tx_x2_status0_rxsm_state_cl82_RX_C                 2
#define tx_x2_status0_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: tx_x2_status0_deskew_state
 */
#define tx_x2_status0_deskew_state_ALIGN_ACQUIRED          2
#define tx_x2_status0_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: tx_x2_status0_os_mode_enum
 */
#define tx_x2_status0_os_mode_enum_OS_MODE_1               0
#define tx_x2_status0_os_mode_enum_OS_MODE_2               1
#define tx_x2_status0_os_mode_enum_OS_MODE_4               2
#define tx_x2_status0_os_mode_enum_OS_MODE_16p5            8
#define tx_x2_status0_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: tx_x2_status0_scr_modes
 */
#define tx_x2_status0_scr_modes_T_SCR_MODE_BYPASS          0
#define tx_x2_status0_scr_modes_T_SCR_MODE_CL49            1
#define tx_x2_status0_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define tx_x2_status0_scr_modes_T_SCR_MODE_100G            3
#define tx_x2_status0_scr_modes_T_SCR_MODE_20G             4
#define tx_x2_status0_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: tx_x2_status0_descr_modes
 */
#define tx_x2_status0_descr_modes_R_DESCR_MODE_BYPASS      0
#define tx_x2_status0_descr_modes_R_DESCR_MODE_CL49        1
#define tx_x2_status0_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: tx_x2_status0_r_dec_tl_mode
 */
#define tx_x2_status0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define tx_x2_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define tx_x2_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: tx_x2_status0_r_dec_fsm_mode
 */
#define tx_x2_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define tx_x2_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define tx_x2_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: tx_x2_status0_r_deskew_mode
 */
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_20G      1
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_100G     4
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define tx_x2_status0_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: tx_x2_status0_bs_dist_modes
 */
#define tx_x2_status0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define tx_x2_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define tx_x2_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define tx_x2_status0_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: tx_x2_status0_cl49_t_type
 */
#define tx_x2_status0_cl49_t_type_BAD_T_TYPE               15
#define tx_x2_status0_cl49_t_type_T_TYPE_B0                11
#define tx_x2_status0_cl49_t_type_T_TYPE_OB                10
#define tx_x2_status0_cl49_t_type_T_TYPE_B1                9
#define tx_x2_status0_cl49_t_type_T_TYPE_DB                8
#define tx_x2_status0_cl49_t_type_T_TYPE_FC                7
#define tx_x2_status0_cl49_t_type_T_TYPE_TB                6
#define tx_x2_status0_cl49_t_type_T_TYPE_LI                5
#define tx_x2_status0_cl49_t_type_T_TYPE_C                 4
#define tx_x2_status0_cl49_t_type_T_TYPE_S                 3
#define tx_x2_status0_cl49_t_type_T_TYPE_T                 2
#define tx_x2_status0_cl49_t_type_T_TYPE_D                 1
#define tx_x2_status0_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: tx_x2_status0_cl49_txsm_states
 */
#define tx_x2_status0_cl49_txsm_states_TX_HIG_END          7
#define tx_x2_status0_cl49_txsm_states_TX_HIG_START        6
#define tx_x2_status0_cl49_txsm_states_TX_LI               5
#define tx_x2_status0_cl49_txsm_states_TX_E                4
#define tx_x2_status0_cl49_txsm_states_TX_T                3
#define tx_x2_status0_cl49_txsm_states_TX_D                2
#define tx_x2_status0_cl49_txsm_states_TX_C                1
#define tx_x2_status0_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: tx_x2_status0_cl49_ltxsm_states
 */
#define tx_x2_status0_cl49_ltxsm_states_TX_HIG_END         128
#define tx_x2_status0_cl49_ltxsm_states_TX_HIG_START       64
#define tx_x2_status0_cl49_ltxsm_states_TX_LI              32
#define tx_x2_status0_cl49_ltxsm_states_TX_E               16
#define tx_x2_status0_cl49_ltxsm_states_TX_T               8
#define tx_x2_status0_cl49_ltxsm_states_TX_D               4
#define tx_x2_status0_cl49_ltxsm_states_TX_C               2
#define tx_x2_status0_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: tx_x2_status0_burst_error_mode
 */
#define tx_x2_status0_burst_error_mode_BURST_ERROR_11_BITS 0
#define tx_x2_status0_burst_error_mode_BURST_ERROR_16_BITS 1
#define tx_x2_status0_burst_error_mode_BURST_ERROR_17_BITS 2
#define tx_x2_status0_burst_error_mode_BURST_ERROR_18_BITS 3
#define tx_x2_status0_burst_error_mode_BURST_ERROR_19_BITS 4
#define tx_x2_status0_burst_error_mode_BURST_ERROR_20_BITS 5
#define tx_x2_status0_burst_error_mode_BURST_ERROR_21_BITS 6
#define tx_x2_status0_burst_error_mode_BURST_ERROR_22_BITS 7
#define tx_x2_status0_burst_error_mode_BURST_ERROR_23_BITS 8
#define tx_x2_status0_burst_error_mode_BURST_ERROR_24_BITS 9
#define tx_x2_status0_burst_error_mode_BURST_ERROR_25_BITS 10
#define tx_x2_status0_burst_error_mode_BURST_ERROR_26_BITS 11
#define tx_x2_status0_burst_error_mode_BURST_ERROR_27_BITS 12
#define tx_x2_status0_burst_error_mode_BURST_ERROR_28_BITS 13
#define tx_x2_status0_burst_error_mode_BURST_ERROR_29_BITS 14
#define tx_x2_status0_burst_error_mode_BURST_ERROR_30_BITS 15
#define tx_x2_status0_burst_error_mode_BURST_ERROR_31_BITS 16
#define tx_x2_status0_burst_error_mode_BURST_ERROR_32_BITS 17
#define tx_x2_status0_burst_error_mode_BURST_ERROR_33_BITS 18
#define tx_x2_status0_burst_error_mode_BURST_ERROR_34_BITS 19
#define tx_x2_status0_burst_error_mode_BURST_ERROR_35_BITS 20
#define tx_x2_status0_burst_error_mode_BURST_ERROR_36_BITS 21
#define tx_x2_status0_burst_error_mode_BURST_ERROR_37_BITS 22
#define tx_x2_status0_burst_error_mode_BURST_ERROR_38_BITS 23
#define tx_x2_status0_burst_error_mode_BURST_ERROR_39_BITS 24
#define tx_x2_status0_burst_error_mode_BURST_ERROR_40_BITS 25
#define tx_x2_status0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: tx_x2_status0_bermon_state
 */
#define tx_x2_status0_bermon_state_HI_BER                  4
#define tx_x2_status0_bermon_state_GOOD_BER                3
#define tx_x2_status0_bermon_state_BER_TEST_SH             2
#define tx_x2_status0_bermon_state_START_TIMER             1
#define tx_x2_status0_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: tx_x2_status0_rxsm_state_cl49
 */
#define tx_x2_status0_rxsm_state_cl49_RX_HIG_END           128
#define tx_x2_status0_rxsm_state_cl49_RX_HIG_START         64
#define tx_x2_status0_rxsm_state_cl49_RX_LI                32
#define tx_x2_status0_rxsm_state_cl49_RX_E                 16
#define tx_x2_status0_rxsm_state_cl49_RX_T                 8
#define tx_x2_status0_rxsm_state_cl49_RX_D                 4
#define tx_x2_status0_rxsm_state_cl49_RX_C                 2
#define tx_x2_status0_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: tx_x2_status0_r_type
 */
#define tx_x2_status0_r_type_BAD_R_TYPE                    15
#define tx_x2_status0_r_type_R_TYPE_B0                     11
#define tx_x2_status0_r_type_R_TYPE_OB                     10
#define tx_x2_status0_r_type_R_TYPE_B1                     9
#define tx_x2_status0_r_type_R_TYPE_DB                     8
#define tx_x2_status0_r_type_R_TYPE_FC                     7
#define tx_x2_status0_r_type_R_TYPE_TB                     6
#define tx_x2_status0_r_type_R_TYPE_LI                     5
#define tx_x2_status0_r_type_R_TYPE_C                      4
#define tx_x2_status0_r_type_R_TYPE_S                      3
#define tx_x2_status0_r_type_R_TYPE_T                      2
#define tx_x2_status0_r_type_R_TYPE_D                      1
#define tx_x2_status0_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: tx_x2_status0_am_lock_state
 */
#define tx_x2_status0_am_lock_state_INVALID_AM             512
#define tx_x2_status0_am_lock_state_GOOD_AM                256
#define tx_x2_status0_am_lock_state_COMP_AM                128
#define tx_x2_status0_am_lock_state_TIMER_2                64
#define tx_x2_status0_am_lock_state_AM_2_GOOD              32
#define tx_x2_status0_am_lock_state_COMP_2ND               16
#define tx_x2_status0_am_lock_state_TIMER_1                8
#define tx_x2_status0_am_lock_state_FIND_1ST               4
#define tx_x2_status0_am_lock_state_AM_RESET_CNT           2
#define tx_x2_status0_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: tx_x2_status0_msg_selector
 */
#define tx_x2_status0_msg_selector_RESERVED                0
#define tx_x2_status0_msg_selector_VALUE_802p3             1
#define tx_x2_status0_msg_selector_VALUE_802p9             2
#define tx_x2_status0_msg_selector_VALUE_802p5             3
#define tx_x2_status0_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: tx_x2_status0_synce_enum
 */
#define tx_x2_status0_synce_enum_SYNCE_NO_DIV              0
#define tx_x2_status0_synce_enum_SYNCE_DIV_7               1
#define tx_x2_status0_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: tx_x2_status0_synce_enum_stage0
 */
#define tx_x2_status0_synce_enum_stage0_SYNCE_NO_DIV       0
#define tx_x2_status0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define tx_x2_status0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: tx_x2_status0_cl91_sync_state
 */
#define tx_x2_status0_cl91_sync_state_FIND_1ST             0
#define tx_x2_status0_cl91_sync_state_COUNT_NEXT           1
#define tx_x2_status0_cl91_sync_state_COMP_2ND             2
#define tx_x2_status0_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: tx_x2_status0_cl91_algn_state
 */
#define tx_x2_status0_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define tx_x2_status0_cl91_algn_state_DESKEW               1
#define tx_x2_status0_cl91_algn_state_DESKEW_FAIL          2
#define tx_x2_status0_cl91_algn_state_ALIGN_ACQUIRED       3
#define tx_x2_status0_cl91_algn_state_CW_GOOD              4
#define tx_x2_status0_cl91_algn_state_CW_BAD               5
#define tx_x2_status0_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: tx_x2_status0_fec_sel_override
 */
#define tx_x2_status0_fec_sel_override_NO_OVERRIDE         0
#define tx_x2_status0_fec_sel_override_NO_FEC              1
#define tx_x2_status0_fec_sel_override_FEC_CL74            2
#define tx_x2_status0_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: tx_x2_status0_cl91_blksync_mode
 */
#define tx_x2_status0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define tx_x2_status0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define tx_x2_status0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define tx_x2_status0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define tx_x2_status0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: tx_x2_status0_r_merge_mode
 */
#define tx_x2_status0_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define tx_x2_status0_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define tx_x2_status0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define tx_x2_status0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define tx_x2_status0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: tx_x2_status0_r_tc_mode
 */
#define tx_x2_status0_r_tc_mode_R_TC_MODE_SINGLE           0
#define tx_x2_status0_r_tc_mode_R_TC_MODE_DUAL             1
#define tx_x2_status0_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: tx_x2_status0_r_tc_out_mode
 */
#define tx_x2_status0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define tx_x2_status0_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define tx_x2_status0_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: tx_x2_status0_cl91_fec_mode
 */
#define tx_x2_status0_cl91_fec_mode_NO_CL91_FEC            0
#define tx_x2_status0_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define tx_x2_status0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define tx_x2_status0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define tx_x2_status0_cl91_fec_mode_CL91_QUAD_LANE         4
#define tx_x2_status0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: tx_x2_status0_am_spacing_mul
 */
#define tx_x2_status0_am_spacing_mul_AM_SPACING_MUL_2      0
#define tx_x2_status0_am_spacing_mul_AM_SPACING_MUL_4      1
#define tx_x2_status0_am_spacing_mul_AM_SPACING_MUL_5      2
#define tx_x2_status0_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * Enums: tx_x4_control0_cl36TxEEEStates_l
 */
#define tx_x4_control0_cl36TxEEEStates_l_TX_REFRESH        8
#define tx_x4_control0_cl36TxEEEStates_l_TX_QUIET          4
#define tx_x4_control0_cl36TxEEEStates_l_TX_SLEEP          2
#define tx_x4_control0_cl36TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x4_control0_cl36TxEEEStates_c
 */
#define tx_x4_control0_cl36TxEEEStates_c_TX_REFRESH        3
#define tx_x4_control0_cl36TxEEEStates_c_TX_QUIET          2
#define tx_x4_control0_cl36TxEEEStates_c_TX_SLEEP          1
#define tx_x4_control0_cl36TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x4_control0_cl49TxEEEStates_l
 */
#define tx_x4_control0_cl49TxEEEStates_l_SCR_RESET_2       64
#define tx_x4_control0_cl49TxEEEStates_l_SCR_RESET_1       32
#define tx_x4_control0_cl49TxEEEStates_l_TX_WAKE           16
#define tx_x4_control0_cl49TxEEEStates_l_TX_REFRESH        8
#define tx_x4_control0_cl49TxEEEStates_l_TX_QUIET          4
#define tx_x4_control0_cl49TxEEEStates_l_TX_SLEEP          2
#define tx_x4_control0_cl49TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x4_control0_fec_req_enum
 */
#define tx_x4_control0_fec_req_enum_FEC_not_supported      0
#define tx_x4_control0_fec_req_enum_FEC_supported_but_not_requested 1
#define tx_x4_control0_fec_req_enum_invalid_setting        2
#define tx_x4_control0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: tx_x4_control0_cl73_pause_enum
 */
#define tx_x4_control0_cl73_pause_enum_No_PAUSE_ability    0
#define tx_x4_control0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define tx_x4_control0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define tx_x4_control0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: tx_x4_control0_cl49TxEEEStates_c
 */
#define tx_x4_control0_cl49TxEEEStates_c_SCR_RESET_2       6
#define tx_x4_control0_cl49TxEEEStates_c_SCR_RESET_1       5
#define tx_x4_control0_cl49TxEEEStates_c_TX_WAKE           4
#define tx_x4_control0_cl49TxEEEStates_c_TX_REFRESH        3
#define tx_x4_control0_cl49TxEEEStates_c_TX_QUIET          2
#define tx_x4_control0_cl49TxEEEStates_c_TX_SLEEP          1
#define tx_x4_control0_cl49TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x4_control0_cl36RxEEEStates_l
 */
#define tx_x4_control0_cl36RxEEEStates_l_RX_LINK_FAIL      32
#define tx_x4_control0_cl36RxEEEStates_l_RX_WTF            16
#define tx_x4_control0_cl36RxEEEStates_l_RX_WAKE           8
#define tx_x4_control0_cl36RxEEEStates_l_RX_QUIET          4
#define tx_x4_control0_cl36RxEEEStates_l_RX_SLEEP          2
#define tx_x4_control0_cl36RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x4_control0_cl36RxEEEStates_c
 */
#define tx_x4_control0_cl36RxEEEStates_c_RX_LINK_FAIL      5
#define tx_x4_control0_cl36RxEEEStates_c_RX_WTF            4
#define tx_x4_control0_cl36RxEEEStates_c_RX_WAKE           3
#define tx_x4_control0_cl36RxEEEStates_c_RX_QUIET          2
#define tx_x4_control0_cl36RxEEEStates_c_RX_SLEEP          1
#define tx_x4_control0_cl36RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x4_control0_cl49RxEEEStates_l
 */
#define tx_x4_control0_cl49RxEEEStates_l_RX_LINK_FAIL      32
#define tx_x4_control0_cl49RxEEEStates_l_RX_WTF            16
#define tx_x4_control0_cl49RxEEEStates_l_RX_WAKE           8
#define tx_x4_control0_cl49RxEEEStates_l_RX_QUIET          4
#define tx_x4_control0_cl49RxEEEStates_l_RX_SLEEP          2
#define tx_x4_control0_cl49RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x4_control0_cl49RxEEEStates_c
 */
#define tx_x4_control0_cl49RxEEEStates_c_RX_LINK_FAIL      5
#define tx_x4_control0_cl49RxEEEStates_c_RX_WTF            4
#define tx_x4_control0_cl49RxEEEStates_c_RX_WAKE           3
#define tx_x4_control0_cl49RxEEEStates_c_RX_QUIET          2
#define tx_x4_control0_cl49RxEEEStates_c_RX_SLEEP          1
#define tx_x4_control0_cl49RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x4_control0_cl48TxEEEStates_l
 */
#define tx_x4_control0_cl48TxEEEStates_l_TX_REFRESH        8
#define tx_x4_control0_cl48TxEEEStates_l_TX_QUIET          4
#define tx_x4_control0_cl48TxEEEStates_l_TX_SLEEP          2
#define tx_x4_control0_cl48TxEEEStates_l_TX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x4_control0_cl48TxEEEStates_c
 */
#define tx_x4_control0_cl48TxEEEStates_c_TX_REFRESH        3
#define tx_x4_control0_cl48TxEEEStates_c_TX_QUIET          2
#define tx_x4_control0_cl48TxEEEStates_c_TX_SLEEP          1
#define tx_x4_control0_cl48TxEEEStates_c_TX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x4_control0_cl48RxEEEStates_l
 */
#define tx_x4_control0_cl48RxEEEStates_l_RX_LINK_FAIL      32
#define tx_x4_control0_cl48RxEEEStates_l_RX_WAKE           16
#define tx_x4_control0_cl48RxEEEStates_l_RX_QUIET          8
#define tx_x4_control0_cl48RxEEEStates_l_RX_DEACT          4
#define tx_x4_control0_cl48RxEEEStates_l_RX_SLEEP          2
#define tx_x4_control0_cl48RxEEEStates_l_RX_ACTIVE         1

/****************************************************************************
 * Enums: tx_x4_control0_cl48RxEEEStates_c
 */
#define tx_x4_control0_cl48RxEEEStates_c_RX_LINK_FAIL      5
#define tx_x4_control0_cl48RxEEEStates_c_RX_WAKE           4
#define tx_x4_control0_cl48RxEEEStates_c_RX_QUIET          3
#define tx_x4_control0_cl48RxEEEStates_c_RX_DEACT          2
#define tx_x4_control0_cl48RxEEEStates_c_RX_SLEEP          1
#define tx_x4_control0_cl48RxEEEStates_c_RX_ACTIVE         0

/****************************************************************************
 * Enums: tx_x4_control0_IQP_Options
 */
#define tx_x4_control0_IQP_Options_i50uA                   0
#define tx_x4_control0_IQP_Options_i100uA                  1
#define tx_x4_control0_IQP_Options_i150uA                  2
#define tx_x4_control0_IQP_Options_i200uA                  3
#define tx_x4_control0_IQP_Options_i250uA                  4
#define tx_x4_control0_IQP_Options_i300uA                  5
#define tx_x4_control0_IQP_Options_i350uA                  6
#define tx_x4_control0_IQP_Options_i400uA                  7
#define tx_x4_control0_IQP_Options_i450uA                  8
#define tx_x4_control0_IQP_Options_i500uA                  9
#define tx_x4_control0_IQP_Options_i550uA                  10
#define tx_x4_control0_IQP_Options_i600uA                  11
#define tx_x4_control0_IQP_Options_i650uA                  12
#define tx_x4_control0_IQP_Options_i700uA                  13
#define tx_x4_control0_IQP_Options_i750uA                  14
#define tx_x4_control0_IQP_Options_i800uA                  15

/****************************************************************************
 * Enums: tx_x4_control0_IDriver_Options
 */
#define tx_x4_control0_IDriver_Options_v680mV              0
#define tx_x4_control0_IDriver_Options_v730mV              1
#define tx_x4_control0_IDriver_Options_v780mV              2
#define tx_x4_control0_IDriver_Options_v830mV              3
#define tx_x4_control0_IDriver_Options_v880mV              4
#define tx_x4_control0_IDriver_Options_v930mV              5
#define tx_x4_control0_IDriver_Options_v980mV              6
#define tx_x4_control0_IDriver_Options_v1010mV             7
#define tx_x4_control0_IDriver_Options_v1040mV             8
#define tx_x4_control0_IDriver_Options_v1060mV             9
#define tx_x4_control0_IDriver_Options_v1070mV             10
#define tx_x4_control0_IDriver_Options_v1080mV             11
#define tx_x4_control0_IDriver_Options_v1085mV             12
#define tx_x4_control0_IDriver_Options_v1090mV             13
#define tx_x4_control0_IDriver_Options_v1095mV             14
#define tx_x4_control0_IDriver_Options_v1100mV             15

/****************************************************************************
 * Enums: tx_x4_control0_operationModes
 */
#define tx_x4_control0_operationModes_XGXS                 0
#define tx_x4_control0_operationModes_XGXG_nCC             1
#define tx_x4_control0_operationModes_Indlane_OS8          4
#define tx_x4_control0_operationModes_IndLane_OS5          5
#define tx_x4_control0_operationModes_PCI                  7
#define tx_x4_control0_operationModes_XGXS_nLQ             8
#define tx_x4_control0_operationModes_XGXS_nLQnCC          9
#define tx_x4_control0_operationModes_PBypass              10
#define tx_x4_control0_operationModes_PBypass_nDSK         11
#define tx_x4_control0_operationModes_ComboCoreMode        12
#define tx_x4_control0_operationModes_Clocks_off           15

/****************************************************************************
 * Enums: tx_x4_control0_actualSpeeds
 */
#define tx_x4_control0_actualSpeeds_dr_10M                 0
#define tx_x4_control0_actualSpeeds_dr_100M                1
#define tx_x4_control0_actualSpeeds_dr_1G                  2
#define tx_x4_control0_actualSpeeds_dr_2p5G                3
#define tx_x4_control0_actualSpeeds_dr_5G_X4               4
#define tx_x4_control0_actualSpeeds_dr_6G_X4               5
#define tx_x4_control0_actualSpeeds_dr_10G_HiG             6
#define tx_x4_control0_actualSpeeds_dr_10G_CX4             7
#define tx_x4_control0_actualSpeeds_dr_12G_HiG             8
#define tx_x4_control0_actualSpeeds_dr_12p5G_X4            9
#define tx_x4_control0_actualSpeeds_dr_13G_X4              10
#define tx_x4_control0_actualSpeeds_dr_15G_X4              11
#define tx_x4_control0_actualSpeeds_dr_16G_X4              12
#define tx_x4_control0_actualSpeeds_dr_1G_KX               13
#define tx_x4_control0_actualSpeeds_dr_10G_KX4             14
#define tx_x4_control0_actualSpeeds_dr_10G_KR              15
#define tx_x4_control0_actualSpeeds_dr_5G                  16
#define tx_x4_control0_actualSpeeds_dr_6p4G                17
#define tx_x4_control0_actualSpeeds_dr_20G_X4              18
#define tx_x4_control0_actualSpeeds_dr_21G_X4              19
#define tx_x4_control0_actualSpeeds_dr_25G_X4              20
#define tx_x4_control0_actualSpeeds_dr_10G_HiG_DXGXS       21
#define tx_x4_control0_actualSpeeds_dr_10G_DXGXS           22
#define tx_x4_control0_actualSpeeds_dr_10p5G_HiG_DXGXS     23
#define tx_x4_control0_actualSpeeds_dr_10p5G_DXGXS         24
#define tx_x4_control0_actualSpeeds_dr_12p773G_HiG_DXGXS   25
#define tx_x4_control0_actualSpeeds_dr_12p773G_DXGXS       26
#define tx_x4_control0_actualSpeeds_dr_10G_XFI             27
#define tx_x4_control0_actualSpeeds_dr_40G                 28
#define tx_x4_control0_actualSpeeds_dr_20G_HiG_DXGXS       29
#define tx_x4_control0_actualSpeeds_dr_20G_DXGXS           30
#define tx_x4_control0_actualSpeeds_dr_10G_SFI             31
#define tx_x4_control0_actualSpeeds_dr_31p5G               32
#define tx_x4_control0_actualSpeeds_dr_32p7G               33
#define tx_x4_control0_actualSpeeds_dr_20G_SCR             34
#define tx_x4_control0_actualSpeeds_dr_10G_HiG_DXGXS_SCR   35
#define tx_x4_control0_actualSpeeds_dr_10G_DXGXS_SCR       36
#define tx_x4_control0_actualSpeeds_dr_12G_R2              37
#define tx_x4_control0_actualSpeeds_dr_10G_X2              38
#define tx_x4_control0_actualSpeeds_dr_40G_KR4             39
#define tx_x4_control0_actualSpeeds_dr_40G_CR4             40
#define tx_x4_control0_actualSpeeds_dr_100G_CR10           41
#define tx_x4_control0_actualSpeeds_dr_15p75G_DXGXS        44
#define tx_x4_control0_actualSpeeds_dr_20G_KR2             57
#define tx_x4_control0_actualSpeeds_dr_20G_CR2             58

/****************************************************************************
 * Enums: tx_x4_control0_actualSpeedsMisc1
 */
#define tx_x4_control0_actualSpeedsMisc1_dr_2500BRCM_X1    16
#define tx_x4_control0_actualSpeedsMisc1_dr_5000BRCM_X4    17
#define tx_x4_control0_actualSpeedsMisc1_dr_6000BRCM_X4    18
#define tx_x4_control0_actualSpeedsMisc1_dr_10GHiGig_X4    19
#define tx_x4_control0_actualSpeedsMisc1_dr_10GBASE_CX4    20
#define tx_x4_control0_actualSpeedsMisc1_dr_12GHiGig_X4    21
#define tx_x4_control0_actualSpeedsMisc1_dr_12p5GHiGig_X4  22
#define tx_x4_control0_actualSpeedsMisc1_dr_13GHiGig_X4    23
#define tx_x4_control0_actualSpeedsMisc1_dr_15GHiGig_X4    24
#define tx_x4_control0_actualSpeedsMisc1_dr_16GHiGig_X4    25
#define tx_x4_control0_actualSpeedsMisc1_dr_5000BRCM_X1    26
#define tx_x4_control0_actualSpeedsMisc1_dr_6363BRCM_X1    27
#define tx_x4_control0_actualSpeedsMisc1_dr_20GHiGig_X4    28
#define tx_x4_control0_actualSpeedsMisc1_dr_21GHiGig_X4    29
#define tx_x4_control0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define tx_x4_control0_actualSpeedsMisc1_dr_10G_HiG_DXGXS  31

/****************************************************************************
 * Enums: tx_x4_control0_IndLaneModes
 */
#define tx_x4_control0_IndLaneModes_SWSDR_div2             0
#define tx_x4_control0_IndLaneModes_SWSDR_div1             1
#define tx_x4_control0_IndLaneModes_DWSDR_div2             2
#define tx_x4_control0_IndLaneModes_DWSDR_div1             3

/****************************************************************************
 * Enums: tx_x4_control0_prbsSelect
 */
#define tx_x4_control0_prbsSelect_prbs7                    0
#define tx_x4_control0_prbsSelect_prbs15                   1
#define tx_x4_control0_prbsSelect_prbs23                   2
#define tx_x4_control0_prbsSelect_prbs31                   3

/****************************************************************************
 * Enums: tx_x4_control0_vcoDivider
 */
#define tx_x4_control0_vcoDivider_div32                    0
#define tx_x4_control0_vcoDivider_div36                    1
#define tx_x4_control0_vcoDivider_div40                    2
#define tx_x4_control0_vcoDivider_div42                    3
#define tx_x4_control0_vcoDivider_div48                    4
#define tx_x4_control0_vcoDivider_div50                    5
#define tx_x4_control0_vcoDivider_div52                    6
#define tx_x4_control0_vcoDivider_div54                    7
#define tx_x4_control0_vcoDivider_div60                    8
#define tx_x4_control0_vcoDivider_div64                    9
#define tx_x4_control0_vcoDivider_div66                    10
#define tx_x4_control0_vcoDivider_div68                    11
#define tx_x4_control0_vcoDivider_div70                    12
#define tx_x4_control0_vcoDivider_div80                    13
#define tx_x4_control0_vcoDivider_div92                    14
#define tx_x4_control0_vcoDivider_div100                   15

/****************************************************************************
 * Enums: tx_x4_control0_refClkSelect
 */
#define tx_x4_control0_refClkSelect_clk_25MHz              0
#define tx_x4_control0_refClkSelect_clk_100MHz             1
#define tx_x4_control0_refClkSelect_clk_125MHz             2
#define tx_x4_control0_refClkSelect_clk_156p25MHz          3
#define tx_x4_control0_refClkSelect_clk_187p5MHz           4
#define tx_x4_control0_refClkSelect_clk_161p25Mhz          5
#define tx_x4_control0_refClkSelect_clk_50Mhz              6
#define tx_x4_control0_refClkSelect_clk_106p25Mhz          7

/****************************************************************************
 * Enums: tx_x4_control0_aerMMDdevTypeSelect
 */
#define tx_x4_control0_aerMMDdevTypeSelect_combo_core      0
#define tx_x4_control0_aerMMDdevTypeSelect_PMA_PMD         1
#define tx_x4_control0_aerMMDdevTypeSelect_PCS             3
#define tx_x4_control0_aerMMDdevTypeSelect_PHY             4
#define tx_x4_control0_aerMMDdevTypeSelect_DTE             5
#define tx_x4_control0_aerMMDdevTypeSelect_CL73_AN         7

/****************************************************************************
 * Enums: tx_x4_control0_aerMMDportSelect
 */
#define tx_x4_control0_aerMMDportSelect_ln0                0
#define tx_x4_control0_aerMMDportSelect_ln1                1
#define tx_x4_control0_aerMMDportSelect_ln2                2
#define tx_x4_control0_aerMMDportSelect_ln3                3
#define tx_x4_control0_aerMMDportSelect_BCST_ln0_1_2_3     511
#define tx_x4_control0_aerMMDportSelect_BCST_ln0_1         512
#define tx_x4_control0_aerMMDportSelect_BCST_ln2_3         513

/****************************************************************************
 * Enums: tx_x4_control0_firmwareModeSelect
 */
#define tx_x4_control0_firmwareModeSelect_DEFAULT          0
#define tx_x4_control0_firmwareModeSelect_SFP_OPT_LR       1
#define tx_x4_control0_firmwareModeSelect_SFP_DAC          2
#define tx_x4_control0_firmwareModeSelect_XLAUI            3
#define tx_x4_control0_firmwareModeSelect_LONG_CH_6G       4

/****************************************************************************
 * Enums: tx_x4_control0_tempIdxSelect
 */
#define tx_x4_control0_tempIdxSelect_LTE__22p9C            15
#define tx_x4_control0_tempIdxSelect_LTE__12p6C            14
#define tx_x4_control0_tempIdxSelect_LTE__3p0C             13
#define tx_x4_control0_tempIdxSelect_LTE_6p7C              12
#define tx_x4_control0_tempIdxSelect_LTE_16p4C             11
#define tx_x4_control0_tempIdxSelect_LTE_26p6C             10
#define tx_x4_control0_tempIdxSelect_LTE_36p3C             9
#define tx_x4_control0_tempIdxSelect_LTE_46p0C             8
#define tx_x4_control0_tempIdxSelect_LTE_56p2C             7
#define tx_x4_control0_tempIdxSelect_LTE_65p9C             6
#define tx_x4_control0_tempIdxSelect_LTE_75p6C             5
#define tx_x4_control0_tempIdxSelect_LTE_85p3C             4
#define tx_x4_control0_tempIdxSelect_LTE_95p5C             3
#define tx_x4_control0_tempIdxSelect_LTE_105p2C            2
#define tx_x4_control0_tempIdxSelect_LTE_114p9C            1
#define tx_x4_control0_tempIdxSelect_LTE_125p1C            0

/****************************************************************************
 * Enums: tx_x4_control0_port_mode
 */
#define tx_x4_control0_port_mode_QUAD_PORT                 0
#define tx_x4_control0_port_mode_TRI_1_PORT                1
#define tx_x4_control0_port_mode_TRI_2_PORT                2
#define tx_x4_control0_port_mode_DUAL_PORT                 3
#define tx_x4_control0_port_mode_SINGLE_PORT               4

/****************************************************************************
 * Enums: tx_x4_control0_rev_letter_enum
 */
#define tx_x4_control0_rev_letter_enum_REV_A               0
#define tx_x4_control0_rev_letter_enum_REV_B               1
#define tx_x4_control0_rev_letter_enum_REV_C               2
#define tx_x4_control0_rev_letter_enum_REV_D               3

/****************************************************************************
 * Enums: tx_x4_control0_rev_number_enum
 */
#define tx_x4_control0_rev_number_enum_REV_0               0
#define tx_x4_control0_rev_number_enum_REV_1               1
#define tx_x4_control0_rev_number_enum_REV_2               2
#define tx_x4_control0_rev_number_enum_REV_3               3
#define tx_x4_control0_rev_number_enum_REV_4               4
#define tx_x4_control0_rev_number_enum_REV_5               5
#define tx_x4_control0_rev_number_enum_REV_6               6
#define tx_x4_control0_rev_number_enum_REV_7               7

/****************************************************************************
 * Enums: tx_x4_control0_bonding_enum
 */
#define tx_x4_control0_bonding_enum_WIRE_BOND              0
#define tx_x4_control0_bonding_enum_FLIP_CHIP              1

/****************************************************************************
 * Enums: tx_x4_control0_tech_process
 */
#define tx_x4_control0_tech_process_PROCESS_90NM           0
#define tx_x4_control0_tech_process_PROCESS_65NM           1
#define tx_x4_control0_tech_process_PROCESS_40NM           2
#define tx_x4_control0_tech_process_PROCESS_28NM           3
#define tx_x4_control0_tech_process_PROCESS_16NM           4

/****************************************************************************
 * Enums: tx_x4_control0_model_num
 */
#define tx_x4_control0_model_num_SERDES_CL73               0
#define tx_x4_control0_model_num_XGXS_16G                  1
#define tx_x4_control0_model_num_HYPERCORE                 2
#define tx_x4_control0_model_num_HYPERLITE                 3
#define tx_x4_control0_model_num_PCIE_G2_PIPE              4
#define tx_x4_control0_model_num_SERDES_1p25GBd            5
#define tx_x4_control0_model_num_SATA2                     6
#define tx_x4_control0_model_num_QSGMII                    7
#define tx_x4_control0_model_num_XGXS10G                   8
#define tx_x4_control0_model_num_WARPCORE                  9
#define tx_x4_control0_model_num_XFICORE                   10
#define tx_x4_control0_model_num_RXFI                      11
#define tx_x4_control0_model_num_WARPLITE                  12
#define tx_x4_control0_model_num_PENTACORE                 13
#define tx_x4_control0_model_num_ESM                       14
#define tx_x4_control0_model_num_QUAD_SGMII                15
#define tx_x4_control0_model_num_WARPCORE_3                16
#define tx_x4_control0_model_num_TSC                       17
#define tx_x4_control0_model_num_TSC4E                     18
#define tx_x4_control0_model_num_TSC12E                    19
#define tx_x4_control0_model_num_TSC4F                     20
#define tx_x4_control0_model_num_TSC4F_GEN2                21
#define tx_x4_control0_model_num_XGXS_CL73_90NM            29
#define tx_x4_control0_model_num_SERDES_CL73_90NM          30
#define tx_x4_control0_model_num_WARPCORE3                 32
#define tx_x4_control0_model_num_WARPCORE4_TSC             33
#define tx_x4_control0_model_num_RXAUI                     34

/****************************************************************************
 * Enums: tx_x4_control0_payload
 */
#define tx_x4_control0_payload_REPEAT_2_BYTES              0
#define tx_x4_control0_payload_RAMPING                     1
#define tx_x4_control0_payload_CL48_CRPAT                  2
#define tx_x4_control0_payload_CL48_CJPAT                  3
#define tx_x4_control0_payload_CL36_LONG_CRPAT             4
#define tx_x4_control0_payload_CL36_SHORT_CRPAT            5

/****************************************************************************
 * Enums: tx_x4_control0_sc
 */
#define tx_x4_control0_sc_S_10G_CR1                        0
#define tx_x4_control0_sc_S_10G_KR1                        1
#define tx_x4_control0_sc_S_10G_X1                         2
#define tx_x4_control0_sc_S_10G_HG2_CR1                    4
#define tx_x4_control0_sc_S_10G_HG2_KR1                    5
#define tx_x4_control0_sc_S_10G_HG2_X1                     6
#define tx_x4_control0_sc_S_20G_CR1                        8
#define tx_x4_control0_sc_S_20G_KR1                        9
#define tx_x4_control0_sc_S_20G_X1                         10
#define tx_x4_control0_sc_S_20G_HG2_CR1                    12
#define tx_x4_control0_sc_S_20G_HG2_KR1                    13
#define tx_x4_control0_sc_S_20G_HG2_X1                     14
#define tx_x4_control0_sc_S_25G_CR1                        16
#define tx_x4_control0_sc_S_25G_KR1                        17
#define tx_x4_control0_sc_S_25G_X1                         18
#define tx_x4_control0_sc_S_25G_HG2_CR1                    20
#define tx_x4_control0_sc_S_25G_HG2_KR1                    21
#define tx_x4_control0_sc_S_25G_HG2_X1                     22
#define tx_x4_control0_sc_S_20G_CR2                        24
#define tx_x4_control0_sc_S_20G_KR2                        25
#define tx_x4_control0_sc_S_20G_X2                         26
#define tx_x4_control0_sc_S_20G_HG2_CR2                    28
#define tx_x4_control0_sc_S_20G_HG2_KR2                    29
#define tx_x4_control0_sc_S_20G_HG2_X2                     30
#define tx_x4_control0_sc_S_40G_CR2                        32
#define tx_x4_control0_sc_S_40G_KR2                        33
#define tx_x4_control0_sc_S_40G_X2                         34
#define tx_x4_control0_sc_S_40G_HG2_CR2                    36
#define tx_x4_control0_sc_S_40G_HG2_KR2                    37
#define tx_x4_control0_sc_S_40G_HG2_X2                     38
#define tx_x4_control0_sc_S_40G_CR4                        40
#define tx_x4_control0_sc_S_40G_KR4                        41
#define tx_x4_control0_sc_S_40G_X4                         42
#define tx_x4_control0_sc_S_40G_HG2_CR4                    44
#define tx_x4_control0_sc_S_40G_HG2_KR4                    45
#define tx_x4_control0_sc_S_40G_HG2_X4                     46
#define tx_x4_control0_sc_S_50G_CR2                        48
#define tx_x4_control0_sc_S_50G_KR2                        49
#define tx_x4_control0_sc_S_50G_X2                         50
#define tx_x4_control0_sc_S_50G_HG2_CR2                    52
#define tx_x4_control0_sc_S_50G_HG2_KR2                    53
#define tx_x4_control0_sc_S_50G_HG2_X2                     54
#define tx_x4_control0_sc_S_50G_CR4                        56
#define tx_x4_control0_sc_S_50G_KR4                        57
#define tx_x4_control0_sc_S_50G_X4                         58
#define tx_x4_control0_sc_S_50G_HG2_CR4                    60
#define tx_x4_control0_sc_S_50G_HG2_KR4                    61
#define tx_x4_control0_sc_S_50G_HG2_X4                     62
#define tx_x4_control0_sc_S_100G_CR4                       64
#define tx_x4_control0_sc_S_100G_KR4                       65
#define tx_x4_control0_sc_S_100G_X4                        66
#define tx_x4_control0_sc_S_100G_HG2_CR4                   68
#define tx_x4_control0_sc_S_100G_HG2_KR4                   69
#define tx_x4_control0_sc_S_100G_HG2_X4                    70
#define tx_x4_control0_sc_S_CL73_20GVCO                    72
#define tx_x4_control0_sc_S_CL73_25GVCO                    80
#define tx_x4_control0_sc_S_CL36_20GVCO                    88
#define tx_x4_control0_sc_S_CL36_25GVCO                    96
#define tx_x4_control0_sc_S_25G_CR_IEEE                    112
#define tx_x4_control0_sc_S_25G_CRS_IEEE                   113
#define tx_x4_control0_sc_S_25G_KR_IEEE                    114
#define tx_x4_control0_sc_S_25G_KRS_IEEE                   115

/****************************************************************************
 * Enums: tx_x4_control0_t_fifo_modes
 */
#define tx_x4_control0_t_fifo_modes_T_FIFO_INSERT_NO_AM    0
#define tx_x4_control0_t_fifo_modes_T_FIFO_INSERT_4_AM     1
#define tx_x4_control0_t_fifo_modes_T_FIFO_INSERT_20_AM    2
#define tx_x4_control0_t_fifo_modes_T_FIFO_INSERT_2_AM     3

/****************************************************************************
 * Enums: tx_x4_control0_t_enc_modes
 */
#define tx_x4_control0_t_enc_modes_T_ENC_MODE_BYPASS       0
#define tx_x4_control0_t_enc_modes_T_ENC_MODE_CL49         1
#define tx_x4_control0_t_enc_modes_T_ENC_MODE_CL82         2

/****************************************************************************
 * Enums: tx_x4_control0_btmx_mode
 */
#define tx_x4_control0_btmx_mode_BS_BTMX_MODE_1to1         0
#define tx_x4_control0_btmx_mode_BS_BTMX_MODE_2to1         1
#define tx_x4_control0_btmx_mode_BS_BTMX_MODE_5to1         2

/****************************************************************************
 * Enums: tx_x4_control0_t_type_cl82
 */
#define tx_x4_control0_t_type_cl82_T_TYPE_B1               5
#define tx_x4_control0_t_type_cl82_T_TYPE_C                4
#define tx_x4_control0_t_type_cl82_T_TYPE_S                3
#define tx_x4_control0_t_type_cl82_T_TYPE_T                2
#define tx_x4_control0_t_type_cl82_T_TYPE_D                1
#define tx_x4_control0_t_type_cl82_T_TYPE_E                0

/****************************************************************************
 * Enums: tx_x4_control0_txsm_state_cl82
 */
#define tx_x4_control0_txsm_state_cl82_TX_HIG_END          6
#define tx_x4_control0_txsm_state_cl82_TX_HIG_START        5
#define tx_x4_control0_txsm_state_cl82_TX_E                4
#define tx_x4_control0_txsm_state_cl82_TX_T                3
#define tx_x4_control0_txsm_state_cl82_TX_D                2
#define tx_x4_control0_txsm_state_cl82_TX_C                1
#define tx_x4_control0_txsm_state_cl82_TX_INIT             0

/****************************************************************************
 * Enums: tx_x4_control0_ltxsm_state_cl82
 */
#define tx_x4_control0_ltxsm_state_cl82_TX_HIG_END         64
#define tx_x4_control0_ltxsm_state_cl82_TX_HIG_START       32
#define tx_x4_control0_ltxsm_state_cl82_TX_E               16
#define tx_x4_control0_ltxsm_state_cl82_TX_T               8
#define tx_x4_control0_ltxsm_state_cl82_TX_D               4
#define tx_x4_control0_ltxsm_state_cl82_TX_C               2
#define tx_x4_control0_ltxsm_state_cl82_TX_INIT            1

/****************************************************************************
 * Enums: tx_x4_control0_r_type_coded_cl82
 */
#define tx_x4_control0_r_type_coded_cl82_R_TYPE_B1         32
#define tx_x4_control0_r_type_coded_cl82_R_TYPE_C          16
#define tx_x4_control0_r_type_coded_cl82_R_TYPE_S          8
#define tx_x4_control0_r_type_coded_cl82_R_TYPE_T          4
#define tx_x4_control0_r_type_coded_cl82_R_TYPE_D          2
#define tx_x4_control0_r_type_coded_cl82_R_TYPE_E          1

/****************************************************************************
 * Enums: tx_x4_control0_rxsm_state_cl82
 */
#define tx_x4_control0_rxsm_state_cl82_RX_HIG_END          64
#define tx_x4_control0_rxsm_state_cl82_RX_HIG_START        32
#define tx_x4_control0_rxsm_state_cl82_RX_E                16
#define tx_x4_control0_rxsm_state_cl82_RX_T                8
#define tx_x4_control0_rxsm_state_cl82_RX_D                4
#define tx_x4_control0_rxsm_state_cl82_RX_C                2
#define tx_x4_control0_rxsm_state_cl82_RX_INIT             1

/****************************************************************************
 * Enums: tx_x4_control0_deskew_state
 */
#define tx_x4_control0_deskew_state_ALIGN_ACQUIRED         2
#define tx_x4_control0_deskew_state_LOSS_OF_ALIGNMENT      1

/****************************************************************************
 * Enums: tx_x4_control0_os_mode_enum
 */
#define tx_x4_control0_os_mode_enum_OS_MODE_1              0
#define tx_x4_control0_os_mode_enum_OS_MODE_2              1
#define tx_x4_control0_os_mode_enum_OS_MODE_4              2
#define tx_x4_control0_os_mode_enum_OS_MODE_16p5           8
#define tx_x4_control0_os_mode_enum_OS_MODE_20p625         12

/****************************************************************************
 * Enums: tx_x4_control0_scr_modes
 */
#define tx_x4_control0_scr_modes_T_SCR_MODE_BYPASS         0
#define tx_x4_control0_scr_modes_T_SCR_MODE_CL49           1
#define tx_x4_control0_scr_modes_T_SCR_MODE_40G_2_LANE     2
#define tx_x4_control0_scr_modes_T_SCR_MODE_100G           3
#define tx_x4_control0_scr_modes_T_SCR_MODE_20G            4
#define tx_x4_control0_scr_modes_T_SCR_MODE_40G_4_LANE     5

/****************************************************************************
 * Enums: tx_x4_control0_descr_modes
 */
#define tx_x4_control0_descr_modes_R_DESCR_MODE_BYPASS     0
#define tx_x4_control0_descr_modes_R_DESCR_MODE_CL49       1
#define tx_x4_control0_descr_modes_R_DESCR_MODE_CL82       2

/****************************************************************************
 * Enums: tx_x4_control0_r_dec_tl_mode
 */
#define tx_x4_control0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS  0
#define tx_x4_control0_r_dec_tl_mode_R_DEC_TL_MODE_CL49    1
#define tx_x4_control0_r_dec_tl_mode_R_DEC_TL_MODE_CL82    2

/****************************************************************************
 * Enums: tx_x4_control0_r_dec_fsm_mode
 */
#define tx_x4_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define tx_x4_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49  1
#define tx_x4_control0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82  2

/****************************************************************************
 * Enums: tx_x4_control0_r_deskew_mode
 */
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_BYPASS  0
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_20G     1
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_100G    4
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL49    5
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define tx_x4_control0_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: tx_x4_control0_bs_dist_modes
 */
#define tx_x4_control0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define tx_x4_control0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define tx_x4_control0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define tx_x4_control0_bs_dist_modes_BS_DIST_MODE_NO_TDM   3

/****************************************************************************
 * Enums: tx_x4_control0_cl49_t_type
 */
#define tx_x4_control0_cl49_t_type_BAD_T_TYPE              15
#define tx_x4_control0_cl49_t_type_T_TYPE_B0               11
#define tx_x4_control0_cl49_t_type_T_TYPE_OB               10
#define tx_x4_control0_cl49_t_type_T_TYPE_B1               9
#define tx_x4_control0_cl49_t_type_T_TYPE_DB               8
#define tx_x4_control0_cl49_t_type_T_TYPE_FC               7
#define tx_x4_control0_cl49_t_type_T_TYPE_TB               6
#define tx_x4_control0_cl49_t_type_T_TYPE_LI               5
#define tx_x4_control0_cl49_t_type_T_TYPE_C                4
#define tx_x4_control0_cl49_t_type_T_TYPE_S                3
#define tx_x4_control0_cl49_t_type_T_TYPE_T                2
#define tx_x4_control0_cl49_t_type_T_TYPE_D                1
#define tx_x4_control0_cl49_t_type_T_TYPE_E                0

/****************************************************************************
 * Enums: tx_x4_control0_cl49_txsm_states
 */
#define tx_x4_control0_cl49_txsm_states_TX_HIG_END         7
#define tx_x4_control0_cl49_txsm_states_TX_HIG_START       6
#define tx_x4_control0_cl49_txsm_states_TX_LI              5
#define tx_x4_control0_cl49_txsm_states_TX_E               4
#define tx_x4_control0_cl49_txsm_states_TX_T               3
#define tx_x4_control0_cl49_txsm_states_TX_D               2
#define tx_x4_control0_cl49_txsm_states_TX_C               1
#define tx_x4_control0_cl49_txsm_states_TX_INIT            0

/****************************************************************************
 * Enums: tx_x4_control0_cl49_ltxsm_states
 */
#define tx_x4_control0_cl49_ltxsm_states_TX_HIG_END        128
#define tx_x4_control0_cl49_ltxsm_states_TX_HIG_START      64
#define tx_x4_control0_cl49_ltxsm_states_TX_LI             32
#define tx_x4_control0_cl49_ltxsm_states_TX_E              16
#define tx_x4_control0_cl49_ltxsm_states_TX_T              8
#define tx_x4_control0_cl49_ltxsm_states_TX_D              4
#define tx_x4_control0_cl49_ltxsm_states_TX_C              2
#define tx_x4_control0_cl49_ltxsm_states_TX_INIT           1

/****************************************************************************
 * Enums: tx_x4_control0_burst_error_mode
 */
#define tx_x4_control0_burst_error_mode_BURST_ERROR_11_BITS 0
#define tx_x4_control0_burst_error_mode_BURST_ERROR_16_BITS 1
#define tx_x4_control0_burst_error_mode_BURST_ERROR_17_BITS 2
#define tx_x4_control0_burst_error_mode_BURST_ERROR_18_BITS 3
#define tx_x4_control0_burst_error_mode_BURST_ERROR_19_BITS 4
#define tx_x4_control0_burst_error_mode_BURST_ERROR_20_BITS 5
#define tx_x4_control0_burst_error_mode_BURST_ERROR_21_BITS 6
#define tx_x4_control0_burst_error_mode_BURST_ERROR_22_BITS 7
#define tx_x4_control0_burst_error_mode_BURST_ERROR_23_BITS 8
#define tx_x4_control0_burst_error_mode_BURST_ERROR_24_BITS 9
#define tx_x4_control0_burst_error_mode_BURST_ERROR_25_BITS 10
#define tx_x4_control0_burst_error_mode_BURST_ERROR_26_BITS 11
#define tx_x4_control0_burst_error_mode_BURST_ERROR_27_BITS 12
#define tx_x4_control0_burst_error_mode_BURST_ERROR_28_BITS 13
#define tx_x4_control0_burst_error_mode_BURST_ERROR_29_BITS 14
#define tx_x4_control0_burst_error_mode_BURST_ERROR_30_BITS 15
#define tx_x4_control0_burst_error_mode_BURST_ERROR_31_BITS 16
#define tx_x4_control0_burst_error_mode_BURST_ERROR_32_BITS 17
#define tx_x4_control0_burst_error_mode_BURST_ERROR_33_BITS 18
#define tx_x4_control0_burst_error_mode_BURST_ERROR_34_BITS 19
#define tx_x4_control0_burst_error_mode_BURST_ERROR_35_BITS 20
#define tx_x4_control0_burst_error_mode_BURST_ERROR_36_BITS 21
#define tx_x4_control0_burst_error_mode_BURST_ERROR_37_BITS 22
#define tx_x4_control0_burst_error_mode_BURST_ERROR_38_BITS 23
#define tx_x4_control0_burst_error_mode_BURST_ERROR_39_BITS 24
#define tx_x4_control0_burst_error_mode_BURST_ERROR_40_BITS 25
#define tx_x4_control0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: tx_x4_control0_bermon_state
 */
#define tx_x4_control0_bermon_state_HI_BER                 4
#define tx_x4_control0_bermon_state_GOOD_BER               3
#define tx_x4_control0_bermon_state_BER_TEST_SH            2
#define tx_x4_control0_bermon_state_START_TIMER            1
#define tx_x4_control0_bermon_state_BER_MT_INIT            0

/****************************************************************************
 * Enums: tx_x4_control0_rxsm_state_cl49
 */
#define tx_x4_control0_rxsm_state_cl49_RX_HIG_END          128
#define tx_x4_control0_rxsm_state_cl49_RX_HIG_START        64
#define tx_x4_control0_rxsm_state_cl49_RX_LI               32
#define tx_x4_control0_rxsm_state_cl49_RX_E                16
#define tx_x4_control0_rxsm_state_cl49_RX_T                8
#define tx_x4_control0_rxsm_state_cl49_RX_D                4
#define tx_x4_control0_rxsm_state_cl49_RX_C                2
#define tx_x4_control0_rxsm_state_cl49_RX_INIT             1

/****************************************************************************
 * Enums: tx_x4_control0_r_type
 */
#define tx_x4_control0_r_type_BAD_R_TYPE                   15
#define tx_x4_control0_r_type_R_TYPE_B0                    11
#define tx_x4_control0_r_type_R_TYPE_OB                    10
#define tx_x4_control0_r_type_R_TYPE_B1                    9
#define tx_x4_control0_r_type_R_TYPE_DB                    8
#define tx_x4_control0_r_type_R_TYPE_FC                    7
#define tx_x4_control0_r_type_R_TYPE_TB                    6
#define tx_x4_control0_r_type_R_TYPE_LI                    5
#define tx_x4_control0_r_type_R_TYPE_C                     4
#define tx_x4_control0_r_type_R_TYPE_S                     3
#define tx_x4_control0_r_type_R_TYPE_T                     2
#define tx_x4_control0_r_type_R_TYPE_D                     1
#define tx_x4_control0_r_type_R_TYPE_E                     0

/****************************************************************************
 * Enums: tx_x4_control0_am_lock_state
 */
#define tx_x4_control0_am_lock_state_INVALID_AM            512
#define tx_x4_control0_am_lock_state_GOOD_AM               256
#define tx_x4_control0_am_lock_state_COMP_AM               128
#define tx_x4_control0_am_lock_state_TIMER_2               64
#define tx_x4_control0_am_lock_state_AM_2_GOOD             32
#define tx_x4_control0_am_lock_state_COMP_2ND              16
#define tx_x4_control0_am_lock_state_TIMER_1               8
#define tx_x4_control0_am_lock_state_FIND_1ST              4
#define tx_x4_control0_am_lock_state_AM_RESET_CNT          2
#define tx_x4_control0_am_lock_state_AM_LOCK_INIT          1

/****************************************************************************
 * Enums: tx_x4_control0_msg_selector
 */
#define tx_x4_control0_msg_selector_RESERVED               0
#define tx_x4_control0_msg_selector_VALUE_802p3            1
#define tx_x4_control0_msg_selector_VALUE_802p9            2
#define tx_x4_control0_msg_selector_VALUE_802p5            3
#define tx_x4_control0_msg_selector_VALUE_1394             4

/****************************************************************************
 * Enums: tx_x4_control0_synce_enum
 */
#define tx_x4_control0_synce_enum_SYNCE_NO_DIV             0
#define tx_x4_control0_synce_enum_SYNCE_DIV_7              1
#define tx_x4_control0_synce_enum_SYNCE_DIV_11             2

/****************************************************************************
 * Enums: tx_x4_control0_synce_enum_stage0
 */
#define tx_x4_control0_synce_enum_stage0_SYNCE_NO_DIV      0
#define tx_x4_control0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define tx_x4_control0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: tx_x4_control0_cl91_sync_state
 */
#define tx_x4_control0_cl91_sync_state_FIND_1ST            0
#define tx_x4_control0_cl91_sync_state_COUNT_NEXT          1
#define tx_x4_control0_cl91_sync_state_COMP_2ND            2
#define tx_x4_control0_cl91_sync_state_TWO_GOOD            3

/****************************************************************************
 * Enums: tx_x4_control0_cl91_algn_state
 */
#define tx_x4_control0_cl91_algn_state_LOSS_OF_ALIGNMENT   0
#define tx_x4_control0_cl91_algn_state_DESKEW              1
#define tx_x4_control0_cl91_algn_state_DESKEW_FAIL         2
#define tx_x4_control0_cl91_algn_state_ALIGN_ACQUIRED      3
#define tx_x4_control0_cl91_algn_state_CW_GOOD             4
#define tx_x4_control0_cl91_algn_state_CW_BAD              5
#define tx_x4_control0_cl91_algn_state_THREE_BAD           6

/****************************************************************************
 * Enums: tx_x4_control0_fec_sel_override
 */
#define tx_x4_control0_fec_sel_override_NO_OVERRIDE        0
#define tx_x4_control0_fec_sel_override_NO_FEC             1
#define tx_x4_control0_fec_sel_override_FEC_CL74           2
#define tx_x4_control0_fec_sel_override_FEC_CL91           3

/****************************************************************************
 * Enums: tx_x4_control0_cl91_blksync_mode
 */
#define tx_x4_control0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define tx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define tx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define tx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define tx_x4_control0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: tx_x4_control0_r_merge_mode
 */
#define tx_x4_control0_r_merge_mode_R_MERGE_MODE_BYPASS    0
#define tx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_FC   1
#define tx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define tx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define tx_x4_control0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: tx_x4_control0_r_tc_mode
 */
#define tx_x4_control0_r_tc_mode_R_TC_MODE_SINGLE          0
#define tx_x4_control0_r_tc_mode_R_TC_MODE_DUAL            1
#define tx_x4_control0_r_tc_mode_R_TC_MODE_QUAD            2

/****************************************************************************
 * Enums: tx_x4_control0_r_tc_out_mode
 */
#define tx_x4_control0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE  0
#define tx_x4_control0_r_tc_out_mode_R_TC_OUT_MODE_DUAL    1
#define tx_x4_control0_r_tc_out_mode_R_TC_OUT_MODE_QUAD    2

/****************************************************************************
 * Enums: tx_x4_control0_cl91_fec_mode
 */
#define tx_x4_control0_cl91_fec_mode_NO_CL91_FEC           0
#define tx_x4_control0_cl91_fec_mode_CL91_SINGLE_LANE_FC   1
#define tx_x4_control0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define tx_x4_control0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define tx_x4_control0_cl91_fec_mode_CL91_QUAD_LANE        4
#define tx_x4_control0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: tx_x4_control0_am_spacing_mul
 */
#define tx_x4_control0_am_spacing_mul_AM_SPACING_MUL_2     0
#define tx_x4_control0_am_spacing_mul_AM_SPACING_MUL_4     1
#define tx_x4_control0_am_spacing_mul_AM_SPACING_MUL_5     2
#define tx_x4_control0_am_spacing_mul_AM_SPACING_MUL_20    3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_2    64
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_1    32
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_WAKE        16
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_fec_req_enum
 */
#define tx_x4_credit_gen0_fec_req_enum_FEC_not_supported   0
#define tx_x4_credit_gen0_fec_req_enum_FEC_supported_but_not_requested 1
#define tx_x4_credit_gen0_fec_req_enum_invalid_setting     2
#define tx_x4_credit_gen0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl73_pause_enum
 */
#define tx_x4_credit_gen0_cl73_pause_enum_No_PAUSE_ability 0
#define tx_x4_credit_gen0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define tx_x4_credit_gen0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define tx_x4_credit_gen0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_2    6
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_1    5
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_WAKE        4
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_WAKE        16
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_QUIET       8
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_DEACT       4
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_WAKE        4
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_QUIET       3
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_DEACT       2
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IQP_Options
 */
#define tx_x4_credit_gen0_IQP_Options_i50uA                0
#define tx_x4_credit_gen0_IQP_Options_i100uA               1
#define tx_x4_credit_gen0_IQP_Options_i150uA               2
#define tx_x4_credit_gen0_IQP_Options_i200uA               3
#define tx_x4_credit_gen0_IQP_Options_i250uA               4
#define tx_x4_credit_gen0_IQP_Options_i300uA               5
#define tx_x4_credit_gen0_IQP_Options_i350uA               6
#define tx_x4_credit_gen0_IQP_Options_i400uA               7
#define tx_x4_credit_gen0_IQP_Options_i450uA               8
#define tx_x4_credit_gen0_IQP_Options_i500uA               9
#define tx_x4_credit_gen0_IQP_Options_i550uA               10
#define tx_x4_credit_gen0_IQP_Options_i600uA               11
#define tx_x4_credit_gen0_IQP_Options_i650uA               12
#define tx_x4_credit_gen0_IQP_Options_i700uA               13
#define tx_x4_credit_gen0_IQP_Options_i750uA               14
#define tx_x4_credit_gen0_IQP_Options_i800uA               15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IDriver_Options
 */
#define tx_x4_credit_gen0_IDriver_Options_v680mV           0
#define tx_x4_credit_gen0_IDriver_Options_v730mV           1
#define tx_x4_credit_gen0_IDriver_Options_v780mV           2
#define tx_x4_credit_gen0_IDriver_Options_v830mV           3
#define tx_x4_credit_gen0_IDriver_Options_v880mV           4
#define tx_x4_credit_gen0_IDriver_Options_v930mV           5
#define tx_x4_credit_gen0_IDriver_Options_v980mV           6
#define tx_x4_credit_gen0_IDriver_Options_v1010mV          7
#define tx_x4_credit_gen0_IDriver_Options_v1040mV          8
#define tx_x4_credit_gen0_IDriver_Options_v1060mV          9
#define tx_x4_credit_gen0_IDriver_Options_v1070mV          10
#define tx_x4_credit_gen0_IDriver_Options_v1080mV          11
#define tx_x4_credit_gen0_IDriver_Options_v1085mV          12
#define tx_x4_credit_gen0_IDriver_Options_v1090mV          13
#define tx_x4_credit_gen0_IDriver_Options_v1095mV          14
#define tx_x4_credit_gen0_IDriver_Options_v1100mV          15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_operationModes
 */
#define tx_x4_credit_gen0_operationModes_XGXS              0
#define tx_x4_credit_gen0_operationModes_XGXG_nCC          1
#define tx_x4_credit_gen0_operationModes_Indlane_OS8       4
#define tx_x4_credit_gen0_operationModes_IndLane_OS5       5
#define tx_x4_credit_gen0_operationModes_PCI               7
#define tx_x4_credit_gen0_operationModes_XGXS_nLQ          8
#define tx_x4_credit_gen0_operationModes_XGXS_nLQnCC       9
#define tx_x4_credit_gen0_operationModes_PBypass           10
#define tx_x4_credit_gen0_operationModes_PBypass_nDSK      11
#define tx_x4_credit_gen0_operationModes_ComboCoreMode     12
#define tx_x4_credit_gen0_operationModes_Clocks_off        15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeeds
 */
#define tx_x4_credit_gen0_actualSpeeds_dr_10M              0
#define tx_x4_credit_gen0_actualSpeeds_dr_100M             1
#define tx_x4_credit_gen0_actualSpeeds_dr_1G               2
#define tx_x4_credit_gen0_actualSpeeds_dr_2p5G             3
#define tx_x4_credit_gen0_actualSpeeds_dr_5G_X4            4
#define tx_x4_credit_gen0_actualSpeeds_dr_6G_X4            5
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG          6
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_CX4          7
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_HiG          8
#define tx_x4_credit_gen0_actualSpeeds_dr_12p5G_X4         9
#define tx_x4_credit_gen0_actualSpeeds_dr_13G_X4           10
#define tx_x4_credit_gen0_actualSpeeds_dr_15G_X4           11
#define tx_x4_credit_gen0_actualSpeeds_dr_16G_X4           12
#define tx_x4_credit_gen0_actualSpeeds_dr_1G_KX            13
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KX4          14
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KR           15
#define tx_x4_credit_gen0_actualSpeeds_dr_5G               16
#define tx_x4_credit_gen0_actualSpeeds_dr_6p4G             17
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_X4           18
#define tx_x4_credit_gen0_actualSpeeds_dr_21G_X4           19
#define tx_x4_credit_gen0_actualSpeeds_dr_25G_X4           20
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS    21
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS        22
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_HiG_DXGXS  23
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_DXGXS      24
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_DXGXS    26
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_XFI          27
#define tx_x4_credit_gen0_actualSpeeds_dr_40G              28
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_HiG_DXGXS    29
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_DXGXS        30
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_SFI          31
#define tx_x4_credit_gen0_actualSpeeds_dr_31p5G            32
#define tx_x4_credit_gen0_actualSpeeds_dr_32p7G            33
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_SCR          34
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS_SCR    36
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_R2           37
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_X2           38
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_KR4          39
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_CR4          40
#define tx_x4_credit_gen0_actualSpeeds_dr_100G_CR10        41
#define tx_x4_credit_gen0_actualSpeeds_dr_15p75G_DXGXS     44
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_KR2          57
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_CR2          58

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeedsMisc1
 */
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IndLaneModes
 */
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div2          0
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div1          1
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div2          2
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div1          3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_prbsSelect
 */
#define tx_x4_credit_gen0_prbsSelect_prbs7                 0
#define tx_x4_credit_gen0_prbsSelect_prbs15                1
#define tx_x4_credit_gen0_prbsSelect_prbs23                2
#define tx_x4_credit_gen0_prbsSelect_prbs31                3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_vcoDivider
 */
#define tx_x4_credit_gen0_vcoDivider_div32                 0
#define tx_x4_credit_gen0_vcoDivider_div36                 1
#define tx_x4_credit_gen0_vcoDivider_div40                 2
#define tx_x4_credit_gen0_vcoDivider_div42                 3
#define tx_x4_credit_gen0_vcoDivider_div48                 4
#define tx_x4_credit_gen0_vcoDivider_div50                 5
#define tx_x4_credit_gen0_vcoDivider_div52                 6
#define tx_x4_credit_gen0_vcoDivider_div54                 7
#define tx_x4_credit_gen0_vcoDivider_div60                 8
#define tx_x4_credit_gen0_vcoDivider_div64                 9
#define tx_x4_credit_gen0_vcoDivider_div66                 10
#define tx_x4_credit_gen0_vcoDivider_div68                 11
#define tx_x4_credit_gen0_vcoDivider_div70                 12
#define tx_x4_credit_gen0_vcoDivider_div80                 13
#define tx_x4_credit_gen0_vcoDivider_div92                 14
#define tx_x4_credit_gen0_vcoDivider_div100                15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_refClkSelect
 */
#define tx_x4_credit_gen0_refClkSelect_clk_25MHz           0
#define tx_x4_credit_gen0_refClkSelect_clk_100MHz          1
#define tx_x4_credit_gen0_refClkSelect_clk_125MHz          2
#define tx_x4_credit_gen0_refClkSelect_clk_156p25MHz       3
#define tx_x4_credit_gen0_refClkSelect_clk_187p5MHz        4
#define tx_x4_credit_gen0_refClkSelect_clk_161p25Mhz       5
#define tx_x4_credit_gen0_refClkSelect_clk_50Mhz           6
#define tx_x4_credit_gen0_refClkSelect_clk_106p25Mhz       7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDdevTypeSelect
 */
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_combo_core   0
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PMA_PMD      1
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PCS          3
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PHY          4
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_DTE          5
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_CL73_AN      7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDportSelect
 */
#define tx_x4_credit_gen0_aerMMDportSelect_ln0             0
#define tx_x4_credit_gen0_aerMMDportSelect_ln1             1
#define tx_x4_credit_gen0_aerMMDportSelect_ln2             2
#define tx_x4_credit_gen0_aerMMDportSelect_ln3             3
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1_2_3  511
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1      512
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln2_3      513

/****************************************************************************
 * Enums: tx_x4_credit_gen0_firmwareModeSelect
 */
#define tx_x4_credit_gen0_firmwareModeSelect_DEFAULT       0
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_OPT_LR    1
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_DAC       2
#define tx_x4_credit_gen0_firmwareModeSelect_XLAUI         3
#define tx_x4_credit_gen0_firmwareModeSelect_LONG_CH_6G    4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_tempIdxSelect
 */
#define tx_x4_credit_gen0_tempIdxSelect_LTE__22p9C         15
#define tx_x4_credit_gen0_tempIdxSelect_LTE__12p6C         14
#define tx_x4_credit_gen0_tempIdxSelect_LTE__3p0C          13
#define tx_x4_credit_gen0_tempIdxSelect_LTE_6p7C           12
#define tx_x4_credit_gen0_tempIdxSelect_LTE_16p4C          11
#define tx_x4_credit_gen0_tempIdxSelect_LTE_26p6C          10
#define tx_x4_credit_gen0_tempIdxSelect_LTE_36p3C          9
#define tx_x4_credit_gen0_tempIdxSelect_LTE_46p0C          8
#define tx_x4_credit_gen0_tempIdxSelect_LTE_56p2C          7
#define tx_x4_credit_gen0_tempIdxSelect_LTE_65p9C          6
#define tx_x4_credit_gen0_tempIdxSelect_LTE_75p6C          5
#define tx_x4_credit_gen0_tempIdxSelect_LTE_85p3C          4
#define tx_x4_credit_gen0_tempIdxSelect_LTE_95p5C          3
#define tx_x4_credit_gen0_tempIdxSelect_LTE_105p2C         2
#define tx_x4_credit_gen0_tempIdxSelect_LTE_114p9C         1
#define tx_x4_credit_gen0_tempIdxSelect_LTE_125p1C         0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_port_mode
 */
#define tx_x4_credit_gen0_port_mode_QUAD_PORT              0
#define tx_x4_credit_gen0_port_mode_TRI_1_PORT             1
#define tx_x4_credit_gen0_port_mode_TRI_2_PORT             2
#define tx_x4_credit_gen0_port_mode_DUAL_PORT              3
#define tx_x4_credit_gen0_port_mode_SINGLE_PORT            4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_rev_letter_enum
 */
#define tx_x4_credit_gen0_rev_letter_enum_REV_A            0
#define tx_x4_credit_gen0_rev_letter_enum_REV_B            1
#define tx_x4_credit_gen0_rev_letter_enum_REV_C            2
#define tx_x4_credit_gen0_rev_letter_enum_REV_D            3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_rev_number_enum
 */
#define tx_x4_credit_gen0_rev_number_enum_REV_0            0
#define tx_x4_credit_gen0_rev_number_enum_REV_1            1
#define tx_x4_credit_gen0_rev_number_enum_REV_2            2
#define tx_x4_credit_gen0_rev_number_enum_REV_3            3
#define tx_x4_credit_gen0_rev_number_enum_REV_4            4
#define tx_x4_credit_gen0_rev_number_enum_REV_5            5
#define tx_x4_credit_gen0_rev_number_enum_REV_6            6
#define tx_x4_credit_gen0_rev_number_enum_REV_7            7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_bonding_enum
 */
#define tx_x4_credit_gen0_bonding_enum_WIRE_BOND           0
#define tx_x4_credit_gen0_bonding_enum_FLIP_CHIP           1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_tech_process
 */
#define tx_x4_credit_gen0_tech_process_PROCESS_90NM        0
#define tx_x4_credit_gen0_tech_process_PROCESS_65NM        1
#define tx_x4_credit_gen0_tech_process_PROCESS_40NM        2
#define tx_x4_credit_gen0_tech_process_PROCESS_28NM        3
#define tx_x4_credit_gen0_tech_process_PROCESS_16NM        4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_model_num
 */
#define tx_x4_credit_gen0_model_num_SERDES_CL73            0
#define tx_x4_credit_gen0_model_num_XGXS_16G               1
#define tx_x4_credit_gen0_model_num_HYPERCORE              2
#define tx_x4_credit_gen0_model_num_HYPERLITE              3
#define tx_x4_credit_gen0_model_num_PCIE_G2_PIPE           4
#define tx_x4_credit_gen0_model_num_SERDES_1p25GBd         5
#define tx_x4_credit_gen0_model_num_SATA2                  6
#define tx_x4_credit_gen0_model_num_QSGMII                 7
#define tx_x4_credit_gen0_model_num_XGXS10G                8
#define tx_x4_credit_gen0_model_num_WARPCORE               9
#define tx_x4_credit_gen0_model_num_XFICORE                10
#define tx_x4_credit_gen0_model_num_RXFI                   11
#define tx_x4_credit_gen0_model_num_WARPLITE               12
#define tx_x4_credit_gen0_model_num_PENTACORE              13
#define tx_x4_credit_gen0_model_num_ESM                    14
#define tx_x4_credit_gen0_model_num_QUAD_SGMII             15
#define tx_x4_credit_gen0_model_num_WARPCORE_3             16
#define tx_x4_credit_gen0_model_num_TSC                    17
#define tx_x4_credit_gen0_model_num_TSC4E                  18
#define tx_x4_credit_gen0_model_num_TSC12E                 19
#define tx_x4_credit_gen0_model_num_TSC4F                  20
#define tx_x4_credit_gen0_model_num_TSC4F_GEN2             21
#define tx_x4_credit_gen0_model_num_XGXS_CL73_90NM         29
#define tx_x4_credit_gen0_model_num_SERDES_CL73_90NM       30
#define tx_x4_credit_gen0_model_num_WARPCORE3              32
#define tx_x4_credit_gen0_model_num_WARPCORE4_TSC          33
#define tx_x4_credit_gen0_model_num_RXAUI                  34

/****************************************************************************
 * Enums: tx_x4_credit_gen0_payload
 */
#define tx_x4_credit_gen0_payload_REPEAT_2_BYTES           0
#define tx_x4_credit_gen0_payload_RAMPING                  1
#define tx_x4_credit_gen0_payload_CL48_CRPAT               2
#define tx_x4_credit_gen0_payload_CL48_CJPAT               3
#define tx_x4_credit_gen0_payload_CL36_LONG_CRPAT          4
#define tx_x4_credit_gen0_payload_CL36_SHORT_CRPAT         5

/****************************************************************************
 * Enums: tx_x4_credit_gen0_sc
 */
#define tx_x4_credit_gen0_sc_S_10G_CR1                     0
#define tx_x4_credit_gen0_sc_S_10G_KR1                     1
#define tx_x4_credit_gen0_sc_S_10G_X1                      2
#define tx_x4_credit_gen0_sc_S_10G_HG2_CR1                 4
#define tx_x4_credit_gen0_sc_S_10G_HG2_KR1                 5
#define tx_x4_credit_gen0_sc_S_10G_HG2_X1                  6
#define tx_x4_credit_gen0_sc_S_20G_CR1                     8
#define tx_x4_credit_gen0_sc_S_20G_KR1                     9
#define tx_x4_credit_gen0_sc_S_20G_X1                      10
#define tx_x4_credit_gen0_sc_S_20G_HG2_CR1                 12
#define tx_x4_credit_gen0_sc_S_20G_HG2_KR1                 13
#define tx_x4_credit_gen0_sc_S_20G_HG2_X1                  14
#define tx_x4_credit_gen0_sc_S_25G_CR1                     16
#define tx_x4_credit_gen0_sc_S_25G_KR1                     17
#define tx_x4_credit_gen0_sc_S_25G_X1                      18
#define tx_x4_credit_gen0_sc_S_25G_HG2_CR1                 20
#define tx_x4_credit_gen0_sc_S_25G_HG2_KR1                 21
#define tx_x4_credit_gen0_sc_S_25G_HG2_X1                  22
#define tx_x4_credit_gen0_sc_S_20G_CR2                     24
#define tx_x4_credit_gen0_sc_S_20G_KR2                     25
#define tx_x4_credit_gen0_sc_S_20G_X2                      26
#define tx_x4_credit_gen0_sc_S_20G_HG2_CR2                 28
#define tx_x4_credit_gen0_sc_S_20G_HG2_KR2                 29
#define tx_x4_credit_gen0_sc_S_20G_HG2_X2                  30
#define tx_x4_credit_gen0_sc_S_40G_CR2                     32
#define tx_x4_credit_gen0_sc_S_40G_KR2                     33
#define tx_x4_credit_gen0_sc_S_40G_X2                      34
#define tx_x4_credit_gen0_sc_S_40G_HG2_CR2                 36
#define tx_x4_credit_gen0_sc_S_40G_HG2_KR2                 37
#define tx_x4_credit_gen0_sc_S_40G_HG2_X2                  38
#define tx_x4_credit_gen0_sc_S_40G_CR4                     40
#define tx_x4_credit_gen0_sc_S_40G_KR4                     41
#define tx_x4_credit_gen0_sc_S_40G_X4                      42
#define tx_x4_credit_gen0_sc_S_40G_HG2_CR4                 44
#define tx_x4_credit_gen0_sc_S_40G_HG2_KR4                 45
#define tx_x4_credit_gen0_sc_S_40G_HG2_X4                  46
#define tx_x4_credit_gen0_sc_S_50G_CR2                     48
#define tx_x4_credit_gen0_sc_S_50G_KR2                     49
#define tx_x4_credit_gen0_sc_S_50G_X2                      50
#define tx_x4_credit_gen0_sc_S_50G_HG2_CR2                 52
#define tx_x4_credit_gen0_sc_S_50G_HG2_KR2                 53
#define tx_x4_credit_gen0_sc_S_50G_HG2_X2                  54
#define tx_x4_credit_gen0_sc_S_50G_CR4                     56
#define tx_x4_credit_gen0_sc_S_50G_KR4                     57
#define tx_x4_credit_gen0_sc_S_50G_X4                      58
#define tx_x4_credit_gen0_sc_S_50G_HG2_CR4                 60
#define tx_x4_credit_gen0_sc_S_50G_HG2_KR4                 61
#define tx_x4_credit_gen0_sc_S_50G_HG2_X4                  62
#define tx_x4_credit_gen0_sc_S_100G_CR4                    64
#define tx_x4_credit_gen0_sc_S_100G_KR4                    65
#define tx_x4_credit_gen0_sc_S_100G_X4                     66
#define tx_x4_credit_gen0_sc_S_100G_HG2_CR4                68
#define tx_x4_credit_gen0_sc_S_100G_HG2_KR4                69
#define tx_x4_credit_gen0_sc_S_100G_HG2_X4                 70
#define tx_x4_credit_gen0_sc_S_CL73_20GVCO                 72
#define tx_x4_credit_gen0_sc_S_CL73_25GVCO                 80
#define tx_x4_credit_gen0_sc_S_CL36_20GVCO                 88
#define tx_x4_credit_gen0_sc_S_CL36_25GVCO                 96
#define tx_x4_credit_gen0_sc_S_25G_CR_IEEE                 112
#define tx_x4_credit_gen0_sc_S_25G_CRS_IEEE                113
#define tx_x4_credit_gen0_sc_S_25G_KR_IEEE                 114
#define tx_x4_credit_gen0_sc_S_25G_KRS_IEEE                115

/****************************************************************************
 * Enums: tx_x4_credit_gen0_t_fifo_modes
 */
#define tx_x4_credit_gen0_t_fifo_modes_T_FIFO_INSERT_NO_AM 0
#define tx_x4_credit_gen0_t_fifo_modes_T_FIFO_INSERT_4_AM  1
#define tx_x4_credit_gen0_t_fifo_modes_T_FIFO_INSERT_20_AM 2
#define tx_x4_credit_gen0_t_fifo_modes_T_FIFO_INSERT_2_AM  3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_t_enc_modes
 */
#define tx_x4_credit_gen0_t_enc_modes_T_ENC_MODE_BYPASS    0
#define tx_x4_credit_gen0_t_enc_modes_T_ENC_MODE_CL49      1
#define tx_x4_credit_gen0_t_enc_modes_T_ENC_MODE_CL82      2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_btmx_mode
 */
#define tx_x4_credit_gen0_btmx_mode_BS_BTMX_MODE_1to1      0
#define tx_x4_credit_gen0_btmx_mode_BS_BTMX_MODE_2to1      1
#define tx_x4_credit_gen0_btmx_mode_BS_BTMX_MODE_5to1      2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_t_type_cl82
 */
#define tx_x4_credit_gen0_t_type_cl82_T_TYPE_B1            5
#define tx_x4_credit_gen0_t_type_cl82_T_TYPE_C             4
#define tx_x4_credit_gen0_t_type_cl82_T_TYPE_S             3
#define tx_x4_credit_gen0_t_type_cl82_T_TYPE_T             2
#define tx_x4_credit_gen0_t_type_cl82_T_TYPE_D             1
#define tx_x4_credit_gen0_t_type_cl82_T_TYPE_E             0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_txsm_state_cl82
 */
#define tx_x4_credit_gen0_txsm_state_cl82_TX_HIG_END       6
#define tx_x4_credit_gen0_txsm_state_cl82_TX_HIG_START     5
#define tx_x4_credit_gen0_txsm_state_cl82_TX_E             4
#define tx_x4_credit_gen0_txsm_state_cl82_TX_T             3
#define tx_x4_credit_gen0_txsm_state_cl82_TX_D             2
#define tx_x4_credit_gen0_txsm_state_cl82_TX_C             1
#define tx_x4_credit_gen0_txsm_state_cl82_TX_INIT          0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_ltxsm_state_cl82
 */
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_HIG_END      64
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_HIG_START    32
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_E            16
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_T            8
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_D            4
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_C            2
#define tx_x4_credit_gen0_ltxsm_state_cl82_TX_INIT         1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_type_coded_cl82
 */
#define tx_x4_credit_gen0_r_type_coded_cl82_R_TYPE_B1      32
#define tx_x4_credit_gen0_r_type_coded_cl82_R_TYPE_C       16
#define tx_x4_credit_gen0_r_type_coded_cl82_R_TYPE_S       8
#define tx_x4_credit_gen0_r_type_coded_cl82_R_TYPE_T       4
#define tx_x4_credit_gen0_r_type_coded_cl82_R_TYPE_D       2
#define tx_x4_credit_gen0_r_type_coded_cl82_R_TYPE_E       1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_rxsm_state_cl82
 */
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_HIG_END       64
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_HIG_START     32
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_E             16
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_T             8
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_D             4
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_C             2
#define tx_x4_credit_gen0_rxsm_state_cl82_RX_INIT          1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_deskew_state
 */
#define tx_x4_credit_gen0_deskew_state_ALIGN_ACQUIRED      2
#define tx_x4_credit_gen0_deskew_state_LOSS_OF_ALIGNMENT   1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_os_mode_enum
 */
#define tx_x4_credit_gen0_os_mode_enum_OS_MODE_1           0
#define tx_x4_credit_gen0_os_mode_enum_OS_MODE_2           1
#define tx_x4_credit_gen0_os_mode_enum_OS_MODE_4           2
#define tx_x4_credit_gen0_os_mode_enum_OS_MODE_16p5        8
#define tx_x4_credit_gen0_os_mode_enum_OS_MODE_20p625      12

/****************************************************************************
 * Enums: tx_x4_credit_gen0_scr_modes
 */
#define tx_x4_credit_gen0_scr_modes_T_SCR_MODE_BYPASS      0
#define tx_x4_credit_gen0_scr_modes_T_SCR_MODE_CL49        1
#define tx_x4_credit_gen0_scr_modes_T_SCR_MODE_40G_2_LANE  2
#define tx_x4_credit_gen0_scr_modes_T_SCR_MODE_100G        3
#define tx_x4_credit_gen0_scr_modes_T_SCR_MODE_20G         4
#define tx_x4_credit_gen0_scr_modes_T_SCR_MODE_40G_4_LANE  5

/****************************************************************************
 * Enums: tx_x4_credit_gen0_descr_modes
 */
#define tx_x4_credit_gen0_descr_modes_R_DESCR_MODE_BYPASS  0
#define tx_x4_credit_gen0_descr_modes_R_DESCR_MODE_CL49    1
#define tx_x4_credit_gen0_descr_modes_R_DESCR_MODE_CL82    2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_dec_tl_mode
 */
#define tx_x4_credit_gen0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS 0
#define tx_x4_credit_gen0_r_dec_tl_mode_R_DEC_TL_MODE_CL49 1
#define tx_x4_credit_gen0_r_dec_tl_mode_R_DEC_TL_MODE_CL82 2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_dec_fsm_mode
 */
#define tx_x4_credit_gen0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define tx_x4_credit_gen0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49 1
#define tx_x4_credit_gen0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82 2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_deskew_mode
 */
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_BYPASS 0
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_20G  1
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_100G 4
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_CL49 5
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define tx_x4_credit_gen0_r_deskew_mode_R_DESKEW_MODE_CL91_FC 9

/****************************************************************************
 * Enums: tx_x4_credit_gen0_bs_dist_modes
 */
#define tx_x4_credit_gen0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define tx_x4_credit_gen0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define tx_x4_credit_gen0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define tx_x4_credit_gen0_bs_dist_modes_BS_DIST_MODE_NO_TDM 3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49_t_type
 */
#define tx_x4_credit_gen0_cl49_t_type_BAD_T_TYPE           15
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_B0            11
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_OB            10
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_B1            9
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_DB            8
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_FC            7
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_TB            6
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_LI            5
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_C             4
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_S             3
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_T             2
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_D             1
#define tx_x4_credit_gen0_cl49_t_type_T_TYPE_E             0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49_txsm_states
 */
#define tx_x4_credit_gen0_cl49_txsm_states_TX_HIG_END      7
#define tx_x4_credit_gen0_cl49_txsm_states_TX_HIG_START    6
#define tx_x4_credit_gen0_cl49_txsm_states_TX_LI           5
#define tx_x4_credit_gen0_cl49_txsm_states_TX_E            4
#define tx_x4_credit_gen0_cl49_txsm_states_TX_T            3
#define tx_x4_credit_gen0_cl49_txsm_states_TX_D            2
#define tx_x4_credit_gen0_cl49_txsm_states_TX_C            1
#define tx_x4_credit_gen0_cl49_txsm_states_TX_INIT         0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49_ltxsm_states
 */
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_HIG_END     128
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_HIG_START   64
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_LI          32
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_E           16
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_T           8
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_D           4
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_C           2
#define tx_x4_credit_gen0_cl49_ltxsm_states_TX_INIT        1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_burst_error_mode
 */
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_11_BITS 0
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_16_BITS 1
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_17_BITS 2
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_18_BITS 3
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_19_BITS 4
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_20_BITS 5
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_21_BITS 6
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_22_BITS 7
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_23_BITS 8
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_24_BITS 9
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_25_BITS 10
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_26_BITS 11
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_27_BITS 12
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_28_BITS 13
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_29_BITS 14
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_30_BITS 15
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_31_BITS 16
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_32_BITS 17
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_33_BITS 18
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_34_BITS 19
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_35_BITS 20
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_36_BITS 21
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_37_BITS 22
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_38_BITS 23
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_39_BITS 24
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_40_BITS 25
#define tx_x4_credit_gen0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: tx_x4_credit_gen0_bermon_state
 */
#define tx_x4_credit_gen0_bermon_state_HI_BER              4
#define tx_x4_credit_gen0_bermon_state_GOOD_BER            3
#define tx_x4_credit_gen0_bermon_state_BER_TEST_SH         2
#define tx_x4_credit_gen0_bermon_state_START_TIMER         1
#define tx_x4_credit_gen0_bermon_state_BER_MT_INIT         0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_rxsm_state_cl49
 */
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_HIG_END       128
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_HIG_START     64
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_LI            32
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_E             16
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_T             8
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_D             4
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_C             2
#define tx_x4_credit_gen0_rxsm_state_cl49_RX_INIT          1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_type
 */
#define tx_x4_credit_gen0_r_type_BAD_R_TYPE                15
#define tx_x4_credit_gen0_r_type_R_TYPE_B0                 11
#define tx_x4_credit_gen0_r_type_R_TYPE_OB                 10
#define tx_x4_credit_gen0_r_type_R_TYPE_B1                 9
#define tx_x4_credit_gen0_r_type_R_TYPE_DB                 8
#define tx_x4_credit_gen0_r_type_R_TYPE_FC                 7
#define tx_x4_credit_gen0_r_type_R_TYPE_TB                 6
#define tx_x4_credit_gen0_r_type_R_TYPE_LI                 5
#define tx_x4_credit_gen0_r_type_R_TYPE_C                  4
#define tx_x4_credit_gen0_r_type_R_TYPE_S                  3
#define tx_x4_credit_gen0_r_type_R_TYPE_T                  2
#define tx_x4_credit_gen0_r_type_R_TYPE_D                  1
#define tx_x4_credit_gen0_r_type_R_TYPE_E                  0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_am_lock_state
 */
#define tx_x4_credit_gen0_am_lock_state_INVALID_AM         512
#define tx_x4_credit_gen0_am_lock_state_GOOD_AM            256
#define tx_x4_credit_gen0_am_lock_state_COMP_AM            128
#define tx_x4_credit_gen0_am_lock_state_TIMER_2            64
#define tx_x4_credit_gen0_am_lock_state_AM_2_GOOD          32
#define tx_x4_credit_gen0_am_lock_state_COMP_2ND           16
#define tx_x4_credit_gen0_am_lock_state_TIMER_1            8
#define tx_x4_credit_gen0_am_lock_state_FIND_1ST           4
#define tx_x4_credit_gen0_am_lock_state_AM_RESET_CNT       2
#define tx_x4_credit_gen0_am_lock_state_AM_LOCK_INIT       1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_msg_selector
 */
#define tx_x4_credit_gen0_msg_selector_RESERVED            0
#define tx_x4_credit_gen0_msg_selector_VALUE_802p3         1
#define tx_x4_credit_gen0_msg_selector_VALUE_802p9         2
#define tx_x4_credit_gen0_msg_selector_VALUE_802p5         3
#define tx_x4_credit_gen0_msg_selector_VALUE_1394          4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_synce_enum
 */
#define tx_x4_credit_gen0_synce_enum_SYNCE_NO_DIV          0
#define tx_x4_credit_gen0_synce_enum_SYNCE_DIV_7           1
#define tx_x4_credit_gen0_synce_enum_SYNCE_DIV_11          2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_synce_enum_stage0
 */
#define tx_x4_credit_gen0_synce_enum_stage0_SYNCE_NO_DIV   0
#define tx_x4_credit_gen0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define tx_x4_credit_gen0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl91_sync_state
 */
#define tx_x4_credit_gen0_cl91_sync_state_FIND_1ST         0
#define tx_x4_credit_gen0_cl91_sync_state_COUNT_NEXT       1
#define tx_x4_credit_gen0_cl91_sync_state_COMP_2ND         2
#define tx_x4_credit_gen0_cl91_sync_state_TWO_GOOD         3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl91_algn_state
 */
#define tx_x4_credit_gen0_cl91_algn_state_LOSS_OF_ALIGNMENT 0
#define tx_x4_credit_gen0_cl91_algn_state_DESKEW           1
#define tx_x4_credit_gen0_cl91_algn_state_DESKEW_FAIL      2
#define tx_x4_credit_gen0_cl91_algn_state_ALIGN_ACQUIRED   3
#define tx_x4_credit_gen0_cl91_algn_state_CW_GOOD          4
#define tx_x4_credit_gen0_cl91_algn_state_CW_BAD           5
#define tx_x4_credit_gen0_cl91_algn_state_THREE_BAD        6

/****************************************************************************
 * Enums: tx_x4_credit_gen0_fec_sel_override
 */
#define tx_x4_credit_gen0_fec_sel_override_NO_OVERRIDE     0
#define tx_x4_credit_gen0_fec_sel_override_NO_FEC          1
#define tx_x4_credit_gen0_fec_sel_override_FEC_CL74        2
#define tx_x4_credit_gen0_fec_sel_override_FEC_CL91        3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl91_blksync_mode
 */
#define tx_x4_credit_gen0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define tx_x4_credit_gen0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define tx_x4_credit_gen0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define tx_x4_credit_gen0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define tx_x4_credit_gen0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_merge_mode
 */
#define tx_x4_credit_gen0_r_merge_mode_R_MERGE_MODE_BYPASS 0
#define tx_x4_credit_gen0_r_merge_mode_R_MERGE_MODE_CL91_FC 1
#define tx_x4_credit_gen0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define tx_x4_credit_gen0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define tx_x4_credit_gen0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_tc_mode
 */
#define tx_x4_credit_gen0_r_tc_mode_R_TC_MODE_SINGLE       0
#define tx_x4_credit_gen0_r_tc_mode_R_TC_MODE_DUAL         1
#define tx_x4_credit_gen0_r_tc_mode_R_TC_MODE_QUAD         2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_r_tc_out_mode
 */
#define tx_x4_credit_gen0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE 0
#define tx_x4_credit_gen0_r_tc_out_mode_R_TC_OUT_MODE_DUAL 1
#define tx_x4_credit_gen0_r_tc_out_mode_R_TC_OUT_MODE_QUAD 2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl91_fec_mode
 */
#define tx_x4_credit_gen0_cl91_fec_mode_NO_CL91_FEC        0
#define tx_x4_credit_gen0_cl91_fec_mode_CL91_SINGLE_LANE_FC 1
#define tx_x4_credit_gen0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define tx_x4_credit_gen0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define tx_x4_credit_gen0_cl91_fec_mode_CL91_QUAD_LANE     4
#define tx_x4_credit_gen0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: tx_x4_credit_gen0_am_spacing_mul
 */
#define tx_x4_credit_gen0_am_spacing_mul_AM_SPACING_MUL_2  0
#define tx_x4_credit_gen0_am_spacing_mul_AM_SPACING_MUL_4  1
#define tx_x4_credit_gen0_am_spacing_mul_AM_SPACING_MUL_5  2
#define tx_x4_credit_gen0_am_spacing_mul_AM_SPACING_MUL_20 3

/****************************************************************************
 * Enums: tx_x4_status0_cl36TxEEEStates_l
 */
#define tx_x4_status0_cl36TxEEEStates_l_TX_REFRESH         8
#define tx_x4_status0_cl36TxEEEStates_l_TX_QUIET           4
#define tx_x4_status0_cl36TxEEEStates_l_TX_SLEEP           2
#define tx_x4_status0_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x4_status0_cl36TxEEEStates_c
 */
#define tx_x4_status0_cl36TxEEEStates_c_TX_REFRESH         3
#define tx_x4_status0_cl36TxEEEStates_c_TX_QUIET           2
#define tx_x4_status0_cl36TxEEEStates_c_TX_SLEEP           1
#define tx_x4_status0_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x4_status0_cl49TxEEEStates_l
 */
#define tx_x4_status0_cl49TxEEEStates_l_SCR_RESET_2        64
#define tx_x4_status0_cl49TxEEEStates_l_SCR_RESET_1        32
#define tx_x4_status0_cl49TxEEEStates_l_TX_WAKE            16
#define tx_x4_status0_cl49TxEEEStates_l_TX_REFRESH         8
#define tx_x4_status0_cl49TxEEEStates_l_TX_QUIET           4
#define tx_x4_status0_cl49TxEEEStates_l_TX_SLEEP           2
#define tx_x4_status0_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x4_status0_fec_req_enum
 */
#define tx_x4_status0_fec_req_enum_FEC_not_supported       0
#define tx_x4_status0_fec_req_enum_FEC_supported_but_not_requested 1
#define tx_x4_status0_fec_req_enum_invalid_setting         2
#define tx_x4_status0_fec_req_enum_FEC_supported_and_requested 3

/****************************************************************************
 * Enums: tx_x4_status0_cl73_pause_enum
 */
#define tx_x4_status0_cl73_pause_enum_No_PAUSE_ability     0
#define tx_x4_status0_cl73_pause_enum_Asymmetric_toward_link_partner_PAUSE_ability 2
#define tx_x4_status0_cl73_pause_enum_Symmetric_PAUSE_ability 1
#define tx_x4_status0_cl73_pause_enum_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/****************************************************************************
 * Enums: tx_x4_status0_cl49TxEEEStates_c
 */
#define tx_x4_status0_cl49TxEEEStates_c_SCR_RESET_2        6
#define tx_x4_status0_cl49TxEEEStates_c_SCR_RESET_1        5
#define tx_x4_status0_cl49TxEEEStates_c_TX_WAKE            4
#define tx_x4_status0_cl49TxEEEStates_c_TX_REFRESH         3
#define tx_x4_status0_cl49TxEEEStates_c_TX_QUIET           2
#define tx_x4_status0_cl49TxEEEStates_c_TX_SLEEP           1
#define tx_x4_status0_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x4_status0_cl36RxEEEStates_l
 */
#define tx_x4_status0_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define tx_x4_status0_cl36RxEEEStates_l_RX_WTF             16
#define tx_x4_status0_cl36RxEEEStates_l_RX_WAKE            8
#define tx_x4_status0_cl36RxEEEStates_l_RX_QUIET           4
#define tx_x4_status0_cl36RxEEEStates_l_RX_SLEEP           2
#define tx_x4_status0_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x4_status0_cl36RxEEEStates_c
 */
#define tx_x4_status0_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define tx_x4_status0_cl36RxEEEStates_c_RX_WTF             4
#define tx_x4_status0_cl36RxEEEStates_c_RX_WAKE            3
#define tx_x4_status0_cl36RxEEEStates_c_RX_QUIET           2
#define tx_x4_status0_cl36RxEEEStates_c_RX_SLEEP           1
#define tx_x4_status0_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x4_status0_cl49RxEEEStates_l
 */
#define tx_x4_status0_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define tx_x4_status0_cl49RxEEEStates_l_RX_WTF             16
#define tx_x4_status0_cl49RxEEEStates_l_RX_WAKE            8
#define tx_x4_status0_cl49RxEEEStates_l_RX_QUIET           4
#define tx_x4_status0_cl49RxEEEStates_l_RX_SLEEP           2
#define tx_x4_status0_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x4_status0_cl49RxEEEStates_c
 */
#define tx_x4_status0_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define tx_x4_status0_cl49RxEEEStates_c_RX_WTF             4
#define tx_x4_status0_cl49RxEEEStates_c_RX_WAKE            3
#define tx_x4_status0_cl49RxEEEStates_c_RX_QUIET           2
#define tx_x4_status0_cl49RxEEEStates_c_RX_SLEEP           1
#define tx_x4_status0_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x4_status0_cl48TxEEEStates_l
 */
#define tx_x4_status0_cl48TxEEEStates_l_TX_REFRESH         8
#define tx_x4_status0_cl48TxEEEStates_l_TX_QUIET           4
#define tx_x4_status0_cl48TxEEEStates_l_TX_SLEEP           2
#define tx_x4_status0_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x4_status0_cl48TxEEEStates_c
 */
#define tx_x4_status0_cl48TxEEEStates_c_TX_REFRESH         3
#define tx_x4_status0_cl48TxEEEStates_c_TX_QUIET           2
#define tx_x4_status0_cl48TxEEEStates_c_TX_SLEEP           1
#define tx_x4_status0_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x4_status0_cl48RxEEEStates_l
 */
#define tx_x4_status0_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define tx_x4_status0_cl48RxEEEStates_l_RX_WAKE            16
#define tx_x4_status0_cl48RxEEEStates_l_RX_QUIET           8
#define tx_x4_status0_cl48RxEEEStates_l_RX_DEACT           4
#define tx_x4_status0_cl48RxEEEStates_l_RX_SLEEP           2
#define tx_x4_status0_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: tx_x4_status0_cl48RxEEEStates_c
 */
#define tx_x4_status0_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define tx_x4_status0_cl48RxEEEStates_c_RX_WAKE            4
#define tx_x4_status0_cl48RxEEEStates_c_RX_QUIET           3
#define tx_x4_status0_cl48RxEEEStates_c_RX_DEACT           2
#define tx_x4_status0_cl48RxEEEStates_c_RX_SLEEP           1
#define tx_x4_status0_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: tx_x4_status0_IQP_Options
 */
#define tx_x4_status0_IQP_Options_i50uA                    0
#define tx_x4_status0_IQP_Options_i100uA                   1
#define tx_x4_status0_IQP_Options_i150uA                   2
#define tx_x4_status0_IQP_Options_i200uA                   3
#define tx_x4_status0_IQP_Options_i250uA                   4
#define tx_x4_status0_IQP_Options_i300uA                   5
#define tx_x4_status0_IQP_Options_i350uA                   6
#define tx_x4_status0_IQP_Options_i400uA                   7
#define tx_x4_status0_IQP_Options_i450uA                   8
#define tx_x4_status0_IQP_Options_i500uA                   9
#define tx_x4_status0_IQP_Options_i550uA                   10
#define tx_x4_status0_IQP_Options_i600uA                   11
#define tx_x4_status0_IQP_Options_i650uA                   12
#define tx_x4_status0_IQP_Options_i700uA                   13
#define tx_x4_status0_IQP_Options_i750uA                   14
#define tx_x4_status0_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: tx_x4_status0_IDriver_Options
 */
#define tx_x4_status0_IDriver_Options_v680mV               0
#define tx_x4_status0_IDriver_Options_v730mV               1
#define tx_x4_status0_IDriver_Options_v780mV               2
#define tx_x4_status0_IDriver_Options_v830mV               3
#define tx_x4_status0_IDriver_Options_v880mV               4
#define tx_x4_status0_IDriver_Options_v930mV               5
#define tx_x4_status0_IDriver_Options_v980mV               6
#define tx_x4_status0_IDriver_Options_v1010mV              7
#define tx_x4_status0_IDriver_Options_v1040mV              8
#define tx_x4_status0_IDriver_Options_v1060mV              9
#define tx_x4_status0_IDriver_Options_v1070mV              10
#define tx_x4_status0_IDriver_Options_v1080mV              11
#define tx_x4_status0_IDriver_Options_v1085mV              12
#define tx_x4_status0_IDriver_Options_v1090mV              13
#define tx_x4_status0_IDriver_Options_v1095mV              14
#define tx_x4_status0_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: tx_x4_status0_operationModes
 */
#define tx_x4_status0_operationModes_XGXS                  0
#define tx_x4_status0_operationModes_XGXG_nCC              1
#define tx_x4_status0_operationModes_Indlane_OS8           4
#define tx_x4_status0_operationModes_IndLane_OS5           5
#define tx_x4_status0_operationModes_PCI                   7
#define tx_x4_status0_operationModes_XGXS_nLQ              8
#define tx_x4_status0_operationModes_XGXS_nLQnCC           9
#define tx_x4_status0_operationModes_PBypass               10
#define tx_x4_status0_operationModes_PBypass_nDSK          11
#define tx_x4_status0_operationModes_ComboCoreMode         12
#define tx_x4_status0_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: tx_x4_status0_actualSpeeds
 */
#define tx_x4_status0_actualSpeeds_dr_10M                  0
#define tx_x4_status0_actualSpeeds_dr_100M                 1
#define tx_x4_status0_actualSpeeds_dr_1G                   2
#define tx_x4_status0_actualSpeeds_dr_2p5G                 3
#define tx_x4_status0_actualSpeeds_dr_5G_X4                4
#define tx_x4_status0_actualSpeeds_dr_6G_X4                5
#define tx_x4_status0_actualSpeeds_dr_10G_HiG              6
#define tx_x4_status0_actualSpeeds_dr_10G_CX4              7
#define tx_x4_status0_actualSpeeds_dr_12G_HiG              8
#define tx_x4_status0_actualSpeeds_dr_12p5G_X4             9
#define tx_x4_status0_actualSpeeds_dr_13G_X4               10
#define tx_x4_status0_actualSpeeds_dr_15G_X4               11
#define tx_x4_status0_actualSpeeds_dr_16G_X4               12
#define tx_x4_status0_actualSpeeds_dr_1G_KX                13
#define tx_x4_status0_actualSpeeds_dr_10G_KX4              14
#define tx_x4_status0_actualSpeeds_dr_10G_KR               15
#define tx_x4_status0_actualSpeeds_dr_5G                   16
#define tx_x4_status0_actualSpeeds_dr_6p4G                 17
#define tx_x4_status0_actualSpeeds_dr_20G_X4               18
#define tx_x4_status0_actualSpeeds_dr_21G_X4               19
#define tx_x4_status0_actualSpeeds_dr_25G_X4               20
#define tx_x4_status0_actualSpeeds_dr_10G_HiG_DXGXS        21
#define tx_x4_status0_actualSpeeds_dr_10G_DXGXS            22
#define tx_x4_status0_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define tx_x4_status0_actualSpeeds_dr_10p5G_DXGXS          24
#define tx_x4_status0_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define tx_x4_status0_actualSpeeds_dr_12p773G_DXGXS        26
#define tx_x4_status0_actualSpeeds_dr_10G_XFI              27
#define tx_x4_status0_actualSpeeds_dr_40G                  28
#define tx_x4_status0_actualSpeeds_dr_20G_HiG_DXGXS        29
#define tx_x4_status0_actualSpeeds_dr_20G_DXGXS            30
#define tx_x4_status0_actualSpeeds_dr_10G_SFI              31
#define tx_x4_status0_actualSpeeds_dr_31p5G                32
#define tx_x4_status0_actualSpeeds_dr_32p7G                33
#define tx_x4_status0_actualSpeeds_dr_20G_SCR              34
#define tx_x4_status0_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define tx_x4_status0_actualSpeeds_dr_10G_DXGXS_SCR        36
#define tx_x4_status0_actualSpeeds_dr_12G_R2               37
#define tx_x4_status0_actualSpeeds_dr_10G_X2               38
#define tx_x4_status0_actualSpeeds_dr_40G_KR4              39
#define tx_x4_status0_actualSpeeds_dr_40G_CR4              40
#define tx_x4_status0_actualSpeeds_dr_100G_CR10            41
#define tx_x4_status0_actualSpeeds_dr_15p75G_DXGXS         44
#define tx_x4_status0_actualSpeeds_dr_20G_KR2              57
#define tx_x4_status0_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: tx_x4_status0_actualSpeedsMisc1
 */
#define tx_x4_status0_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define tx_x4_status0_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define tx_x4_status0_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define tx_x4_status0_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define tx_x4_status0_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define tx_x4_status0_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define tx_x4_status0_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define tx_x4_status0_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define tx_x4_status0_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define tx_x4_status0_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define tx_x4_status0_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define tx_x4_status0_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define tx_x4_status0_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define tx_x4_status0_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define tx_x4_status0_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define tx_x4_status0_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: tx_x4_status0_IndLaneModes
 */
#define tx_x4_status0_IndLaneModes_SWSDR_div2              0
#define tx_x4_status0_IndLaneModes_SWSDR_div1              1
#define tx_x4_status0_IndLaneModes_DWSDR_div2              2
#define tx_x4_status0_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: tx_x4_status0_prbsSelect
 */
#define tx_x4_status0_prbsSelect_prbs7                     0
#define tx_x4_status0_prbsSelect_prbs15                    1
#define tx_x4_status0_prbsSelect_prbs23                    2
#define tx_x4_status0_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: tx_x4_status0_vcoDivider
 */
#define tx_x4_status0_vcoDivider_div32                     0
#define tx_x4_status0_vcoDivider_div36                     1
#define tx_x4_status0_vcoDivider_div40                     2
#define tx_x4_status0_vcoDivider_div42                     3
#define tx_x4_status0_vcoDivider_div48                     4
#define tx_x4_status0_vcoDivider_div50                     5
#define tx_x4_status0_vcoDivider_div52                     6
#define tx_x4_status0_vcoDivider_div54                     7
#define tx_x4_status0_vcoDivider_div60                     8
#define tx_x4_status0_vcoDivider_div64                     9
#define tx_x4_status0_vcoDivider_div66                     10
#define tx_x4_status0_vcoDivider_div68                     11
#define tx_x4_status0_vcoDivider_div70                     12
#define tx_x4_status0_vcoDivider_div80                     13
#define tx_x4_status0_vcoDivider_div92                     14
#define tx_x4_status0_vcoDivider_div100                    15

/****************************************************************************
 * Enums: tx_x4_status0_refClkSelect
 */
#define tx_x4_status0_refClkSelect_clk_25MHz               0
#define tx_x4_status0_refClkSelect_clk_100MHz              1
#define tx_x4_status0_refClkSelect_clk_125MHz              2
#define tx_x4_status0_refClkSelect_clk_156p25MHz           3
#define tx_x4_status0_refClkSelect_clk_187p5MHz            4
#define tx_x4_status0_refClkSelect_clk_161p25Mhz           5
#define tx_x4_status0_refClkSelect_clk_50Mhz               6
#define tx_x4_status0_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: tx_x4_status0_aerMMDdevTypeSelect
 */
#define tx_x4_status0_aerMMDdevTypeSelect_combo_core       0
#define tx_x4_status0_aerMMDdevTypeSelect_PMA_PMD          1
#define tx_x4_status0_aerMMDdevTypeSelect_PCS              3
#define tx_x4_status0_aerMMDdevTypeSelect_PHY              4
#define tx_x4_status0_aerMMDdevTypeSelect_DTE              5
#define tx_x4_status0_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: tx_x4_status0_aerMMDportSelect
 */
#define tx_x4_status0_aerMMDportSelect_ln0                 0
#define tx_x4_status0_aerMMDportSelect_ln1                 1
#define tx_x4_status0_aerMMDportSelect_ln2                 2
#define tx_x4_status0_aerMMDportSelect_ln3                 3
#define tx_x4_status0_aerMMDportSelect_BCST_ln0_1_2_3      511
#define tx_x4_status0_aerMMDportSelect_BCST_ln0_1          512
#define tx_x4_status0_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: tx_x4_status0_firmwareModeSelect
 */
#define tx_x4_status0_firmwareModeSelect_DEFAULT           0
#define tx_x4_status0_firmwareModeSelect_SFP_OPT_LR        1
#define tx_x4_status0_firmwareModeSelect_SFP_DAC           2
#define tx_x4_status0_firmwareModeSelect_XLAUI             3
#define tx_x4_status0_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: tx_x4_status0_tempIdxSelect
 */
#define tx_x4_status0_tempIdxSelect_LTE__22p9C             15
#define tx_x4_status0_tempIdxSelect_LTE__12p6C             14
#define tx_x4_status0_tempIdxSelect_LTE__3p0C              13
#define tx_x4_status0_tempIdxSelect_LTE_6p7C               12
#define tx_x4_status0_tempIdxSelect_LTE_16p4C              11
#define tx_x4_status0_tempIdxSelect_LTE_26p6C              10
#define tx_x4_status0_tempIdxSelect_LTE_36p3C              9
#define tx_x4_status0_tempIdxSelect_LTE_46p0C              8
#define tx_x4_status0_tempIdxSelect_LTE_56p2C              7
#define tx_x4_status0_tempIdxSelect_LTE_65p9C              6
#define tx_x4_status0_tempIdxSelect_LTE_75p6C              5
#define tx_x4_status0_tempIdxSelect_LTE_85p3C              4
#define tx_x4_status0_tempIdxSelect_LTE_95p5C              3
#define tx_x4_status0_tempIdxSelect_LTE_105p2C             2
#define tx_x4_status0_tempIdxSelect_LTE_114p9C             1
#define tx_x4_status0_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: tx_x4_status0_port_mode
 */
#define tx_x4_status0_port_mode_QUAD_PORT                  0
#define tx_x4_status0_port_mode_TRI_1_PORT                 1
#define tx_x4_status0_port_mode_TRI_2_PORT                 2
#define tx_x4_status0_port_mode_DUAL_PORT                  3
#define tx_x4_status0_port_mode_SINGLE_PORT                4

/****************************************************************************
 * Enums: tx_x4_status0_rev_letter_enum
 */
#define tx_x4_status0_rev_letter_enum_REV_A                0
#define tx_x4_status0_rev_letter_enum_REV_B                1
#define tx_x4_status0_rev_letter_enum_REV_C                2
#define tx_x4_status0_rev_letter_enum_REV_D                3

/****************************************************************************
 * Enums: tx_x4_status0_rev_number_enum
 */
#define tx_x4_status0_rev_number_enum_REV_0                0
#define tx_x4_status0_rev_number_enum_REV_1                1
#define tx_x4_status0_rev_number_enum_REV_2                2
#define tx_x4_status0_rev_number_enum_REV_3                3
#define tx_x4_status0_rev_number_enum_REV_4                4
#define tx_x4_status0_rev_number_enum_REV_5                5
#define tx_x4_status0_rev_number_enum_REV_6                6
#define tx_x4_status0_rev_number_enum_REV_7                7

/****************************************************************************
 * Enums: tx_x4_status0_bonding_enum
 */
#define tx_x4_status0_bonding_enum_WIRE_BOND               0
#define tx_x4_status0_bonding_enum_FLIP_CHIP               1

/****************************************************************************
 * Enums: tx_x4_status0_tech_process
 */
#define tx_x4_status0_tech_process_PROCESS_90NM            0
#define tx_x4_status0_tech_process_PROCESS_65NM            1
#define tx_x4_status0_tech_process_PROCESS_40NM            2
#define tx_x4_status0_tech_process_PROCESS_28NM            3
#define tx_x4_status0_tech_process_PROCESS_16NM            4

/****************************************************************************
 * Enums: tx_x4_status0_model_num
 */
#define tx_x4_status0_model_num_SERDES_CL73                0
#define tx_x4_status0_model_num_XGXS_16G                   1
#define tx_x4_status0_model_num_HYPERCORE                  2
#define tx_x4_status0_model_num_HYPERLITE                  3
#define tx_x4_status0_model_num_PCIE_G2_PIPE               4
#define tx_x4_status0_model_num_SERDES_1p25GBd             5
#define tx_x4_status0_model_num_SATA2                      6
#define tx_x4_status0_model_num_QSGMII                     7
#define tx_x4_status0_model_num_XGXS10G                    8
#define tx_x4_status0_model_num_WARPCORE                   9
#define tx_x4_status0_model_num_XFICORE                    10
#define tx_x4_status0_model_num_RXFI                       11
#define tx_x4_status0_model_num_WARPLITE                   12
#define tx_x4_status0_model_num_PENTACORE                  13
#define tx_x4_status0_model_num_ESM                        14
#define tx_x4_status0_model_num_QUAD_SGMII                 15
#define tx_x4_status0_model_num_WARPCORE_3                 16
#define tx_x4_status0_model_num_TSC                        17
#define tx_x4_status0_model_num_TSC4E                      18
#define tx_x4_status0_model_num_TSC12E                     19
#define tx_x4_status0_model_num_TSC4F                      20
#define tx_x4_status0_model_num_TSC4F_GEN2                 21
#define tx_x4_status0_model_num_XGXS_CL73_90NM             29
#define tx_x4_status0_model_num_SERDES_CL73_90NM           30
#define tx_x4_status0_model_num_WARPCORE3                  32
#define tx_x4_status0_model_num_WARPCORE4_TSC              33
#define tx_x4_status0_model_num_RXAUI                      34

/****************************************************************************
 * Enums: tx_x4_status0_payload
 */
#define tx_x4_status0_payload_REPEAT_2_BYTES               0
#define tx_x4_status0_payload_RAMPING                      1
#define tx_x4_status0_payload_CL48_CRPAT                   2
#define tx_x4_status0_payload_CL48_CJPAT                   3
#define tx_x4_status0_payload_CL36_LONG_CRPAT              4
#define tx_x4_status0_payload_CL36_SHORT_CRPAT             5

/****************************************************************************
 * Enums: tx_x4_status0_sc
 */
#define tx_x4_status0_sc_S_10G_CR1                         0
#define tx_x4_status0_sc_S_10G_KR1                         1
#define tx_x4_status0_sc_S_10G_X1                          2
#define tx_x4_status0_sc_S_10G_HG2_CR1                     4
#define tx_x4_status0_sc_S_10G_HG2_KR1                     5
#define tx_x4_status0_sc_S_10G_HG2_X1                      6
#define tx_x4_status0_sc_S_20G_CR1                         8
#define tx_x4_status0_sc_S_20G_KR1                         9
#define tx_x4_status0_sc_S_20G_X1                          10
#define tx_x4_status0_sc_S_20G_HG2_CR1                     12
#define tx_x4_status0_sc_S_20G_HG2_KR1                     13
#define tx_x4_status0_sc_S_20G_HG2_X1                      14
#define tx_x4_status0_sc_S_25G_CR1                         16
#define tx_x4_status0_sc_S_25G_KR1                         17
#define tx_x4_status0_sc_S_25G_X1                          18
#define tx_x4_status0_sc_S_25G_HG2_CR1                     20
#define tx_x4_status0_sc_S_25G_HG2_KR1                     21
#define tx_x4_status0_sc_S_25G_HG2_X1                      22
#define tx_x4_status0_sc_S_20G_CR2                         24
#define tx_x4_status0_sc_S_20G_KR2                         25
#define tx_x4_status0_sc_S_20G_X2                          26
#define tx_x4_status0_sc_S_20G_HG2_CR2                     28
#define tx_x4_status0_sc_S_20G_HG2_KR2                     29
#define tx_x4_status0_sc_S_20G_HG2_X2                      30
#define tx_x4_status0_sc_S_40G_CR2                         32
#define tx_x4_status0_sc_S_40G_KR2                         33
#define tx_x4_status0_sc_S_40G_X2                          34
#define tx_x4_status0_sc_S_40G_HG2_CR2                     36
#define tx_x4_status0_sc_S_40G_HG2_KR2                     37
#define tx_x4_status0_sc_S_40G_HG2_X2                      38
#define tx_x4_status0_sc_S_40G_CR4                         40
#define tx_x4_status0_sc_S_40G_KR4                         41
#define tx_x4_status0_sc_S_40G_X4                          42
#define tx_x4_status0_sc_S_40G_HG2_CR4                     44
#define tx_x4_status0_sc_S_40G_HG2_KR4                     45
#define tx_x4_status0_sc_S_40G_HG2_X4                      46
#define tx_x4_status0_sc_S_50G_CR2                         48
#define tx_x4_status0_sc_S_50G_KR2                         49
#define tx_x4_status0_sc_S_50G_X2                          50
#define tx_x4_status0_sc_S_50G_HG2_CR2                     52
#define tx_x4_status0_sc_S_50G_HG2_KR2                     53
#define tx_x4_status0_sc_S_50G_HG2_X2                      54
#define tx_x4_status0_sc_S_50G_CR4                         56
#define tx_x4_status0_sc_S_50G_KR4                         57
#define tx_x4_status0_sc_S_50G_X4                          58
#define tx_x4_status0_sc_S_50G_HG2_CR4                     60
#define tx_x4_status0_sc_S_50G_HG2_KR4                     61
#define tx_x4_status0_sc_S_50G_HG2_X4                      62
#define tx_x4_status0_sc_S_100G_CR4                        64
#define tx_x4_status0_sc_S_100G_KR4                        65
#define tx_x4_status0_sc_S_100G_X4                         66
#define tx_x4_status0_sc_S_100G_HG2_CR4                    68
#define tx_x4_status0_sc_S_100G_HG2_KR4                    69
#define tx_x4_status0_sc_S_100G_HG2_X4                     70
#define tx_x4_status0_sc_S_CL73_20GVCO                     72
#define tx_x4_status0_sc_S_CL73_25GVCO                     80
#define tx_x4_status0_sc_S_CL36_20GVCO                     88
#define tx_x4_status0_sc_S_CL36_25GVCO                     96
#define tx_x4_status0_sc_S_25G_CR_IEEE                     112
#define tx_x4_status0_sc_S_25G_CRS_IEEE                    113
#define tx_x4_status0_sc_S_25G_KR_IEEE                     114
#define tx_x4_status0_sc_S_25G_KRS_IEEE                    115

/****************************************************************************
 * Enums: tx_x4_status0_t_fifo_modes
 */
#define tx_x4_status0_t_fifo_modes_T_FIFO_INSERT_NO_AM     0
#define tx_x4_status0_t_fifo_modes_T_FIFO_INSERT_4_AM      1
#define tx_x4_status0_t_fifo_modes_T_FIFO_INSERT_20_AM     2
#define tx_x4_status0_t_fifo_modes_T_FIFO_INSERT_2_AM      3

/****************************************************************************
 * Enums: tx_x4_status0_t_enc_modes
 */
#define tx_x4_status0_t_enc_modes_T_ENC_MODE_BYPASS        0
#define tx_x4_status0_t_enc_modes_T_ENC_MODE_CL49          1
#define tx_x4_status0_t_enc_modes_T_ENC_MODE_CL82          2

/****************************************************************************
 * Enums: tx_x4_status0_btmx_mode
 */
#define tx_x4_status0_btmx_mode_BS_BTMX_MODE_1to1          0
#define tx_x4_status0_btmx_mode_BS_BTMX_MODE_2to1          1
#define tx_x4_status0_btmx_mode_BS_BTMX_MODE_5to1          2

/****************************************************************************
 * Enums: tx_x4_status0_t_type_cl82
 */
#define tx_x4_status0_t_type_cl82_T_TYPE_B1                5
#define tx_x4_status0_t_type_cl82_T_TYPE_C                 4
#define tx_x4_status0_t_type_cl82_T_TYPE_S                 3
#define tx_x4_status0_t_type_cl82_T_TYPE_T                 2
#define tx_x4_status0_t_type_cl82_T_TYPE_D                 1
#define tx_x4_status0_t_type_cl82_T_TYPE_E                 0

/****************************************************************************
 * Enums: tx_x4_status0_txsm_state_cl82
 */
#define tx_x4_status0_txsm_state_cl82_TX_HIG_END           6
#define tx_x4_status0_txsm_state_cl82_TX_HIG_START         5
#define tx_x4_status0_txsm_state_cl82_TX_E                 4
#define tx_x4_status0_txsm_state_cl82_TX_T                 3
#define tx_x4_status0_txsm_state_cl82_TX_D                 2
#define tx_x4_status0_txsm_state_cl82_TX_C                 1
#define tx_x4_status0_txsm_state_cl82_TX_INIT              0

/****************************************************************************
 * Enums: tx_x4_status0_ltxsm_state_cl82
 */
#define tx_x4_status0_ltxsm_state_cl82_TX_HIG_END          64
#define tx_x4_status0_ltxsm_state_cl82_TX_HIG_START        32
#define tx_x4_status0_ltxsm_state_cl82_TX_E                16
#define tx_x4_status0_ltxsm_state_cl82_TX_T                8
#define tx_x4_status0_ltxsm_state_cl82_TX_D                4
#define tx_x4_status0_ltxsm_state_cl82_TX_C                2
#define tx_x4_status0_ltxsm_state_cl82_TX_INIT             1

/****************************************************************************
 * Enums: tx_x4_status0_r_type_coded_cl82
 */
#define tx_x4_status0_r_type_coded_cl82_R_TYPE_B1          32
#define tx_x4_status0_r_type_coded_cl82_R_TYPE_C           16
#define tx_x4_status0_r_type_coded_cl82_R_TYPE_S           8
#define tx_x4_status0_r_type_coded_cl82_R_TYPE_T           4
#define tx_x4_status0_r_type_coded_cl82_R_TYPE_D           2
#define tx_x4_status0_r_type_coded_cl82_R_TYPE_E           1

/****************************************************************************
 * Enums: tx_x4_status0_rxsm_state_cl82
 */
#define tx_x4_status0_rxsm_state_cl82_RX_HIG_END           64
#define tx_x4_status0_rxsm_state_cl82_RX_HIG_START         32
#define tx_x4_status0_rxsm_state_cl82_RX_E                 16
#define tx_x4_status0_rxsm_state_cl82_RX_T                 8
#define tx_x4_status0_rxsm_state_cl82_RX_D                 4
#define tx_x4_status0_rxsm_state_cl82_RX_C                 2
#define tx_x4_status0_rxsm_state_cl82_RX_INIT              1

/****************************************************************************
 * Enums: tx_x4_status0_deskew_state
 */
#define tx_x4_status0_deskew_state_ALIGN_ACQUIRED          2
#define tx_x4_status0_deskew_state_LOSS_OF_ALIGNMENT       1

/****************************************************************************
 * Enums: tx_x4_status0_os_mode_enum
 */
#define tx_x4_status0_os_mode_enum_OS_MODE_1               0
#define tx_x4_status0_os_mode_enum_OS_MODE_2               1
#define tx_x4_status0_os_mode_enum_OS_MODE_4               2
#define tx_x4_status0_os_mode_enum_OS_MODE_16p5            8
#define tx_x4_status0_os_mode_enum_OS_MODE_20p625          12

/****************************************************************************
 * Enums: tx_x4_status0_scr_modes
 */
#define tx_x4_status0_scr_modes_T_SCR_MODE_BYPASS          0
#define tx_x4_status0_scr_modes_T_SCR_MODE_CL49            1
#define tx_x4_status0_scr_modes_T_SCR_MODE_40G_2_LANE      2
#define tx_x4_status0_scr_modes_T_SCR_MODE_100G            3
#define tx_x4_status0_scr_modes_T_SCR_MODE_20G             4
#define tx_x4_status0_scr_modes_T_SCR_MODE_40G_4_LANE      5

/****************************************************************************
 * Enums: tx_x4_status0_descr_modes
 */
#define tx_x4_status0_descr_modes_R_DESCR_MODE_BYPASS      0
#define tx_x4_status0_descr_modes_R_DESCR_MODE_CL49        1
#define tx_x4_status0_descr_modes_R_DESCR_MODE_CL82        2

/****************************************************************************
 * Enums: tx_x4_status0_r_dec_tl_mode
 */
#define tx_x4_status0_r_dec_tl_mode_R_DEC_TL_MODE_BYPASS   0
#define tx_x4_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL49     1
#define tx_x4_status0_r_dec_tl_mode_R_DEC_TL_MODE_CL82     2

/****************************************************************************
 * Enums: tx_x4_status0_r_dec_fsm_mode
 */
#define tx_x4_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_BYPASS 0
#define tx_x4_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL49   1
#define tx_x4_status0_r_dec_fsm_mode_R_DEC_FSM_MODE_CL82   2

/****************************************************************************
 * Enums: tx_x4_status0_r_deskew_mode
 */
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_BYPASS   0
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_20G      1
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_40G_4_LANE 2
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_40G_2_LANE 3
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_100G     4
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_CL49     5
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_CL91_QUAD 6
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define tx_x4_status0_r_deskew_mode_R_DESKEW_MODE_CL91_FC  9

/****************************************************************************
 * Enums: tx_x4_status0_bs_dist_modes
 */
#define tx_x4_status0_bs_dist_modes_BS_DIST_MODE_5_LANE_TDM 0
#define tx_x4_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define tx_x4_status0_bs_dist_modes_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define tx_x4_status0_bs_dist_modes_BS_DIST_MODE_NO_TDM    3

/****************************************************************************
 * Enums: tx_x4_status0_cl49_t_type
 */
#define tx_x4_status0_cl49_t_type_BAD_T_TYPE               15
#define tx_x4_status0_cl49_t_type_T_TYPE_B0                11
#define tx_x4_status0_cl49_t_type_T_TYPE_OB                10
#define tx_x4_status0_cl49_t_type_T_TYPE_B1                9
#define tx_x4_status0_cl49_t_type_T_TYPE_DB                8
#define tx_x4_status0_cl49_t_type_T_TYPE_FC                7
#define tx_x4_status0_cl49_t_type_T_TYPE_TB                6
#define tx_x4_status0_cl49_t_type_T_TYPE_LI                5
#define tx_x4_status0_cl49_t_type_T_TYPE_C                 4
#define tx_x4_status0_cl49_t_type_T_TYPE_S                 3
#define tx_x4_status0_cl49_t_type_T_TYPE_T                 2
#define tx_x4_status0_cl49_t_type_T_TYPE_D                 1
#define tx_x4_status0_cl49_t_type_T_TYPE_E                 0

/****************************************************************************
 * Enums: tx_x4_status0_cl49_txsm_states
 */
#define tx_x4_status0_cl49_txsm_states_TX_HIG_END          7
#define tx_x4_status0_cl49_txsm_states_TX_HIG_START        6
#define tx_x4_status0_cl49_txsm_states_TX_LI               5
#define tx_x4_status0_cl49_txsm_states_TX_E                4
#define tx_x4_status0_cl49_txsm_states_TX_T                3
#define tx_x4_status0_cl49_txsm_states_TX_D                2
#define tx_x4_status0_cl49_txsm_states_TX_C                1
#define tx_x4_status0_cl49_txsm_states_TX_INIT             0

/****************************************************************************
 * Enums: tx_x4_status0_cl49_ltxsm_states
 */
#define tx_x4_status0_cl49_ltxsm_states_TX_HIG_END         128
#define tx_x4_status0_cl49_ltxsm_states_TX_HIG_START       64
#define tx_x4_status0_cl49_ltxsm_states_TX_LI              32
#define tx_x4_status0_cl49_ltxsm_states_TX_E               16
#define tx_x4_status0_cl49_ltxsm_states_TX_T               8
#define tx_x4_status0_cl49_ltxsm_states_TX_D               4
#define tx_x4_status0_cl49_ltxsm_states_TX_C               2
#define tx_x4_status0_cl49_ltxsm_states_TX_INIT            1

/****************************************************************************
 * Enums: tx_x4_status0_burst_error_mode
 */
#define tx_x4_status0_burst_error_mode_BURST_ERROR_11_BITS 0
#define tx_x4_status0_burst_error_mode_BURST_ERROR_16_BITS 1
#define tx_x4_status0_burst_error_mode_BURST_ERROR_17_BITS 2
#define tx_x4_status0_burst_error_mode_BURST_ERROR_18_BITS 3
#define tx_x4_status0_burst_error_mode_BURST_ERROR_19_BITS 4
#define tx_x4_status0_burst_error_mode_BURST_ERROR_20_BITS 5
#define tx_x4_status0_burst_error_mode_BURST_ERROR_21_BITS 6
#define tx_x4_status0_burst_error_mode_BURST_ERROR_22_BITS 7
#define tx_x4_status0_burst_error_mode_BURST_ERROR_23_BITS 8
#define tx_x4_status0_burst_error_mode_BURST_ERROR_24_BITS 9
#define tx_x4_status0_burst_error_mode_BURST_ERROR_25_BITS 10
#define tx_x4_status0_burst_error_mode_BURST_ERROR_26_BITS 11
#define tx_x4_status0_burst_error_mode_BURST_ERROR_27_BITS 12
#define tx_x4_status0_burst_error_mode_BURST_ERROR_28_BITS 13
#define tx_x4_status0_burst_error_mode_BURST_ERROR_29_BITS 14
#define tx_x4_status0_burst_error_mode_BURST_ERROR_30_BITS 15
#define tx_x4_status0_burst_error_mode_BURST_ERROR_31_BITS 16
#define tx_x4_status0_burst_error_mode_BURST_ERROR_32_BITS 17
#define tx_x4_status0_burst_error_mode_BURST_ERROR_33_BITS 18
#define tx_x4_status0_burst_error_mode_BURST_ERROR_34_BITS 19
#define tx_x4_status0_burst_error_mode_BURST_ERROR_35_BITS 20
#define tx_x4_status0_burst_error_mode_BURST_ERROR_36_BITS 21
#define tx_x4_status0_burst_error_mode_BURST_ERROR_37_BITS 22
#define tx_x4_status0_burst_error_mode_BURST_ERROR_38_BITS 23
#define tx_x4_status0_burst_error_mode_BURST_ERROR_39_BITS 24
#define tx_x4_status0_burst_error_mode_BURST_ERROR_40_BITS 25
#define tx_x4_status0_burst_error_mode_BURST_ERROR_41_BITS 26

/****************************************************************************
 * Enums: tx_x4_status0_bermon_state
 */
#define tx_x4_status0_bermon_state_HI_BER                  4
#define tx_x4_status0_bermon_state_GOOD_BER                3
#define tx_x4_status0_bermon_state_BER_TEST_SH             2
#define tx_x4_status0_bermon_state_START_TIMER             1
#define tx_x4_status0_bermon_state_BER_MT_INIT             0

/****************************************************************************
 * Enums: tx_x4_status0_rxsm_state_cl49
 */
#define tx_x4_status0_rxsm_state_cl49_RX_HIG_END           128
#define tx_x4_status0_rxsm_state_cl49_RX_HIG_START         64
#define tx_x4_status0_rxsm_state_cl49_RX_LI                32
#define tx_x4_status0_rxsm_state_cl49_RX_E                 16
#define tx_x4_status0_rxsm_state_cl49_RX_T                 8
#define tx_x4_status0_rxsm_state_cl49_RX_D                 4
#define tx_x4_status0_rxsm_state_cl49_RX_C                 2
#define tx_x4_status0_rxsm_state_cl49_RX_INIT              1

/****************************************************************************
 * Enums: tx_x4_status0_r_type
 */
#define tx_x4_status0_r_type_BAD_R_TYPE                    15
#define tx_x4_status0_r_type_R_TYPE_B0                     11
#define tx_x4_status0_r_type_R_TYPE_OB                     10
#define tx_x4_status0_r_type_R_TYPE_B1                     9
#define tx_x4_status0_r_type_R_TYPE_DB                     8
#define tx_x4_status0_r_type_R_TYPE_FC                     7
#define tx_x4_status0_r_type_R_TYPE_TB                     6
#define tx_x4_status0_r_type_R_TYPE_LI                     5
#define tx_x4_status0_r_type_R_TYPE_C                      4
#define tx_x4_status0_r_type_R_TYPE_S                      3
#define tx_x4_status0_r_type_R_TYPE_T                      2
#define tx_x4_status0_r_type_R_TYPE_D                      1
#define tx_x4_status0_r_type_R_TYPE_E                      0

/****************************************************************************
 * Enums: tx_x4_status0_am_lock_state
 */
#define tx_x4_status0_am_lock_state_INVALID_AM             512
#define tx_x4_status0_am_lock_state_GOOD_AM                256
#define tx_x4_status0_am_lock_state_COMP_AM                128
#define tx_x4_status0_am_lock_state_TIMER_2                64
#define tx_x4_status0_am_lock_state_AM_2_GOOD              32
#define tx_x4_status0_am_lock_state_COMP_2ND               16
#define tx_x4_status0_am_lock_state_TIMER_1                8
#define tx_x4_status0_am_lock_state_FIND_1ST               4
#define tx_x4_status0_am_lock_state_AM_RESET_CNT           2
#define tx_x4_status0_am_lock_state_AM_LOCK_INIT           1

/****************************************************************************
 * Enums: tx_x4_status0_msg_selector
 */
#define tx_x4_status0_msg_selector_RESERVED                0
#define tx_x4_status0_msg_selector_VALUE_802p3             1
#define tx_x4_status0_msg_selector_VALUE_802p9             2
#define tx_x4_status0_msg_selector_VALUE_802p5             3
#define tx_x4_status0_msg_selector_VALUE_1394              4

/****************************************************************************
 * Enums: tx_x4_status0_synce_enum
 */
#define tx_x4_status0_synce_enum_SYNCE_NO_DIV              0
#define tx_x4_status0_synce_enum_SYNCE_DIV_7               1
#define tx_x4_status0_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: tx_x4_status0_synce_enum_stage0
 */
#define tx_x4_status0_synce_enum_stage0_SYNCE_NO_DIV       0
#define tx_x4_status0_synce_enum_stage0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define tx_x4_status0_synce_enum_stage0_SYNCE_DIV_SDM_FRAC_DIV 2

/****************************************************************************
 * Enums: tx_x4_status0_cl91_sync_state
 */
#define tx_x4_status0_cl91_sync_state_FIND_1ST             0
#define tx_x4_status0_cl91_sync_state_COUNT_NEXT           1
#define tx_x4_status0_cl91_sync_state_COMP_2ND             2
#define tx_x4_status0_cl91_sync_state_TWO_GOOD             3

/****************************************************************************
 * Enums: tx_x4_status0_cl91_algn_state
 */
#define tx_x4_status0_cl91_algn_state_LOSS_OF_ALIGNMENT    0
#define tx_x4_status0_cl91_algn_state_DESKEW               1
#define tx_x4_status0_cl91_algn_state_DESKEW_FAIL          2
#define tx_x4_status0_cl91_algn_state_ALIGN_ACQUIRED       3
#define tx_x4_status0_cl91_algn_state_CW_GOOD              4
#define tx_x4_status0_cl91_algn_state_CW_BAD               5
#define tx_x4_status0_cl91_algn_state_THREE_BAD            6

/****************************************************************************
 * Enums: tx_x4_status0_fec_sel_override
 */
#define tx_x4_status0_fec_sel_override_NO_OVERRIDE         0
#define tx_x4_status0_fec_sel_override_NO_FEC              1
#define tx_x4_status0_fec_sel_override_FEC_CL74            2
#define tx_x4_status0_fec_sel_override_FEC_CL91            3

/****************************************************************************
 * Enums: tx_x4_status0_cl91_blksync_mode
 */
#define tx_x4_status0_cl91_blksync_mode_R_BLKSYNC_NO_CL91_FEC 0
#define tx_x4_status0_cl91_blksync_mode_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define tx_x4_status0_cl91_blksync_mode_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define tx_x4_status0_cl91_blksync_mode_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define tx_x4_status0_cl91_blksync_mode_R_BLKSYNC_CL91_FC_FEC 4

/****************************************************************************
 * Enums: tx_x4_status0_r_merge_mode
 */
#define tx_x4_status0_r_merge_mode_R_MERGE_MODE_BYPASS     0
#define tx_x4_status0_r_merge_mode_R_MERGE_MODE_CL91_FC    1
#define tx_x4_status0_r_merge_mode_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define tx_x4_status0_r_merge_mode_R_MERGE_MODE_CL91_DUAL_LANE 3
#define tx_x4_status0_r_merge_mode_R_MERGE_MODE_CL91_QUAD_LANE 4

/****************************************************************************
 * Enums: tx_x4_status0_r_tc_mode
 */
#define tx_x4_status0_r_tc_mode_R_TC_MODE_SINGLE           0
#define tx_x4_status0_r_tc_mode_R_TC_MODE_DUAL             1
#define tx_x4_status0_r_tc_mode_R_TC_MODE_QUAD             2

/****************************************************************************
 * Enums: tx_x4_status0_r_tc_out_mode
 */
#define tx_x4_status0_r_tc_out_mode_R_TC_OUT_MODE_SINGLE   0
#define tx_x4_status0_r_tc_out_mode_R_TC_OUT_MODE_DUAL     1
#define tx_x4_status0_r_tc_out_mode_R_TC_OUT_MODE_QUAD     2

/****************************************************************************
 * Enums: tx_x4_status0_cl91_fec_mode
 */
#define tx_x4_status0_cl91_fec_mode_NO_CL91_FEC            0
#define tx_x4_status0_cl91_fec_mode_CL91_SINGLE_LANE_FC    1
#define tx_x4_status0_cl91_fec_mode_CL91_SINGLE_LANE_BRCM_PROP 2
#define tx_x4_status0_cl91_fec_mode_CL91_DUAL_LANE_BRCM_PROP 3
#define tx_x4_status0_cl91_fec_mode_CL91_QUAD_LANE         4
#define tx_x4_status0_cl91_fec_mode_IEEE_25G_CL91_SINGLE_LANE 5

/****************************************************************************
 * Enums: tx_x4_status0_am_spacing_mul
 */
#define tx_x4_status0_am_spacing_mul_AM_SPACING_MUL_2      0
#define tx_x4_status0_am_spacing_mul_AM_SPACING_MUL_4      1
#define tx_x4_status0_am_spacing_mul_AM_SPACING_MUL_5      2
#define tx_x4_status0_am_spacing_mul_AM_SPACING_MUL_20     3

/****************************************************************************
 * TSC_IEEE_CL22_CL22_B0
 */





/****************************************************************************
 * TSC_IEEE_CL22_CL22_B0
 */
/****************************************************************************
 * CL22_B0 :: phyid2
 */
/* CL22_B0 :: phyid2 :: regid1 [15:00] */
#define CL22_B0_PHYID2_REGID1_MASK                                 0xffff
#define CL22_B0_PHYID2_REGID1_ALIGN                                0
#define CL22_B0_PHYID2_REGID1_BITS                                 16
#define CL22_B0_PHYID2_REGID1_SHIFT                                0


/****************************************************************************
 * CL22_B0 :: phyid3
 */
/* CL22_B0 :: phyid3 :: regid2 [15:00] */
#define CL22_B0_PHYID3_REGID2_MASK                                 0xffff
#define CL22_B0_PHYID3_REGID2_ALIGN                                0
#define CL22_B0_PHYID3_REGID2_BITS                                 16
#define CL22_B0_PHYID3_REGID2_SHIFT                                0


/****************************************************************************
 * TSC_WC4_TSC_USER1_Main0
 */
/****************************************************************************
 * Main0 :: setup
 */
/* Main0 :: setup :: master_port_num [15:14] */
#define MAIN0_SETUP_MASTER_PORT_NUM_MASK                           0xc000
#define MAIN0_SETUP_MASTER_PORT_NUM_ALIGN                          0
#define MAIN0_SETUP_MASTER_PORT_NUM_BITS                           2
#define MAIN0_SETUP_MASTER_PORT_NUM_SHIFT                          14

/* Main0 :: setup :: cl72_en [13:10] */
#define MAIN0_SETUP_CL72_EN_MASK                                   0x3c00
#define MAIN0_SETUP_CL72_EN_ALIGN                                  0
#define MAIN0_SETUP_CL72_EN_BITS                                   4
#define MAIN0_SETUP_CL72_EN_SHIFT                                  10

/* Main0 :: setup :: refclk_sel [09:07] */
#define MAIN0_SETUP_REFCLK_SEL_MASK                                0x0380
#define MAIN0_SETUP_REFCLK_SEL_ALIGN                               0
#define MAIN0_SETUP_REFCLK_SEL_BITS                                3
#define MAIN0_SETUP_REFCLK_SEL_SHIFT                               7
#define MAIN0_SETUP_REFCLK_SEL_clk_25MHz                           0
#define MAIN0_SETUP_REFCLK_SEL_clk_100MHz                          1
#define MAIN0_SETUP_REFCLK_SEL_clk_125MHz                          2
#define MAIN0_SETUP_REFCLK_SEL_clk_156p25MHz                       3
#define MAIN0_SETUP_REFCLK_SEL_clk_187p5MHz                        4
#define MAIN0_SETUP_REFCLK_SEL_clk_161p25Mhz                       5
#define MAIN0_SETUP_REFCLK_SEL_clk_50Mhz                           6
#define MAIN0_SETUP_REFCLK_SEL_clk_106p25Mhz                       7

/* Main0 :: setup :: port_mode_sel [06:04] */
#define MAIN0_SETUP_PORT_MODE_SEL_MASK                             0x0070
#define MAIN0_SETUP_PORT_MODE_SEL_ALIGN                            0
#define MAIN0_SETUP_PORT_MODE_SEL_BITS                             3
#define MAIN0_SETUP_PORT_MODE_SEL_SHIFT                            4
#define MAIN0_SETUP_PORT_MODE_SEL_QUAD_PORT                        0
#define MAIN0_SETUP_PORT_MODE_SEL_TRI_1_PORT                       1
#define MAIN0_SETUP_PORT_MODE_SEL_TRI_2_PORT                       2
#define MAIN0_SETUP_PORT_MODE_SEL_DUAL_PORT                        3
#define MAIN0_SETUP_PORT_MODE_SEL_SINGLE_PORT                      4

/* Main0 :: setup :: single_port_mode [03:03] */
#define MAIN0_SETUP_SINGLE_PORT_MODE_MASK                          0x0008
#define MAIN0_SETUP_SINGLE_PORT_MODE_ALIGN                         0
#define MAIN0_SETUP_SINGLE_PORT_MODE_BITS                          1
#define MAIN0_SETUP_SINGLE_PORT_MODE_SHIFT                         3

/* Main0 :: setup :: stand_alone_mode [02:02] */
#define MAIN0_SETUP_STAND_ALONE_MODE_MASK                          0x0004
#define MAIN0_SETUP_STAND_ALONE_MODE_ALIGN                         0
#define MAIN0_SETUP_STAND_ALONE_MODE_BITS                          1
#define MAIN0_SETUP_STAND_ALONE_MODE_SHIFT                         2

/* Main0 :: setup :: cl73_VCO [01:01] */
#define MAIN0_SETUP_CL73_VCO_MASK                                  0x0002
#define MAIN0_SETUP_CL73_VCO_ALIGN                                 0
#define MAIN0_SETUP_CL73_VCO_BITS                                  1
#define MAIN0_SETUP_CL73_VCO_SHIFT                                 1

/* Main0 :: setup :: tsc_clk_ctrl [00:00] */
#define MAIN0_SETUP_TSC_CLK_CTRL_MASK                              0x0001
#define MAIN0_SETUP_TSC_CLK_CTRL_ALIGN                             0
#define MAIN0_SETUP_TSC_CLK_CTRL_BITS                              1
#define MAIN0_SETUP_TSC_CLK_CTRL_SHIFT                             0


/****************************************************************************
 * Main0 :: synce_control
 */
/* Main0 :: synce_control :: reserved0 [15:08] */
#define MAIN0_SYNCE_CONTROL_RESERVED0_MASK                         0xff00
#define MAIN0_SYNCE_CONTROL_RESERVED0_ALIGN                        0
#define MAIN0_SYNCE_CONTROL_RESERVED0_BITS                         8
#define MAIN0_SYNCE_CONTROL_RESERVED0_SHIFT                        8

/* Main0 :: synce_control :: synce_mode_phy_lane3 [07:06] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_MASK              0x00c0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_ALIGN             0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_BITS              2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_SHIFT             6
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_SYNCE_NO_DIV      0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_SYNCE_DIV_7       1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE3_SYNCE_DIV_11      2

/* Main0 :: synce_control :: synce_mode_phy_lane2 [05:04] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_MASK              0x0030
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_ALIGN             0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_BITS              2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_SHIFT             4
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_SYNCE_NO_DIV      0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_SYNCE_DIV_7       1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE2_SYNCE_DIV_11      2

/* Main0 :: synce_control :: synce_mode_phy_lane1 [03:02] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_MASK              0x000c
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_ALIGN             0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_BITS              2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_SHIFT             2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_SYNCE_NO_DIV      0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_SYNCE_DIV_7       1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE1_SYNCE_DIV_11      2

/* Main0 :: synce_control :: synce_mode_phy_lane0 [01:00] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_MASK              0x0003
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_ALIGN             0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_BITS              2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_SHIFT             0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_SYNCE_NO_DIV      0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_SYNCE_DIV_7       1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LANE0_SYNCE_DIV_11      2


/****************************************************************************
 * Main0 :: synce_control_stage0
 */
/* Main0 :: synce_control_stage0 :: reserved0 [15:08] */
#define MAIN0_SYNCE_CONTROL_STAGE0_RESERVED0_MASK                  0xff00
#define MAIN0_SYNCE_CONTROL_STAGE0_RESERVED0_ALIGN                 0
#define MAIN0_SYNCE_CONTROL_STAGE0_RESERVED0_BITS                  8
#define MAIN0_SYNCE_CONTROL_STAGE0_RESERVED0_SHIFT                 8

/* Main0 :: synce_control_stage0 :: synce_stage0_mode_phy_lane3 [07:06] */
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_MASK 0x00c0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_ALIGN 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_BITS 2
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_SHIFT 6
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_SYNCE_NO_DIV 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE3_SYNCE_DIV_SDM_FRAC_DIV 2

/* Main0 :: synce_control_stage0 :: synce_stage0_mode_phy_lane2 [05:04] */
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_MASK 0x0030
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_ALIGN 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_BITS 2
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_SHIFT 4
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_SYNCE_NO_DIV 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE2_SYNCE_DIV_SDM_FRAC_DIV 2

/* Main0 :: synce_control_stage0 :: synce_stage0_mode_phy_lane1 [03:02] */
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_MASK 0x000c
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_ALIGN 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_BITS 2
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_SHIFT 2
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_SYNCE_NO_DIV 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE1_SYNCE_DIV_SDM_FRAC_DIV 2

/* Main0 :: synce_control_stage0 :: synce_stage0_mode_phy_lane0 [01:00] */
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_MASK 0x0003
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_ALIGN 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_BITS 2
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_SHIFT 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_SYNCE_NO_DIV 0
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_SYNCE_DIV_GAP_CLK_4_OVER_5 1
#define MAIN0_SYNCE_CONTROL_STAGE0_SYNCE_STAGE0_MODE_PHY_LANE0_SYNCE_DIV_SDM_FRAC_DIV 2


/****************************************************************************
 * Main0 :: speed_ctrl
 */
/* Main0 :: speed_ctrl :: reserved0 [15:12] */
#define MAIN0_SPEED_CTRL_RESERVED0_MASK                            0xf000
#define MAIN0_SPEED_CTRL_RESERVED0_ALIGN                           0
#define MAIN0_SPEED_CTRL_RESERVED0_BITS                            4
#define MAIN0_SPEED_CTRL_RESERVED0_SHIFT                           12

/* Main0 :: speed_ctrl :: tsc_credit_sel [11:11] */
#define MAIN0_SPEED_CTRL_TSC_CREDIT_SEL_MASK                       0x0800
#define MAIN0_SPEED_CTRL_TSC_CREDIT_SEL_ALIGN                      0
#define MAIN0_SPEED_CTRL_TSC_CREDIT_SEL_BITS                       1
#define MAIN0_SPEED_CTRL_TSC_CREDIT_SEL_SHIFT                      11

/* Main0 :: speed_ctrl :: reserved1 [10:09] */
#define MAIN0_SPEED_CTRL_RESERVED1_MASK                            0x0600
#define MAIN0_SPEED_CTRL_RESERVED1_ALIGN                           0
#define MAIN0_SPEED_CTRL_RESERVED1_BITS                            2
#define MAIN0_SPEED_CTRL_RESERVED1_SHIFT                           9

/* Main0 :: speed_ctrl :: pll_reset_en [08:08] */
#define MAIN0_SPEED_CTRL_PLL_RESET_EN_MASK                         0x0100
#define MAIN0_SPEED_CTRL_PLL_RESET_EN_ALIGN                        0
#define MAIN0_SPEED_CTRL_PLL_RESET_EN_BITS                         1
#define MAIN0_SPEED_CTRL_PLL_RESET_EN_SHIFT                        8

/* Main0 :: speed_ctrl :: reserved2 [07:00] */
#define MAIN0_SPEED_CTRL_RESERVED2_MASK                            0x00ff
#define MAIN0_SPEED_CTRL_RESERVED2_ALIGN                           0
#define MAIN0_SPEED_CTRL_RESERVED2_BITS                            8
#define MAIN0_SPEED_CTRL_RESERVED2_SHIFT                           0


/****************************************************************************
 * Main0 :: deviceInPkg5
 */
/* Main0 :: deviceInPkg5 :: reserved0 [15:08] */
#define MAIN0_DEVICEINPKG5_RESERVED0_MASK                          0xff00
#define MAIN0_DEVICEINPKG5_RESERVED0_ALIGN                         0
#define MAIN0_DEVICEINPKG5_RESERVED0_BITS                          8
#define MAIN0_DEVICEINPKG5_RESERVED0_SHIFT                         8

/* Main0 :: deviceInPkg5 :: AN [07:07] */
#define MAIN0_DEVICEINPKG5_AN_MASK                                 0x0080
#define MAIN0_DEVICEINPKG5_AN_ALIGN                                0
#define MAIN0_DEVICEINPKG5_AN_BITS                                 1
#define MAIN0_DEVICEINPKG5_AN_SHIFT                                7

/* Main0 :: deviceInPkg5 :: TC [06:06] */
#define MAIN0_DEVICEINPKG5_TC_MASK                                 0x0040
#define MAIN0_DEVICEINPKG5_TC_ALIGN                                0
#define MAIN0_DEVICEINPKG5_TC_BITS                                 1
#define MAIN0_DEVICEINPKG5_TC_SHIFT                                6

/* Main0 :: deviceInPkg5 :: DTE_XS [05:05] */
#define MAIN0_DEVICEINPKG5_DTE_XS_MASK                             0x0020
#define MAIN0_DEVICEINPKG5_DTE_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_DTE_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_DTE_XS_SHIFT                            5

/* Main0 :: deviceInPkg5 :: PHY_XS [04:04] */
#define MAIN0_DEVICEINPKG5_PHY_XS_MASK                             0x0010
#define MAIN0_DEVICEINPKG5_PHY_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_PHY_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_PHY_XS_SHIFT                            4

/* Main0 :: deviceInPkg5 :: PCS_XS [03:03] */
#define MAIN0_DEVICEINPKG5_PCS_XS_MASK                             0x0008
#define MAIN0_DEVICEINPKG5_PCS_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_PCS_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_PCS_XS_SHIFT                            3

/* Main0 :: deviceInPkg5 :: WIS [02:02] */
#define MAIN0_DEVICEINPKG5_WIS_MASK                                0x0004
#define MAIN0_DEVICEINPKG5_WIS_ALIGN                               0
#define MAIN0_DEVICEINPKG5_WIS_BITS                                1
#define MAIN0_DEVICEINPKG5_WIS_SHIFT                               2

/* Main0 :: deviceInPkg5 :: PMA_PMD [01:01] */
#define MAIN0_DEVICEINPKG5_PMA_PMD_MASK                            0x0002
#define MAIN0_DEVICEINPKG5_PMA_PMD_ALIGN                           0
#define MAIN0_DEVICEINPKG5_PMA_PMD_BITS                            1
#define MAIN0_DEVICEINPKG5_PMA_PMD_SHIFT                           1

/* Main0 :: deviceInPkg5 :: Clause22 [00:00] */
#define MAIN0_DEVICEINPKG5_CLAUSE22_MASK                           0x0001
#define MAIN0_DEVICEINPKG5_CLAUSE22_ALIGN                          0
#define MAIN0_DEVICEINPKG5_CLAUSE22_BITS                           1
#define MAIN0_DEVICEINPKG5_CLAUSE22_SHIFT                          0


/****************************************************************************
 * Main0 :: tick_control_1
 */
/* Main0 :: tick_control_1 :: tick_override [15:15] */
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_MASK                    0x8000
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_ALIGN                   0
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_BITS                    1
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_SHIFT                   15

/* Main0 :: tick_control_1 :: tick_numerator_upper [14:00] */
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_MASK             0x7fff
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_ALIGN            0
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_BITS             15
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_SHIFT            0


/****************************************************************************
 * Main0 :: tick_control_0
 */
/* Main0 :: tick_control_0 :: tick_numerator_lower [15:12] */
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_MASK             0xf000
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_ALIGN            0
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_BITS             4
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_SHIFT            12

/* Main0 :: tick_control_0 :: tick_denominator [11:02] */
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_MASK                 0x0ffc
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_ALIGN                0
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_BITS                 10
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_SHIFT                2

/* Main0 :: tick_control_0 :: reserved0 [01:00] */
#define MAIN0_TICK_CONTROL_0_RESERVED0_MASK                        0x0003
#define MAIN0_TICK_CONTROL_0_RESERVED0_ALIGN                       0
#define MAIN0_TICK_CONTROL_0_RESERVED0_BITS                        2
#define MAIN0_TICK_CONTROL_0_RESERVED0_SHIFT                       0


/****************************************************************************
 * Main0 :: loopback_control
 */
/* Main0 :: loopback_control :: reserved0 [15:08] */
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_MASK                      0xff00
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_ALIGN                     0
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_BITS                      8
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_SHIFT                     8

/* Main0 :: loopback_control :: remote_pcs_loopback_enable [07:04] */
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_MASK     0x00f0
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_ALIGN    0
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_BITS     4
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_SHIFT    4

/* Main0 :: loopback_control :: local_pcs_loopback_enable [03:00] */
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_MASK      0x000f
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_ALIGN     0
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_BITS      4
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_SHIFT     0


/****************************************************************************
 * Main0 :: mdio_broadcast
 */
/* Main0 :: mdio_broadcast :: prtad_bcst [15:11] */
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_MASK                       0xf800
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_ALIGN                      0
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_BITS                       5
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_SHIFT                      11

/* Main0 :: mdio_broadcast :: multiPRTs_en [10:07] */
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_MASK                     0x0780
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_ALIGN                    0
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_BITS                     4
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_SHIFT                    7

/* Main0 :: mdio_broadcast :: reserved0 [06:00] */
#define MAIN0_MDIO_BROADCAST_RESERVED0_MASK                        0x007f
#define MAIN0_MDIO_BROADCAST_RESERVED0_ALIGN                       0
#define MAIN0_MDIO_BROADCAST_RESERVED0_BITS                        7
#define MAIN0_MDIO_BROADCAST_RESERVED0_SHIFT                       0


/****************************************************************************
 * Main0 :: regaccess_timeout
 */
/* Main0 :: regaccess_timeout :: reserved0 [15:08] */
#define MAIN0_REGACCESS_TIMEOUT_RESERVED0_MASK                     0xff00
#define MAIN0_REGACCESS_TIMEOUT_RESERVED0_ALIGN                    0
#define MAIN0_REGACCESS_TIMEOUT_RESERVED0_BITS                     8
#define MAIN0_REGACCESS_TIMEOUT_RESERVED0_SHIFT                    8

/* Main0 :: regaccess_timeout :: timeout_count [07:00] */
#define MAIN0_REGACCESS_TIMEOUT_TIMEOUT_COUNT_MASK                 0x00ff
#define MAIN0_REGACCESS_TIMEOUT_TIMEOUT_COUNT_ALIGN                0
#define MAIN0_REGACCESS_TIMEOUT_TIMEOUT_COUNT_BITS                 8
#define MAIN0_REGACCESS_TIMEOUT_TIMEOUT_COUNT_SHIFT                0


/****************************************************************************
 * Main0 :: regaccess_timeout_status
 */
/* Main0 :: regaccess_timeout_status :: reserved0 [15:01] */
#define MAIN0_REGACCESS_TIMEOUT_STATUS_RESERVED0_MASK              0xfffe
#define MAIN0_REGACCESS_TIMEOUT_STATUS_RESERVED0_ALIGN             0
#define MAIN0_REGACCESS_TIMEOUT_STATUS_RESERVED0_BITS              15
#define MAIN0_REGACCESS_TIMEOUT_STATUS_RESERVED0_SHIFT             1

/* Main0 :: regaccess_timeout_status :: timeout_error [00:00] */
#define MAIN0_REGACCESS_TIMEOUT_STATUS_TIMEOUT_ERROR_MASK          0x0001
#define MAIN0_REGACCESS_TIMEOUT_STATUS_TIMEOUT_ERROR_ALIGN         0
#define MAIN0_REGACCESS_TIMEOUT_STATUS_TIMEOUT_ERROR_BITS          1
#define MAIN0_REGACCESS_TIMEOUT_STATUS_TIMEOUT_ERROR_SHIFT         0


/****************************************************************************
 * Main0 :: serdesID
 */
/* Main0 :: serdesID :: rev_letter [15:14] */
#define MAIN0_SERDESID_REV_LETTER_MASK                             0xc000
#define MAIN0_SERDESID_REV_LETTER_ALIGN                            0
#define MAIN0_SERDESID_REV_LETTER_BITS                             2
#define MAIN0_SERDESID_REV_LETTER_SHIFT                            14
#define MAIN0_SERDESID_REV_LETTER_REV_A                            0
#define MAIN0_SERDESID_REV_LETTER_REV_B                            1
#define MAIN0_SERDESID_REV_LETTER_REV_C                            2
#define MAIN0_SERDESID_REV_LETTER_REV_D                            3

/* Main0 :: serdesID :: rev_number [13:11] */
#define MAIN0_SERDESID_REV_NUMBER_MASK                             0x3800
#define MAIN0_SERDESID_REV_NUMBER_ALIGN                            0
#define MAIN0_SERDESID_REV_NUMBER_BITS                             3
#define MAIN0_SERDESID_REV_NUMBER_SHIFT                            11
#define MAIN0_SERDESID_REV_NUMBER_REV_0                            0
#define MAIN0_SERDESID_REV_NUMBER_REV_1                            1
#define MAIN0_SERDESID_REV_NUMBER_REV_2                            2
#define MAIN0_SERDESID_REV_NUMBER_REV_3                            3
#define MAIN0_SERDESID_REV_NUMBER_REV_4                            4
#define MAIN0_SERDESID_REV_NUMBER_REV_5                            5
#define MAIN0_SERDESID_REV_NUMBER_REV_6                            6
#define MAIN0_SERDESID_REV_NUMBER_REV_7                            7

/* Main0 :: serdesID :: bonding [10:09] */
#define MAIN0_SERDESID_BONDING_MASK                                0x0600
#define MAIN0_SERDESID_BONDING_ALIGN                               0
#define MAIN0_SERDESID_BONDING_BITS                                2
#define MAIN0_SERDESID_BONDING_SHIFT                               9
#define MAIN0_SERDESID_BONDING_WIRE_BOND                           0
#define MAIN0_SERDESID_BONDING_FLIP_CHIP                           1

/* Main0 :: serdesID :: tech_proc [08:06] */
#define MAIN0_SERDESID_TECH_PROC_MASK                              0x01c0
#define MAIN0_SERDESID_TECH_PROC_ALIGN                             0
#define MAIN0_SERDESID_TECH_PROC_BITS                              3
#define MAIN0_SERDESID_TECH_PROC_SHIFT                             6
#define MAIN0_SERDESID_TECH_PROC_PROCESS_90NM                      0
#define MAIN0_SERDESID_TECH_PROC_PROCESS_65NM                      1
#define MAIN0_SERDESID_TECH_PROC_PROCESS_40NM                      2
#define MAIN0_SERDESID_TECH_PROC_PROCESS_28NM                      3
#define MAIN0_SERDESID_TECH_PROC_PROCESS_16NM                      4

/* Main0 :: serdesID :: model_number [05:00] */
#define MAIN0_SERDESID_MODEL_NUMBER_MASK                           0x003f
#define MAIN0_SERDESID_MODEL_NUMBER_ALIGN                          0
#define MAIN0_SERDESID_MODEL_NUMBER_BITS                           6
#define MAIN0_SERDESID_MODEL_NUMBER_SHIFT                          0
#define MAIN0_SERDESID_MODEL_NUMBER_SERDES_CL73                    0
#define MAIN0_SERDESID_MODEL_NUMBER_XGXS_16G                       1
#define MAIN0_SERDESID_MODEL_NUMBER_HYPERCORE                      2
#define MAIN0_SERDESID_MODEL_NUMBER_HYPERLITE                      3
#define MAIN0_SERDESID_MODEL_NUMBER_PCIE_G2_PIPE                   4
#define MAIN0_SERDESID_MODEL_NUMBER_SERDES_1p25GBd                 5
#define MAIN0_SERDESID_MODEL_NUMBER_SATA2                          6
#define MAIN0_SERDESID_MODEL_NUMBER_QSGMII                         7
#define MAIN0_SERDESID_MODEL_NUMBER_XGXS10G                        8
#define MAIN0_SERDESID_MODEL_NUMBER_WARPCORE                       9
#define MAIN0_SERDESID_MODEL_NUMBER_XFICORE                        10
#define MAIN0_SERDESID_MODEL_NUMBER_RXFI                           11
#define MAIN0_SERDESID_MODEL_NUMBER_WARPLITE                       12
#define MAIN0_SERDESID_MODEL_NUMBER_PENTACORE                      13
#define MAIN0_SERDESID_MODEL_NUMBER_ESM                            14
#define MAIN0_SERDESID_MODEL_NUMBER_QUAD_SGMII                     15
#define MAIN0_SERDESID_MODEL_NUMBER_WARPCORE_3                     16
#define MAIN0_SERDESID_MODEL_NUMBER_TSC                            17
#define MAIN0_SERDESID_MODEL_NUMBER_TSC4E                          18
#define MAIN0_SERDESID_MODEL_NUMBER_TSC12E                         19
#define MAIN0_SERDESID_MODEL_NUMBER_TSC4F                          20
#define MAIN0_SERDESID_MODEL_NUMBER_TSC4F_GEN2                     21
#define MAIN0_SERDESID_MODEL_NUMBER_XGXS_CL73_90NM                 29
#define MAIN0_SERDESID_MODEL_NUMBER_SERDES_CL73_90NM               30
#define MAIN0_SERDESID_MODEL_NUMBER_WARPCORE3                      32
#define MAIN0_SERDESID_MODEL_NUMBER_WARPCORE4_TSC                  33
#define MAIN0_SERDESID_MODEL_NUMBER_RXAUI                          34


/****************************************************************************
 * Main0 :: ieee_25g_mode
 */
/* Main0 :: ieee_25g_mode :: reserved0 [15:06] */
#define MAIN0_IEEE_25G_MODE_RESERVED0_MASK                         0xffc0
#define MAIN0_IEEE_25G_MODE_RESERVED0_ALIGN                        0
#define MAIN0_IEEE_25G_MODE_RESERVED0_BITS                         10
#define MAIN0_IEEE_25G_MODE_RESERVED0_SHIFT                        6

/* Main0 :: ieee_25g_mode :: cw_scr_en [05:05] */
#define MAIN0_IEEE_25G_MODE_CW_SCR_EN_MASK                         0x0020
#define MAIN0_IEEE_25G_MODE_CW_SCR_EN_ALIGN                        0
#define MAIN0_IEEE_25G_MODE_CW_SCR_EN_BITS                         1
#define MAIN0_IEEE_25G_MODE_CW_SCR_EN_SHIFT                        5

/* Main0 :: ieee_25g_mode :: five_bit_xor [04:04] */
#define MAIN0_IEEE_25G_MODE_FIVE_BIT_XOR_MASK                      0x0010
#define MAIN0_IEEE_25G_MODE_FIVE_BIT_XOR_ALIGN                     0
#define MAIN0_IEEE_25G_MODE_FIVE_BIT_XOR_BITS                      1
#define MAIN0_IEEE_25G_MODE_FIVE_BIT_XOR_SHIFT                     4

/* Main0 :: ieee_25g_mode :: cw_bndry_lock [03:03] */
#define MAIN0_IEEE_25G_MODE_CW_BNDRY_LOCK_MASK                     0x0008
#define MAIN0_IEEE_25G_MODE_CW_BNDRY_LOCK_ALIGN                    0
#define MAIN0_IEEE_25G_MODE_CW_BNDRY_LOCK_BITS                     1
#define MAIN0_IEEE_25G_MODE_CW_BNDRY_LOCK_SHIFT                    3

/* Main0 :: ieee_25g_mode :: second_grp_corrupt [02:02] */
#define MAIN0_IEEE_25G_MODE_SECOND_GRP_CORRUPT_MASK                0x0004
#define MAIN0_IEEE_25G_MODE_SECOND_GRP_CORRUPT_ALIGN               0
#define MAIN0_IEEE_25G_MODE_SECOND_GRP_CORRUPT_BITS                1
#define MAIN0_IEEE_25G_MODE_SECOND_GRP_CORRUPT_SHIFT               2

/* Main0 :: ieee_25g_mode :: am_mode [01:00] */
#define MAIN0_IEEE_25G_MODE_AM_MODE_MASK                           0x0003
#define MAIN0_IEEE_25G_MODE_AM_MODE_ALIGN                          0
#define MAIN0_IEEE_25G_MODE_AM_MODE_BITS                           2
#define MAIN0_IEEE_25G_MODE_AM_MODE_SHIFT                          0


/****************************************************************************
 * TSC_WC4_TSC_USER1_pmd_x1
 */
/****************************************************************************
 * pmd_x1 :: control
 */
/* pmd_x1 :: control :: reserved0 [15:02] */
#define PMD_X1_CONTROL_RESERVED0_MASK                              0xfffc
#define PMD_X1_CONTROL_RESERVED0_ALIGN                             0
#define PMD_X1_CONTROL_RESERVED0_BITS                              14
#define PMD_X1_CONTROL_RESERVED0_SHIFT                             2

/* pmd_x1 :: control :: por_h_rstb [01:01] */
#define PMD_X1_CONTROL_POR_H_RSTB_MASK                             0x0002
#define PMD_X1_CONTROL_POR_H_RSTB_ALIGN                            0
#define PMD_X1_CONTROL_POR_H_RSTB_BITS                             1
#define PMD_X1_CONTROL_POR_H_RSTB_SHIFT                            1

/* pmd_x1 :: control :: core_dp_h_rstb [00:00] */
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_MASK                         0x0001
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_ALIGN                        0
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_BITS                         1
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_SHIFT                        0


/****************************************************************************
 * pmd_x1 :: mode
 */
/* pmd_x1 :: mode :: core_mode [15:00] */
#define PMD_X1_MODE_CORE_MODE_MASK                                 0xffff
#define PMD_X1_MODE_CORE_MODE_ALIGN                                0
#define PMD_X1_MODE_CORE_MODE_BITS                                 16
#define PMD_X1_MODE_CORE_MODE_SHIFT                                0


/****************************************************************************
 * pmd_x1 :: status
 */
/* pmd_x1 :: status :: reserved0 [15:01] */
#define PMD_X1_STATUS_RESERVED0_MASK                               0xfffe
#define PMD_X1_STATUS_RESERVED0_ALIGN                              0
#define PMD_X1_STATUS_RESERVED0_BITS                               15
#define PMD_X1_STATUS_RESERVED0_SHIFT                              1

/* pmd_x1 :: status :: pll_lock_sts [00:00] */
#define PMD_X1_STATUS_PLL_LOCK_STS_MASK                            0x0001
#define PMD_X1_STATUS_PLL_LOCK_STS_ALIGN                           0
#define PMD_X1_STATUS_PLL_LOCK_STS_BITS                            1
#define PMD_X1_STATUS_PLL_LOCK_STS_SHIFT                           0


/****************************************************************************
 * pmd_x1 :: override
 */
/* pmd_x1 :: override :: reserved0 [15:04] */
#define PMD_X1_OVERRIDE_RESERVED0_MASK                             0xfff0
#define PMD_X1_OVERRIDE_RESERVED0_ALIGN                            0
#define PMD_X1_OVERRIDE_RESERVED0_BITS                             12
#define PMD_X1_OVERRIDE_RESERVED0_SHIFT                            4

/* pmd_x1 :: override :: core_dp_h_rstb_oen [03:03] */
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_MASK                    0x0008
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_ALIGN                   0
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_BITS                    1
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_SHIFT                   3

/* pmd_x1 :: override :: core_mode_oen [02:02] */
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_MASK                         0x0004
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_ALIGN                        0
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_BITS                         1
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_SHIFT                        2

/* pmd_x1 :: override :: reserved1 [01:01] */
#define PMD_X1_OVERRIDE_RESERVED1_MASK                             0x0002
#define PMD_X1_OVERRIDE_RESERVED1_ALIGN                            0
#define PMD_X1_OVERRIDE_RESERVED1_BITS                             1
#define PMD_X1_OVERRIDE_RESERVED1_SHIFT                            1

/* pmd_x1 :: override :: pll_lock_ovrd [00:00] */
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_MASK                         0x0001
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_ALIGN                        0
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_BITS                         1
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_SHIFT                        0


/****************************************************************************
 * TSC_WC4_TSC_USER1_PktGen0
 */
/****************************************************************************
 * PktGen0 :: PktGenCtrl1
 */
/* PktGen0 :: PktGenCtrl1 :: number_pkt [15:12] */
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_MASK                        0xf000
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_BITS                        4
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_SHIFT                       12

/* PktGen0 :: PktGenCtrl1 :: rx_pkt_check_en [11:11] */
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_MASK                   0x0800
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_ALIGN                  0
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_BITS                   1
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_SHIFT                  11

/* PktGen0 :: PktGenCtrl1 :: rx_MSBUS_type [10:10] */
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_MASK                     0x0400
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_ALIGN                    0
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_BITS                     1
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_SHIFT                    10

/* PktGen0 :: PktGenCtrl1 :: clr_crccnt [09:09] */
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_MASK                        0x0200
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_BITS                        1
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_SHIFT                       9

/* PktGen0 :: PktGenCtrl1 :: rx_port_sel [08:07] */
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_MASK                       0x0180
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_ALIGN                      0
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_BITS                       2
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_SHIFT                      7

/* PktGen0 :: PktGenCtrl1 :: prtp_data_pattern_sel [06:03] */
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_MASK             0x0078
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_ALIGN            0
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_BITS             4
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_SHIFT            3

/* PktGen0 :: PktGenCtrl1 :: lpi_en [02:02] */
#define PKTGEN0_PKTGENCTRL1_LPI_EN_MASK                            0x0004
#define PKTGEN0_PKTGENCTRL1_LPI_EN_ALIGN                           0
#define PKTGEN0_PKTGENCTRL1_LPI_EN_BITS                            1
#define PKTGEN0_PKTGENCTRL1_LPI_EN_SHIFT                           2

/* PktGen0 :: PktGenCtrl1 :: tx_test_port_sel [01:00] */
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_MASK                  0x0003
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_ALIGN                 0
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_BITS                  2
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_SHIFT                 0


/****************************************************************************
 * PktGen0 :: PktGenCtrl2
 */
/* PktGen0 :: PktGenCtrl2 :: pktgen_en [15:15] */
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_MASK                         0x8000
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_ALIGN                        0
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_BITS                         1
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_SHIFT                        15

/* PktGen0 :: PktGenCtrl2 :: tx_MSBUS_type [14:14] */
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_MASK                     0x4000
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_ALIGN                    0
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_BITS                     1
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_SHIFT                    14

/* PktGen0 :: PktGenCtrl2 :: payload_type [13:11] */
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_MASK                      0x3800
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_ALIGN                     0
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_BITS                      3
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_SHIFT                     11
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_REPEAT_2_BYTES            0
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_RAMPING                   1
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_CL48_CRPAT                2
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_CL48_CJPAT                3
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_CL36_LONG_CRPAT           4
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_CL36_SHORT_CRPAT          5

/* PktGen0 :: PktGenCtrl2 :: pkt_size [10:05] */
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_MASK                          0x07e0
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_ALIGN                         0
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_BITS                          6
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_SHIFT                         5

/* PktGen0 :: PktGenCtrl2 :: ipg_size [04:00] */
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_MASK                          0x001f
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_ALIGN                         0
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_BITS                          5
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_SHIFT                         0


/****************************************************************************
 * PktGen0 :: PktGenCtrl3
 */
/* PktGen0 :: PktGenCtrl3 :: reserved0 [15:09] */
#define PKTGEN0_PKTGENCTRL3_RESERVED0_MASK                         0xfe00
#define PKTGEN0_PKTGENCTRL3_RESERVED0_ALIGN                        0
#define PKTGEN0_PKTGENCTRL3_RESERVED0_BITS                         7
#define PKTGEN0_PKTGENCTRL3_RESERVED0_SHIFT                        9

/* PktGen0 :: PktGenCtrl3 :: clr_rxcnt [08:05] */
#define PKTGEN0_PKTGENCTRL3_CLR_RXCNT_MASK                         0x01e0
#define PKTGEN0_PKTGENCTRL3_CLR_RXCNT_ALIGN                        0
#define PKTGEN0_PKTGENCTRL3_CLR_RXCNT_BITS                         4
#define PKTGEN0_PKTGENCTRL3_CLR_RXCNT_SHIFT                        5

/* PktGen0 :: PktGenCtrl3 :: clr_txcnt [04:01] */
#define PKTGEN0_PKTGENCTRL3_CLR_TXCNT_MASK                         0x001e
#define PKTGEN0_PKTGENCTRL3_CLR_TXCNT_ALIGN                        0
#define PKTGEN0_PKTGENCTRL3_CLR_TXCNT_BITS                         4
#define PKTGEN0_PKTGENCTRL3_CLR_TXCNT_SHIFT                        1

/* PktGen0 :: PktGenCtrl3 :: reserved1 [00:00] */
#define PKTGEN0_PKTGENCTRL3_RESERVED1_MASK                         0x0001
#define PKTGEN0_PKTGENCTRL3_RESERVED1_ALIGN                        0
#define PKTGEN0_PKTGENCTRL3_RESERVED1_BITS                         1
#define PKTGEN0_PKTGENCTRL3_RESERVED1_SHIFT                        0


/****************************************************************************
 * PktGen0 :: PrtpControl
 */
/* PktGen0 :: PrtpControl :: tx_prtp_en [15:12] */
#define PKTGEN0_PRTPCONTROL_TX_PRTP_EN_MASK                        0xf000
#define PKTGEN0_PRTPCONTROL_TX_PRTP_EN_ALIGN                       0
#define PKTGEN0_PRTPCONTROL_TX_PRTP_EN_BITS                        4
#define PKTGEN0_PRTPCONTROL_TX_PRTP_EN_SHIFT                       12

/* PktGen0 :: PrtpControl :: rx_prtp_en [11:08] */
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_MASK                        0x0f00
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_ALIGN                       0
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_BITS                        4
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_SHIFT                       8

/* PktGen0 :: PrtpControl :: reserved0 [07:00] */
#define PKTGEN0_PRTPCONTROL_RESERVED0_MASK                         0x00ff
#define PKTGEN0_PRTPCONTROL_RESERVED0_ALIGN                        0
#define PKTGEN0_PRTPCONTROL_RESERVED0_BITS                         8
#define PKTGEN0_PRTPCONTROL_RESERVED0_SHIFT                        0


/****************************************************************************
 * PktGen0 :: CrcErrorCount
 */
/* PktGen0 :: CrcErrorCount :: crcerrcnt [15:00] */
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_MASK                       0xffff
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_ALIGN                      0
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_BITS                       16
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_SHIFT                      0


/****************************************************************************
 * PktGen0 :: PCS_seedA0
 */
/* PktGen0 :: PCS_seedA0 :: seedA0 [15:00] */
#define PKTGEN0_PCS_SEEDA0_SEEDA0_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA0_SEEDA0_ALIGN                            0
#define PKTGEN0_PCS_SEEDA0_SEEDA0_BITS                             16
#define PKTGEN0_PCS_SEEDA0_SEEDA0_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA1
 */
/* PktGen0 :: PCS_seedA1 :: seedA1 [15:00] */
#define PKTGEN0_PCS_SEEDA1_SEEDA1_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA1_SEEDA1_ALIGN                            0
#define PKTGEN0_PCS_SEEDA1_SEEDA1_BITS                             16
#define PKTGEN0_PCS_SEEDA1_SEEDA1_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA2
 */
/* PktGen0 :: PCS_seedA2 :: seedA2 [15:00] */
#define PKTGEN0_PCS_SEEDA2_SEEDA2_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA2_SEEDA2_ALIGN                            0
#define PKTGEN0_PCS_SEEDA2_SEEDA2_BITS                             16
#define PKTGEN0_PCS_SEEDA2_SEEDA2_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA3
 */
/* PktGen0 :: PCS_seedA3 :: reserved0 [15:10] */
#define PKTGEN0_PCS_SEEDA3_RESERVED0_MASK                          0xfc00
#define PKTGEN0_PCS_SEEDA3_RESERVED0_ALIGN                         0
#define PKTGEN0_PCS_SEEDA3_RESERVED0_BITS                          6
#define PKTGEN0_PCS_SEEDA3_RESERVED0_SHIFT                         10

/* PktGen0 :: PCS_seedA3 :: seedA3 [09:00] */
#define PKTGEN0_PCS_SEEDA3_SEEDA3_MASK                             0x03ff
#define PKTGEN0_PCS_SEEDA3_SEEDA3_ALIGN                            0
#define PKTGEN0_PCS_SEEDA3_SEEDA3_BITS                             10
#define PKTGEN0_PCS_SEEDA3_SEEDA3_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB0
 */
/* PktGen0 :: PCS_seedB0 :: seedB0 [15:00] */
#define PKTGEN0_PCS_SEEDB0_SEEDB0_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB0_SEEDB0_ALIGN                            0
#define PKTGEN0_PCS_SEEDB0_SEEDB0_BITS                             16
#define PKTGEN0_PCS_SEEDB0_SEEDB0_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB1
 */
/* PktGen0 :: PCS_seedB1 :: seedB1 [15:00] */
#define PKTGEN0_PCS_SEEDB1_SEEDB1_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB1_SEEDB1_ALIGN                            0
#define PKTGEN0_PCS_SEEDB1_SEEDB1_BITS                             16
#define PKTGEN0_PCS_SEEDB1_SEEDB1_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB2
 */
/* PktGen0 :: PCS_seedB2 :: seedB2 [15:00] */
#define PKTGEN0_PCS_SEEDB2_SEEDB2_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB2_SEEDB2_ALIGN                            0
#define PKTGEN0_PCS_SEEDB2_SEEDB2_BITS                             16
#define PKTGEN0_PCS_SEEDB2_SEEDB2_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB3
 */
/* PktGen0 :: PCS_seedB3 :: reserved0 [15:10] */
#define PKTGEN0_PCS_SEEDB3_RESERVED0_MASK                          0xfc00
#define PKTGEN0_PCS_SEEDB3_RESERVED0_ALIGN                         0
#define PKTGEN0_PCS_SEEDB3_RESERVED0_BITS                          6
#define PKTGEN0_PCS_SEEDB3_RESERVED0_SHIFT                         10

/* PktGen0 :: PCS_seedB3 :: seedB3 [09:00] */
#define PKTGEN0_PCS_SEEDB3_SEEDB3_MASK                             0x03ff
#define PKTGEN0_PCS_SEEDB3_SEEDB3_ALIGN                            0
#define PKTGEN0_PCS_SEEDB3_SEEDB3_BITS                             10
#define PKTGEN0_PCS_SEEDB3_SEEDB3_SHIFT                            0


/****************************************************************************
 * TSC_WC4_TSC_USER1_PktGen1
 */
/****************************************************************************
 * PktGen1 :: PayloadBytes
 */
/* PktGen1 :: PayloadBytes :: byte1 [15:08] */
#define PKTGEN1_PAYLOADBYTES_BYTE1_MASK                            0xff00
#define PKTGEN1_PAYLOADBYTES_BYTE1_ALIGN                           0
#define PKTGEN1_PAYLOADBYTES_BYTE1_BITS                            8
#define PKTGEN1_PAYLOADBYTES_BYTE1_SHIFT                           8

/* PktGen1 :: PayloadBytes :: byte0 [07:00] */
#define PKTGEN1_PAYLOADBYTES_BYTE0_MASK                            0x00ff
#define PKTGEN1_PAYLOADBYTES_BYTE0_ALIGN                           0
#define PKTGEN1_PAYLOADBYTES_BYTE0_BITS                            8
#define PKTGEN1_PAYLOADBYTES_BYTE0_SHIFT                           0


/****************************************************************************
 * PktGen1 :: ErrorMask4
 */
/* PktGen1 :: ErrorMask4 :: reserved0 [15:02] */
#define PKTGEN1_ERRORMASK4_RESERVED0_MASK                          0xfffc
#define PKTGEN1_ERRORMASK4_RESERVED0_ALIGN                         0
#define PKTGEN1_ERRORMASK4_RESERVED0_BITS                          14
#define PKTGEN1_ERRORMASK4_RESERVED0_SHIFT                         2

/* PktGen1 :: ErrorMask4 :: error_mask_65_64 [01:00] */
#define PKTGEN1_ERRORMASK4_ERROR_MASK_65_64_MASK                   0x0003
#define PKTGEN1_ERRORMASK4_ERROR_MASK_65_64_ALIGN                  0
#define PKTGEN1_ERRORMASK4_ERROR_MASK_65_64_BITS                   2
#define PKTGEN1_ERRORMASK4_ERROR_MASK_65_64_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask3
 */
/* PktGen1 :: ErrorMask3 :: error_mask_63_48 [15:00] */
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_MASK                   0xffff
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_ALIGN                  0
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_BITS                   16
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask2
 */
/* PktGen1 :: ErrorMask2 :: error_mask_47_32 [15:00] */
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_MASK                   0xffff
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_ALIGN                  0
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_BITS                   16
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask1
 */
/* PktGen1 :: ErrorMask1 :: error_mask_31_16 [15:00] */
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_MASK                   0xffff
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_ALIGN                  0
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_BITS                   16
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask0
 */
/* PktGen1 :: ErrorMask0 :: error_mask_15_0 [15:00] */
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_MASK                    0xffff
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_ALIGN                   0
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_BITS                    16
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_SHIFT                   0


/****************************************************************************
 * PktGen1 :: Err_inj_en0
 */
/* PktGen1 :: Err_inj_en0 :: reserved0 [15:15] */
#define PKTGEN1_ERR_INJ_EN0_RESERVED0_MASK                         0x8000
#define PKTGEN1_ERR_INJ_EN0_RESERVED0_ALIGN                        0
#define PKTGEN1_ERR_INJ_EN0_RESERVED0_BITS                         1
#define PKTGEN1_ERR_INJ_EN0_RESERVED0_SHIFT                        15

/* PktGen1 :: Err_inj_en0 :: errgen_en_ph2 [14:10] */
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH2_MASK                     0x7c00
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH2_ALIGN                    0
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH2_BITS                     5
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH2_SHIFT                    10

/* PktGen1 :: Err_inj_en0 :: errgen_en_ph1 [09:05] */
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH1_MASK                     0x03e0
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH1_ALIGN                    0
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH1_BITS                     5
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH1_SHIFT                    5

/* PktGen1 :: Err_inj_en0 :: errgen_en_ph0 [04:00] */
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH0_MASK                     0x001f
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH0_ALIGN                    0
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH0_BITS                     5
#define PKTGEN1_ERR_INJ_EN0_ERRGEN_EN_PH0_SHIFT                    0


/****************************************************************************
 * PktGen1 :: Err_inj_en1
 */
/* PktGen1 :: Err_inj_en1 :: reserved0 [15:13] */
#define PKTGEN1_ERR_INJ_EN1_RESERVED0_MASK                         0xe000
#define PKTGEN1_ERR_INJ_EN1_RESERVED0_ALIGN                        0
#define PKTGEN1_ERR_INJ_EN1_RESERVED0_BITS                         3
#define PKTGEN1_ERR_INJ_EN1_RESERVED0_SHIFT                        13

/* PktGen1 :: Err_inj_en1 :: cl91_80b_errgen_en_p3 [12:12] */
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P3_MASK             0x1000
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P3_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P3_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P3_SHIFT            12

/* PktGen1 :: Err_inj_en1 :: cl91_80b_errgen_en_p2 [11:11] */
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P2_MASK             0x0800
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P2_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P2_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P2_SHIFT            11

/* PktGen1 :: Err_inj_en1 :: cl91_80b_errgen_en_p1 [10:10] */
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P1_MASK             0x0400
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P1_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P1_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P1_SHIFT            10

/* PktGen1 :: Err_inj_en1 :: cl91_80b_errgen_en_p0 [09:09] */
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P0_MASK             0x0200
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P0_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P0_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_80B_ERRGEN_EN_P0_SHIFT            9

/* PktGen1 :: Err_inj_en1 :: cl91_40b_errgen_en_p3 [08:08] */
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P3_MASK             0x0100
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P3_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P3_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P3_SHIFT            8

/* PktGen1 :: Err_inj_en1 :: cl91_40b_errgen_en_p2 [07:07] */
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P2_MASK             0x0080
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P2_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P2_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P2_SHIFT            7

/* PktGen1 :: Err_inj_en1 :: cl91_40b_errgen_en_p1 [06:06] */
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P1_MASK             0x0040
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P1_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P1_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P1_SHIFT            6

/* PktGen1 :: Err_inj_en1 :: cl91_40b_errgen_en_p0 [05:05] */
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P0_MASK             0x0020
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P0_ALIGN            0
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P0_BITS             1
#define PKTGEN1_ERR_INJ_EN1_CL91_40B_ERRGEN_EN_P0_SHIFT            5

/* PktGen1 :: Err_inj_en1 :: errgen_en_ph3 [04:00] */
#define PKTGEN1_ERR_INJ_EN1_ERRGEN_EN_PH3_MASK                     0x001f
#define PKTGEN1_ERR_INJ_EN1_ERRGEN_EN_PH3_ALIGN                    0
#define PKTGEN1_ERR_INJ_EN1_ERRGEN_EN_PH3_BITS                     5
#define PKTGEN1_ERR_INJ_EN1_ERRGEN_EN_PH3_SHIFT                    0


/****************************************************************************
 * TSC_WC4_TSC_USER1_CL82_Shared
 */
/****************************************************************************
 * CL82_Shared :: cl82_am_timer
 */
/* CL82_Shared :: cl82_am_timer :: AM_timer_init_val [15:00] */
#define CL82_SHARED_CL82_AM_TIMER_AM_TIMER_INIT_VAL_MASK           0xffff
#define CL82_SHARED_CL82_AM_TIMER_AM_TIMER_INIT_VAL_ALIGN          0
#define CL82_SHARED_CL82_AM_TIMER_AM_TIMER_INIT_VAL_BITS           16
#define CL82_SHARED_CL82_AM_TIMER_AM_TIMER_INIT_VAL_SHIFT          0


/****************************************************************************
 * TSC_WC4_TSC_USER1_CL82_AM_regs
 */
/****************************************************************************
 * CL82_AM_regs :: lane_0_am_byte10
 */
/* CL82_AM_regs :: lane_0_am_byte10 :: LANE_0_AM_1_0 [15:00] */
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_MASK           0xffff
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_ALIGN          0
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_BITS           16
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_SHIFT          0


/****************************************************************************
 * CL82_AM_regs :: lane_1_am_byte10
 */
/* CL82_AM_regs :: lane_1_am_byte10 :: LANE_1_AM_1_0 [15:00] */
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_MASK           0xffff
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_ALIGN          0
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_BITS           16
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_SHIFT          0


/****************************************************************************
 * CL82_AM_regs :: lanes_1_0_am_byte2
 */
/* CL82_AM_regs :: lanes_1_0_am_byte2 :: LANE_1_AM_2 [15:08] */
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_MASK           0xff00
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_ALIGN          0
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_BITS           8
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_SHIFT          8

/* CL82_AM_regs :: lanes_1_0_am_byte2 :: LANE_0_AM_2 [07:00] */
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_MASK           0x00ff
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_ALIGN          0
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_BITS           8
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_SHIFT          0


/****************************************************************************
 * TSC_WC4_TSC_USER1_TX_X1_Control0
 */
/****************************************************************************
 * TX_X1_Control0 :: tx_lane_swap
 */
/* TX_X1_Control0 :: tx_lane_swap :: reserved0 [15:08] */
#define TX_X1_CONTROL0_TX_LANE_SWAP_RESERVED0_MASK                 0xff00
#define TX_X1_CONTROL0_TX_LANE_SWAP_RESERVED0_ALIGN                0
#define TX_X1_CONTROL0_TX_LANE_SWAP_RESERVED0_BITS                 8
#define TX_X1_CONTROL0_TX_LANE_SWAP_RESERVED0_SHIFT                8

/* TX_X1_Control0 :: tx_lane_swap :: logical3_to_phy_sel [07:06] */
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_MASK       0x00c0
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_ALIGN      0
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_BITS       2
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_SHIFT      6

/* TX_X1_Control0 :: tx_lane_swap :: logical2_to_phy_sel [05:04] */
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_MASK       0x0030
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_ALIGN      0
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_BITS       2
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_SHIFT      4

/* TX_X1_Control0 :: tx_lane_swap :: logical1_to_phy_sel [03:02] */
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_MASK       0x000c
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_ALIGN      0
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_BITS       2
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_SHIFT      2

/* TX_X1_Control0 :: tx_lane_swap :: logical0_to_phy_sel [01:00] */
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_MASK       0x0003
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_ALIGN      0
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_BITS       2
#define TX_X1_CONTROL0_TX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_SHIFT      0


/****************************************************************************
 * TSC_WC4_TSC_USER1_RX_X1_Control0
 */
/****************************************************************************
 * RX_X1_Control0 :: decode_control_1
 */
/* RX_X1_Control0 :: decode_control_1 :: SET_BER_WINDOW_512 [15:15] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_MASK    0x8000
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_ALIGN   0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_BITS    1
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_SHIFT   15

/* RX_X1_Control0 :: decode_control_1 :: CL82_BER_LIMIT [14:08] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_MASK        0x7f00
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_ALIGN       0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_BITS        7
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_SHIFT       8

/* RX_X1_Control0 :: decode_control_1 :: CL49_BER_LIMIT [07:02] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_MASK        0x00fc
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_ALIGN       0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_BITS        6
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_SHIFT       2

/* RX_X1_Control0 :: decode_control_1 :: reserved0 [01:00] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_MASK             0x0003
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_BITS             2
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_SHIFT            0


/****************************************************************************
 * RX_X1_Control0 :: deskew_windows_0
 */
/* RX_X1_Control0 :: deskew_windows_0 :: reserved0 [15:11] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_RESERVED0_MASK             0xf800
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_RESERVED0_BITS             5
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_RESERVED0_SHIFT            11

/* RX_X1_Control0 :: deskew_windows_0 :: cl82_dswin_100g [10:06] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_100G_MASK       0x07c0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_100G_ALIGN      0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_100G_BITS       5
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_100G_SHIFT      6

/* RX_X1_Control0 :: deskew_windows_0 :: cl82_dswin [05:00] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_MASK            0x003f
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_ALIGN           0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_BITS            6
#define RX_X1_CONTROL0_DESKEW_WINDOWS_0_CL82_DSWIN_SHIFT           0


/****************************************************************************
 * RX_X1_Control0 :: cl91_config
 */
/* RX_X1_Control0 :: cl91_config :: reserved0 [15:07] */
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED0_MASK                  0xff80
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED0_ALIGN                 0
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED0_BITS                  9
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED0_SHIFT                 7

/* RX_X1_Control0 :: cl91_config :: cl91_fc_lock_corr_cw [06:06] */
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_FC_LOCK_CORR_CW_MASK       0x0040
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_FC_LOCK_CORR_CW_ALIGN      0
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_FC_LOCK_CORR_CW_BITS       1
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_FC_LOCK_CORR_CW_SHIFT      6

/* RX_X1_Control0 :: cl91_config :: cl91_am_spacing_1024 [05:05] */
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_AM_SPACING_1024_MASK       0x0020
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_AM_SPACING_1024_ALIGN      0
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_AM_SPACING_1024_BITS       1
#define RX_X1_CONTROL0_CL91_CONFIG_CL91_AM_SPACING_1024_SHIFT      5

/* RX_X1_Control0 :: cl91_config :: fec_dbg_byp_corr [04:04] */
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_DBG_BYP_CORR_MASK           0x0010
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_DBG_BYP_CORR_ALIGN          0
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_DBG_BYP_CORR_BITS           1
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_DBG_BYP_CORR_SHIFT          4

/* RX_X1_Control0 :: cl91_config :: fec_byp_ind_en [03:03] */
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_IND_EN_MASK             0x0008
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_IND_EN_ALIGN            0
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_IND_EN_BITS             1
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_IND_EN_SHIFT            3

/* RX_X1_Control0 :: cl91_config :: fec_byp_corr_en [02:02] */
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_CORR_EN_MASK            0x0004
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_CORR_EN_ALIGN           0
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_CORR_EN_BITS            1
#define RX_X1_CONTROL0_CL91_CONFIG_FEC_BYP_CORR_EN_SHIFT           2

/* RX_X1_Control0 :: cl91_config :: set_symb_err_window_128 [01:01] */
#define RX_X1_CONTROL0_CL91_CONFIG_SET_SYMB_ERR_WINDOW_128_MASK    0x0002
#define RX_X1_CONTROL0_CL91_CONFIG_SET_SYMB_ERR_WINDOW_128_ALIGN   0
#define RX_X1_CONTROL0_CL91_CONFIG_SET_SYMB_ERR_WINDOW_128_BITS    1
#define RX_X1_CONTROL0_CL91_CONFIG_SET_SYMB_ERR_WINDOW_128_SHIFT   1

/* RX_X1_Control0 :: cl91_config :: reserved1 [00:00] */
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED1_MASK                  0x0001
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED1_ALIGN                 0
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED1_BITS                  1
#define RX_X1_CONTROL0_CL91_CONFIG_RESERVED1_SHIFT                 0


/****************************************************************************
 * RX_X1_Control0 :: deskew_windows_1
 */
/* RX_X1_Control0 :: deskew_windows_1 :: reserved0 [15:07] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_RESERVED0_MASK             0xff80
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_RESERVED0_BITS             9
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_RESERVED0_SHIFT            7

/* RX_X1_Control0 :: deskew_windows_1 :: cl82_dswin_cl91 [06:00] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_CL82_DSWIN_CL91_MASK       0x007f
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_CL82_DSWIN_CL91_ALIGN      0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_CL82_DSWIN_CL91_BITS       7
#define RX_X1_CONTROL0_DESKEW_WINDOWS_1_CL82_DSWIN_CL91_SHIFT      0


/****************************************************************************
 * RX_X1_Control0 :: rx_lane_swap
 */
/* RX_X1_Control0 :: rx_lane_swap :: reserved0 [15:08] */
#define RX_X1_CONTROL0_RX_LANE_SWAP_RESERVED0_MASK                 0xff00
#define RX_X1_CONTROL0_RX_LANE_SWAP_RESERVED0_ALIGN                0
#define RX_X1_CONTROL0_RX_LANE_SWAP_RESERVED0_BITS                 8
#define RX_X1_CONTROL0_RX_LANE_SWAP_RESERVED0_SHIFT                8

/* RX_X1_Control0 :: rx_lane_swap :: logical3_to_phy_sel [07:06] */
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_MASK       0x00c0
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_ALIGN      0
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_BITS       2
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL3_TO_PHY_SEL_SHIFT      6

/* RX_X1_Control0 :: rx_lane_swap :: logical2_to_phy_sel [05:04] */
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_MASK       0x0030
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_ALIGN      0
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_BITS       2
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL2_TO_PHY_SEL_SHIFT      4

/* RX_X1_Control0 :: rx_lane_swap :: logical1_to_phy_sel [03:02] */
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_MASK       0x000c
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_ALIGN      0
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_BITS       2
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL1_TO_PHY_SEL_SHIFT      2

/* RX_X1_Control0 :: rx_lane_swap :: logical0_to_phy_sel [01:00] */
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_MASK       0x0003
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_ALIGN      0
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_BITS       2
#define RX_X1_CONTROL0_RX_LANE_SWAP_LOGICAL0_TO_PHY_SEL_SHIFT      0


/****************************************************************************
 * RX_X1_Control0 :: srf_mem_ctrl
 */
/* RX_X1_Control0 :: srf_mem_ctrl :: reserved0 [15:12] */
#define RX_X1_CONTROL0_SRF_MEM_CTRL_RESERVED0_MASK                 0xf000
#define RX_X1_CONTROL0_SRF_MEM_CTRL_RESERVED0_ALIGN                0
#define RX_X1_CONTROL0_SRF_MEM_CTRL_RESERVED0_BITS                 4
#define RX_X1_CONTROL0_SRF_MEM_CTRL_RESERVED0_SHIFT                12

/* RX_X1_Control0 :: srf_mem_ctrl :: srf_mem_TM [11:00] */
#define RX_X1_CONTROL0_SRF_MEM_CTRL_SRF_MEM_TM_MASK                0x0fff
#define RX_X1_CONTROL0_SRF_MEM_CTRL_SRF_MEM_TM_ALIGN               0
#define RX_X1_CONTROL0_SRF_MEM_CTRL_SRF_MEM_TM_BITS                12
#define RX_X1_CONTROL0_SRF_MEM_CTRL_SRF_MEM_TM_SHIFT               0


/****************************************************************************
 * RX_X1_Control0 :: rf_mem_ctrl
 */
/* RX_X1_Control0 :: rf_mem_ctrl :: reserved0 [15:10] */
#define RX_X1_CONTROL0_RF_MEM_CTRL_RESERVED0_MASK                  0xfc00
#define RX_X1_CONTROL0_RF_MEM_CTRL_RESERVED0_ALIGN                 0
#define RX_X1_CONTROL0_RF_MEM_CTRL_RESERVED0_BITS                  6
#define RX_X1_CONTROL0_RF_MEM_CTRL_RESERVED0_SHIFT                 10

/* RX_X1_Control0 :: rf_mem_ctrl :: rf_mem_TM [09:00] */
#define RX_X1_CONTROL0_RF_MEM_CTRL_RF_MEM_TM_MASK                  0x03ff
#define RX_X1_CONTROL0_RF_MEM_CTRL_RF_MEM_TM_ALIGN                 0
#define RX_X1_CONTROL0_RF_MEM_CTRL_RF_MEM_TM_BITS                  10
#define RX_X1_CONTROL0_RF_MEM_CTRL_RF_MEM_TM_SHIFT                 0


/****************************************************************************
 * RX_X1_Control0 :: ber_25g_window
 */
/* RX_X1_Control0 :: ber_25g_window :: ber_window_25g_ieee_size [15:00] */
#define RX_X1_CONTROL0_BER_25G_WINDOW_BER_WINDOW_25G_IEEE_SIZE_MASK 0xffff
#define RX_X1_CONTROL0_BER_25G_WINDOW_BER_WINDOW_25G_IEEE_SIZE_ALIGN 0
#define RX_X1_CONTROL0_BER_25G_WINDOW_BER_WINDOW_25G_IEEE_SIZE_BITS 16
#define RX_X1_CONTROL0_BER_25G_WINDOW_BER_WINDOW_25G_IEEE_SIZE_SHIFT 0


/****************************************************************************
 * RX_X1_Control0 :: ber_25g_sm
 */
/* RX_X1_Control0 :: ber_25g_sm :: reserved0 [15:07] */
#define RX_X1_CONTROL0_BER_25G_SM_RESERVED0_MASK                   0xff80
#define RX_X1_CONTROL0_BER_25G_SM_RESERVED0_ALIGN                  0
#define RX_X1_CONTROL0_BER_25G_SM_RESERVED0_BITS                   9
#define RX_X1_CONTROL0_BER_25G_SM_RESERVED0_SHIFT                  7

/* RX_X1_Control0 :: ber_25g_sm :: ber_sm_25g_ieee [06:00] */
#define RX_X1_CONTROL0_BER_25G_SM_BER_SM_25G_IEEE_MASK             0x007f
#define RX_X1_CONTROL0_BER_25G_SM_BER_SM_25G_IEEE_ALIGN            0
#define RX_X1_CONTROL0_BER_25G_SM_BER_SM_25G_IEEE_BITS             7
#define RX_X1_CONTROL0_BER_25G_SM_BER_SM_25G_IEEE_SHIFT            0


/****************************************************************************
 * TSC_WC4_TSC_USER1_RX_X1_ECC
 */
/****************************************************************************
 * RX_X1_ECC :: status_fec_mem_0
 */
/* RX_X1_ECC :: status_fec_mem_0 :: two_bit_err_event_fec_0 [15:15] */
#define RX_X1_ECC_STATUS_FEC_MEM_0_TWO_BIT_ERR_EVENT_FEC_0_MASK    0x8000
#define RX_X1_ECC_STATUS_FEC_MEM_0_TWO_BIT_ERR_EVENT_FEC_0_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_0_TWO_BIT_ERR_EVENT_FEC_0_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_0_TWO_BIT_ERR_EVENT_FEC_0_SHIFT   15

/* RX_X1_ECC :: status_fec_mem_0 :: one_bit_err_event_fec_0 [14:14] */
#define RX_X1_ECC_STATUS_FEC_MEM_0_ONE_BIT_ERR_EVENT_FEC_0_MASK    0x4000
#define RX_X1_ECC_STATUS_FEC_MEM_0_ONE_BIT_ERR_EVENT_FEC_0_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_0_ONE_BIT_ERR_EVENT_FEC_0_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_0_ONE_BIT_ERR_EVENT_FEC_0_SHIFT   14

/* RX_X1_ECC :: status_fec_mem_0 :: err_event_address_fec_0 [13:00] */
#define RX_X1_ECC_STATUS_FEC_MEM_0_ERR_EVENT_ADDRESS_FEC_0_MASK    0x3fff
#define RX_X1_ECC_STATUS_FEC_MEM_0_ERR_EVENT_ADDRESS_FEC_0_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_0_ERR_EVENT_ADDRESS_FEC_0_BITS    14
#define RX_X1_ECC_STATUS_FEC_MEM_0_ERR_EVENT_ADDRESS_FEC_0_SHIFT   0


/****************************************************************************
 * RX_X1_ECC :: status_fec_mem_1
 */
/* RX_X1_ECC :: status_fec_mem_1 :: two_bit_err_event_fec_1 [15:15] */
#define RX_X1_ECC_STATUS_FEC_MEM_1_TWO_BIT_ERR_EVENT_FEC_1_MASK    0x8000
#define RX_X1_ECC_STATUS_FEC_MEM_1_TWO_BIT_ERR_EVENT_FEC_1_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_1_TWO_BIT_ERR_EVENT_FEC_1_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_1_TWO_BIT_ERR_EVENT_FEC_1_SHIFT   15

/* RX_X1_ECC :: status_fec_mem_1 :: one_bit_err_event_fec_1 [14:14] */
#define RX_X1_ECC_STATUS_FEC_MEM_1_ONE_BIT_ERR_EVENT_FEC_1_MASK    0x4000
#define RX_X1_ECC_STATUS_FEC_MEM_1_ONE_BIT_ERR_EVENT_FEC_1_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_1_ONE_BIT_ERR_EVENT_FEC_1_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_1_ONE_BIT_ERR_EVENT_FEC_1_SHIFT   14

/* RX_X1_ECC :: status_fec_mem_1 :: err_event_address_fec_1 [13:00] */
#define RX_X1_ECC_STATUS_FEC_MEM_1_ERR_EVENT_ADDRESS_FEC_1_MASK    0x3fff
#define RX_X1_ECC_STATUS_FEC_MEM_1_ERR_EVENT_ADDRESS_FEC_1_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_1_ERR_EVENT_ADDRESS_FEC_1_BITS    14
#define RX_X1_ECC_STATUS_FEC_MEM_1_ERR_EVENT_ADDRESS_FEC_1_SHIFT   0


/****************************************************************************
 * RX_X1_ECC :: status_fec_mem_2
 */
/* RX_X1_ECC :: status_fec_mem_2 :: two_bit_err_event_fec_2 [15:15] */
#define RX_X1_ECC_STATUS_FEC_MEM_2_TWO_BIT_ERR_EVENT_FEC_2_MASK    0x8000
#define RX_X1_ECC_STATUS_FEC_MEM_2_TWO_BIT_ERR_EVENT_FEC_2_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_2_TWO_BIT_ERR_EVENT_FEC_2_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_2_TWO_BIT_ERR_EVENT_FEC_2_SHIFT   15

/* RX_X1_ECC :: status_fec_mem_2 :: one_bit_err_event_fec_2 [14:14] */
#define RX_X1_ECC_STATUS_FEC_MEM_2_ONE_BIT_ERR_EVENT_FEC_2_MASK    0x4000
#define RX_X1_ECC_STATUS_FEC_MEM_2_ONE_BIT_ERR_EVENT_FEC_2_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_2_ONE_BIT_ERR_EVENT_FEC_2_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_2_ONE_BIT_ERR_EVENT_FEC_2_SHIFT   14

/* RX_X1_ECC :: status_fec_mem_2 :: err_event_address_fec_2 [13:00] */
#define RX_X1_ECC_STATUS_FEC_MEM_2_ERR_EVENT_ADDRESS_FEC_2_MASK    0x3fff
#define RX_X1_ECC_STATUS_FEC_MEM_2_ERR_EVENT_ADDRESS_FEC_2_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_2_ERR_EVENT_ADDRESS_FEC_2_BITS    14
#define RX_X1_ECC_STATUS_FEC_MEM_2_ERR_EVENT_ADDRESS_FEC_2_SHIFT   0


/****************************************************************************
 * RX_X1_ECC :: status_fec_mem_3
 */
/* RX_X1_ECC :: status_fec_mem_3 :: two_bit_err_event_fec_3 [15:15] */
#define RX_X1_ECC_STATUS_FEC_MEM_3_TWO_BIT_ERR_EVENT_FEC_3_MASK    0x8000
#define RX_X1_ECC_STATUS_FEC_MEM_3_TWO_BIT_ERR_EVENT_FEC_3_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_3_TWO_BIT_ERR_EVENT_FEC_3_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_3_TWO_BIT_ERR_EVENT_FEC_3_SHIFT   15

/* RX_X1_ECC :: status_fec_mem_3 :: one_bit_err_event_fec_3 [14:14] */
#define RX_X1_ECC_STATUS_FEC_MEM_3_ONE_BIT_ERR_EVENT_FEC_3_MASK    0x4000
#define RX_X1_ECC_STATUS_FEC_MEM_3_ONE_BIT_ERR_EVENT_FEC_3_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_3_ONE_BIT_ERR_EVENT_FEC_3_BITS    1
#define RX_X1_ECC_STATUS_FEC_MEM_3_ONE_BIT_ERR_EVENT_FEC_3_SHIFT   14

/* RX_X1_ECC :: status_fec_mem_3 :: err_event_address_fec_3 [13:00] */
#define RX_X1_ECC_STATUS_FEC_MEM_3_ERR_EVENT_ADDRESS_FEC_3_MASK    0x3fff
#define RX_X1_ECC_STATUS_FEC_MEM_3_ERR_EVENT_ADDRESS_FEC_3_ALIGN   0
#define RX_X1_ECC_STATUS_FEC_MEM_3_ERR_EVENT_ADDRESS_FEC_3_BITS    14
#define RX_X1_ECC_STATUS_FEC_MEM_3_ERR_EVENT_ADDRESS_FEC_3_SHIFT   0


/****************************************************************************
 * RX_X1_ECC :: interrupt_status_1bit
 */
/* RX_X1_ECC :: interrupt_status_1bit :: reserved0 [15:08] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_MASK             0xff00
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_ALIGN            0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_BITS             8
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_SHIFT            8

/* RX_X1_ECC :: interrupt_status_1bit :: cl91_fec_ram2_hi_1bit_int_status [07:07] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_STATUS_MASK 0x0080
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_STATUS_SHIFT 7

/* RX_X1_ECC :: interrupt_status_1bit :: cl91_fec_ram2_lo_1bit_int_status [06:06] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_STATUS_MASK 0x0040
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_STATUS_SHIFT 6

/* RX_X1_ECC :: interrupt_status_1bit :: cl91_fec_ram1_hi_1bit_int_status [05:05] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_STATUS_MASK 0x0020
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_STATUS_SHIFT 5

/* RX_X1_ECC :: interrupt_status_1bit :: cl91_fec_ram1_lo_1bit_int_status [04:04] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_STATUS_MASK 0x0010
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_STATUS_SHIFT 4

/* RX_X1_ECC :: interrupt_status_1bit :: fec_mem_3_1bit_int_status [03:03] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_3_1BIT_INT_STATUS_MASK 0x0008
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_3_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_3_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_3_1BIT_INT_STATUS_SHIFT 3

/* RX_X1_ECC :: interrupt_status_1bit :: fec_mem_2_1bit_int_status [02:02] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_2_1BIT_INT_STATUS_MASK 0x0004
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_2_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_2_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_2_1BIT_INT_STATUS_SHIFT 2

/* RX_X1_ECC :: interrupt_status_1bit :: fec_mem_1_1bit_int_status [01:01] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_1_1BIT_INT_STATUS_MASK 0x0002
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_1_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_1_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_1_1BIT_INT_STATUS_SHIFT 1

/* RX_X1_ECC :: interrupt_status_1bit :: fec_mem_0_1bit_int_status [00:00] */
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_0_1BIT_INT_STATUS_MASK 0x0001
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_0_1BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_0_1BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_1BIT_FEC_MEM_0_1BIT_INT_STATUS_SHIFT 0


/****************************************************************************
 * RX_X1_ECC :: interrupt_status_2bit
 */
/* RX_X1_ECC :: interrupt_status_2bit :: reserved0 [15:08] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_MASK             0xff00
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_ALIGN            0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_BITS             8
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_SHIFT            8

/* RX_X1_ECC :: interrupt_status_2bit :: cl91_fec_ram2_hi_2bit_int_status [07:07] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_STATUS_MASK 0x0080
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_STATUS_SHIFT 7

/* RX_X1_ECC :: interrupt_status_2bit :: cl91_fec_ram2_lo_2bit_int_status [06:06] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_STATUS_MASK 0x0040
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_STATUS_SHIFT 6

/* RX_X1_ECC :: interrupt_status_2bit :: cl91_fec_ram1_hi_2bit_int_status [05:05] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_STATUS_MASK 0x0020
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_STATUS_SHIFT 5

/* RX_X1_ECC :: interrupt_status_2bit :: cl91_fec_ram1_lo_2bit_int_status [04:04] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_STATUS_MASK 0x0010
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_STATUS_SHIFT 4

/* RX_X1_ECC :: interrupt_status_2bit :: fec_mem_3_2bit_int_status [03:03] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_3_2BIT_INT_STATUS_MASK 0x0008
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_3_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_3_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_3_2BIT_INT_STATUS_SHIFT 3

/* RX_X1_ECC :: interrupt_status_2bit :: fec_mem_2_2bit_int_status [02:02] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_2_2BIT_INT_STATUS_MASK 0x0004
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_2_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_2_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_2_2BIT_INT_STATUS_SHIFT 2

/* RX_X1_ECC :: interrupt_status_2bit :: fec_mem_1_2bit_int_status [01:01] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_1_2BIT_INT_STATUS_MASK 0x0002
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_1_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_1_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_1_2BIT_INT_STATUS_SHIFT 1

/* RX_X1_ECC :: interrupt_status_2bit :: fec_mem_0_2bit_int_status [00:00] */
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_0_2BIT_INT_STATUS_MASK 0x0001
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_0_2BIT_INT_STATUS_ALIGN 0
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_0_2BIT_INT_STATUS_BITS 1
#define RX_X1_ECC_INTERRUPT_STATUS_2BIT_FEC_MEM_0_2BIT_INT_STATUS_SHIFT 0


/****************************************************************************
 * RX_X1_ECC :: interrupt_en_1bit
 */
/* RX_X1_ECC :: interrupt_en_1bit :: reserved0 [15:08] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_RESERVED0_MASK                 0xff00
#define RX_X1_ECC_INTERRUPT_EN_1BIT_RESERVED0_ALIGN                0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_RESERVED0_BITS                 8
#define RX_X1_ECC_INTERRUPT_EN_1BIT_RESERVED0_SHIFT                8

/* RX_X1_ECC :: interrupt_en_1bit :: cl91_fec_ram2_hi_1bit_int_en [07:07] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_EN_MASK 0x0080
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_HI_1BIT_INT_EN_SHIFT 7

/* RX_X1_ECC :: interrupt_en_1bit :: cl91_fec_ram2_lo_1bit_int_en [06:06] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_EN_MASK 0x0040
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM2_LO_1BIT_INT_EN_SHIFT 6

/* RX_X1_ECC :: interrupt_en_1bit :: cl91_fec_ram1_hi_1bit_int_en [05:05] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_EN_MASK 0x0020
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_HI_1BIT_INT_EN_SHIFT 5

/* RX_X1_ECC :: interrupt_en_1bit :: cl91_fec_ram1_lo_1bit_int_en [04:04] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_EN_MASK 0x0010
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_CL91_FEC_RAM1_LO_1BIT_INT_EN_SHIFT 4

/* RX_X1_ECC :: interrupt_en_1bit :: fec_mem_3_1bit_int_en [03:03] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_3_1BIT_INT_EN_MASK     0x0008
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_3_1BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_3_1BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_3_1BIT_INT_EN_SHIFT    3

/* RX_X1_ECC :: interrupt_en_1bit :: fec_mem_2_1bit_int_en [02:02] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_2_1BIT_INT_EN_MASK     0x0004
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_2_1BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_2_1BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_2_1BIT_INT_EN_SHIFT    2

/* RX_X1_ECC :: interrupt_en_1bit :: fec_mem_1_1bit_int_en [01:01] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_1_1BIT_INT_EN_MASK     0x0002
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_1_1BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_1_1BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_1_1BIT_INT_EN_SHIFT    1

/* RX_X1_ECC :: interrupt_en_1bit :: fec_mem_0_1bit_int_en [00:00] */
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_0_1BIT_INT_EN_MASK     0x0001
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_0_1BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_0_1BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_1BIT_FEC_MEM_0_1BIT_INT_EN_SHIFT    0


/****************************************************************************
 * RX_X1_ECC :: interrupt_en_2bit
 */
/* RX_X1_ECC :: interrupt_en_2bit :: reserved0 [15:08] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_RESERVED0_MASK                 0xff00
#define RX_X1_ECC_INTERRUPT_EN_2BIT_RESERVED0_ALIGN                0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_RESERVED0_BITS                 8
#define RX_X1_ECC_INTERRUPT_EN_2BIT_RESERVED0_SHIFT                8

/* RX_X1_ECC :: interrupt_en_2bit :: cl91_fec_ram2_hi_2bit_int_en [07:07] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_EN_MASK 0x0080
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_HI_2BIT_INT_EN_SHIFT 7

/* RX_X1_ECC :: interrupt_en_2bit :: cl91_fec_ram2_lo_2bit_int_en [06:06] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_EN_MASK 0x0040
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM2_LO_2BIT_INT_EN_SHIFT 6

/* RX_X1_ECC :: interrupt_en_2bit :: cl91_fec_ram1_hi_2bit_int_en [05:05] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_EN_MASK 0x0020
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_HI_2BIT_INT_EN_SHIFT 5

/* RX_X1_ECC :: interrupt_en_2bit :: cl91_fec_ram1_lo_2bit_int_en [04:04] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_EN_MASK 0x0010
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_EN_ALIGN 0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_EN_BITS 1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_CL91_FEC_RAM1_LO_2BIT_INT_EN_SHIFT 4

/* RX_X1_ECC :: interrupt_en_2bit :: fec_mem_3_2bit_int_en [03:03] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_3_2BIT_INT_EN_MASK     0x0008
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_3_2BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_3_2BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_3_2BIT_INT_EN_SHIFT    3

/* RX_X1_ECC :: interrupt_en_2bit :: fec_mem_2_2bit_int_en [02:02] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_2_2BIT_INT_EN_MASK     0x0004
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_2_2BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_2_2BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_2_2BIT_INT_EN_SHIFT    2

/* RX_X1_ECC :: interrupt_en_2bit :: fec_mem_1_2bit_int_en [01:01] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_1_2BIT_INT_EN_MASK     0x0002
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_1_2BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_1_2BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_1_2BIT_INT_EN_SHIFT    1

/* RX_X1_ECC :: interrupt_en_2bit :: fec_mem_0_2bit_int_en [00:00] */
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_0_2BIT_INT_EN_MASK     0x0001
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_0_2BIT_INT_EN_ALIGN    0
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_0_2BIT_INT_EN_BITS     1
#define RX_X1_ECC_INTERRUPT_EN_2BIT_FEC_MEM_0_2BIT_INT_EN_SHIFT    0


/****************************************************************************
 * RX_X1_ECC :: disable_ecc_mem
 */
/* RX_X1_ECC :: disable_ecc_mem :: reserved0 [15:08] */
#define RX_X1_ECC_DISABLE_ECC_MEM_RESERVED0_MASK                   0xff00
#define RX_X1_ECC_DISABLE_ECC_MEM_RESERVED0_ALIGN                  0
#define RX_X1_ECC_DISABLE_ECC_MEM_RESERVED0_BITS                   8
#define RX_X1_ECC_DISABLE_ECC_MEM_RESERVED0_SHIFT                  8

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_cl91_fec_ram2_hi [07:07] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_HI_MASK 0x0080
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_HI_ALIGN 0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_HI_BITS 1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_HI_SHIFT 7

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_cl91_fec_ram2_lo [06:06] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_LO_MASK 0x0040
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_LO_ALIGN 0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_LO_BITS 1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM2_LO_SHIFT 6

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_cl91_fec_ram1_hi [05:05] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_HI_MASK 0x0020
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_HI_ALIGN 0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_HI_BITS 1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_HI_SHIFT 5

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_cl91_fec_ram1_lo [04:04] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_LO_MASK 0x0010
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_LO_ALIGN 0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_LO_BITS 1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_FEC_RAM1_LO_SHIFT 4

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_fec_mem_3 [03:03] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_3_MASK       0x0008
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_3_ALIGN      0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_3_BITS       1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_3_SHIFT      3

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_fec_mem_2 [02:02] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_2_MASK       0x0004
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_2_ALIGN      0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_2_BITS       1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_2_SHIFT      2

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_fec_mem_1 [01:01] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_1_MASK       0x0002
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_1_ALIGN      0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_1_BITS       1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_1_SHIFT      1

/* RX_X1_ECC :: disable_ecc_mem :: disable_ecc_fec_mem_0 [00:00] */
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_0_MASK       0x0001
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_0_ALIGN      0
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_0_BITS       1
#define RX_X1_ECC_DISABLE_ECC_MEM_DISABLE_ECC_FEC_MEM_0_SHIFT      0


/****************************************************************************
 * RX_X1_ECC :: corrupt_0
 */
/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_cl91_fec_ram2_hi [15:14] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_HI_MASK      0xc000
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_HI_ALIGN     0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_HI_BITS      2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_HI_SHIFT     14

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_cl91_fec_ram2_lo [13:12] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_LO_MASK      0x3000
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_LO_ALIGN     0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_LO_BITS      2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM2_LO_SHIFT     12

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_cl91_fec_ram1_hi [11:10] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_HI_MASK      0x0c00
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_HI_ALIGN     0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_HI_BITS      2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_HI_SHIFT     10

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_cl91_fec_ram1_lo [09:08] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_LO_MASK      0x0300
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_LO_ALIGN     0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_LO_BITS      2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_CL91_FEC_RAM1_LO_SHIFT     8

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_fec_mem_3 [07:06] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_3_MASK             0x00c0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_3_ALIGN            0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_3_BITS             2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_3_SHIFT            6

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_fec_mem_2 [05:04] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_2_MASK             0x0030
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_2_ALIGN            0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_2_BITS             2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_2_SHIFT            4

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_fec_mem_1 [03:02] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_1_MASK             0x000c
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_1_ALIGN            0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_1_BITS             2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_1_SHIFT            2

/* RX_X1_ECC :: corrupt_0 :: corrupt_ecc_fec_mem_0 [01:00] */
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_0_MASK             0x0003
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_0_ALIGN            0
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_0_BITS             2
#define RX_X1_ECC_CORRUPT_0_CORRUPT_ECC_FEC_MEM_0_SHIFT            0


/****************************************************************************
 * TSC_WC4_TSC_USER1_AN_X1_CONTROL
 */
/****************************************************************************
 * AN_X1_CONTROL :: oui_upper
 */
/* AN_X1_CONTROL :: oui_upper :: reserved0 [15:08] */
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_MASK                     0xff00
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_ALIGN                    0
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_BITS                     8
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_SHIFT                    8

/* AN_X1_CONTROL :: oui_upper :: oui_upper_data [07:00] */
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_MASK                0x00ff
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_ALIGN               0
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_BITS                8
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_SHIFT               0


/****************************************************************************
 * AN_X1_CONTROL :: oui_lower
 */
/* AN_X1_CONTROL :: oui_lower :: oui_lower_data [15:00] */
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_MASK                0xffff
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_ALIGN               0
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_BITS                16
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_SHIFT               0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_0
 */
/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_40G_HG2_KR4 [15:14] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_KR4_MASK 0xc000
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_KR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_KR4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_KR4_SHIFT 14

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_40G_KR4 [13:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_KR4_MASK     0x3000
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_KR4_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_KR4_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_KR4_SHIFT    12

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_40G_HG2_CR4 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_CR4_MASK 0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_CR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_CR4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_HG2_CR4_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_40G_CR4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_CR4_MASK     0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_CR4_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_CR4_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_40G_CR4_SHIFT    8

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_100G_HG2_KR4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_KR4_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_KR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_KR4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_KR4_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_100G_KR4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_KR4_MASK    0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_KR4_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_KR4_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_KR4_SHIFT   4

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_100G_HG2_CR4 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_CR4_MASK 0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_CR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_CR4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_HG2_CR4_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_0 :: an_priority_100G_CR4 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_CR4_MASK    0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_CR4_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_CR4_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_0_AN_PRIORITY_100G_CR4_SHIFT   0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_1
 */
/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_HG2_KR2 [15:14] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR2_MASK 0xc000
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR2_SHIFT 14

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_KR2 [13:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR2_MASK     0x3000
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR2_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR2_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR2_SHIFT    12

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_HG2_CR2 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR2_MASK 0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR2_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_CR2 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR2_MASK     0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR2_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR2_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR2_SHIFT    8

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_HG2_KR4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR4_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_KR4_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_KR4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR4_MASK     0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR4_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR4_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_KR4_SHIFT    4

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_HG2_CR4 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR4_MASK 0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_HG2_CR4_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_1 :: an_priority_50G_CR4 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR4_MASK     0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR4_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR4_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_1_AN_PRIORITY_50G_CR4_SHIFT    0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_2
 */
/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_25G_HG2_KR1 [15:14] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_KR1_MASK 0xc000
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_KR1_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_KR1_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_KR1_SHIFT 14

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_25G_KR1 [13:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_KR1_MASK     0x3000
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_KR1_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_KR1_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_KR1_SHIFT    12

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_25G_HG2_CR1 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_CR1_MASK 0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_CR1_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_CR1_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_HG2_CR1_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_25G_CR1 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_CR1_MASK     0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_CR1_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_CR1_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_25G_CR1_SHIFT    8

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_40G_HG2_KR2 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_KR2_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_KR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_KR2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_KR2_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_40G_KR2 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_KR2_MASK     0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_KR2_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_KR2_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_KR2_SHIFT    4

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_40G_HG2_CR2 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_CR2_MASK 0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_CR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_CR2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_HG2_CR2_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_2 :: an_priority_40G_CR2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_CR2_MASK     0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_CR2_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_CR2_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_2_AN_PRIORITY_40G_CR2_SHIFT    0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_3
 */
/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_HG2_KR2 [15:14] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR2_MASK 0xc000
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR2_SHIFT 14

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_KR2 [13:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR2_MASK     0x3000
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR2_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR2_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR2_SHIFT    12

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_HG2_CR2 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR2_MASK 0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR2_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_CR2 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR2_MASK     0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR2_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR2_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR2_SHIFT    8

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_HG2_KR1 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR1_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR1_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR1_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_KR1_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_KR1 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR1_MASK     0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR1_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR1_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_KR1_SHIFT    4

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_HG2_CR1 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR1_MASK 0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR1_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR1_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_HG2_CR1_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_3 :: an_priority_20G_CR1 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR1_MASK     0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR1_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR1_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_3_AN_PRIORITY_20G_CR1_SHIFT    0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_4
 */
/* AN_X1_CONTROL :: bam_speed_pri_4 :: reserved0 [15:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_RESERVED0_MASK               0xffc0
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_RESERVED0_ALIGN              0
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_RESERVED0_BITS               10
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_RESERVED0_SHIFT              6

/* AN_X1_CONTROL :: bam_speed_pri_4 :: an_priority_1G_KX1 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_1G_KX1_MASK      0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_1G_KX1_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_1G_KX1_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_1G_KX1_SHIFT     4

/* AN_X1_CONTROL :: bam_speed_pri_4 :: an_priority_10G_HG2_KR1 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_HG2_KR1_MASK 0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_HG2_KR1_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_HG2_KR1_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_HG2_KR1_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_4 :: an_priority_10G_KR1 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_KR1_MASK     0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_KR1_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_KR1_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_4_AN_PRIORITY_10G_KR1_SHIFT    0


/****************************************************************************
 * AN_X1_CONTROL :: ieee_speed_pri_1
 */
/* AN_X1_CONTROL :: ieee_speed_pri_1 :: reserved0 [15:08] */
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_RESERVED0_MASK              0xff00
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_RESERVED0_ALIGN             0
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_RESERVED0_BITS              8
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_RESERVED0_SHIFT             8

/* AN_X1_CONTROL :: ieee_speed_pri_1 :: an_priority_25G_KRS1_IEEE [07:06] */
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KRS1_IEEE_MASK 0x00c0
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KRS1_IEEE_ALIGN 0
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KRS1_IEEE_BITS 2
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KRS1_IEEE_SHIFT 6

/* AN_X1_CONTROL :: ieee_speed_pri_1 :: an_priority_25G_KR1_IEEE [05:04] */
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KR1_IEEE_MASK 0x0030
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KR1_IEEE_ALIGN 0
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KR1_IEEE_BITS 2
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_KR1_IEEE_SHIFT 4

/* AN_X1_CONTROL :: ieee_speed_pri_1 :: an_priority_25G_CRS1_IEEE [03:02] */
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CRS1_IEEE_MASK 0x000c
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CRS1_IEEE_ALIGN 0
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CRS1_IEEE_BITS 2
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CRS1_IEEE_SHIFT 2

/* AN_X1_CONTROL :: ieee_speed_pri_1 :: an_priority_25G_CR1_IEEE [01:00] */
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CR1_IEEE_MASK 0x0003
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CR1_IEEE_ALIGN 0
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CR1_IEEE_BITS 2
#define AN_X1_CONTROL_IEEE_SPEED_PRI_1_AN_PRIORITY_25G_CR1_IEEE_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER1_AN_X1_TIMERS
 */
/****************************************************************************
 * AN_X1_TIMERS :: cl73_break_link
 */
/* AN_X1_TIMERS :: cl73_break_link :: cl73_break_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_BREAK_LINK_CL73_BREAK_TIMER_PERIOD_MASK  0xffff
#define AN_X1_TIMERS_CL73_BREAK_LINK_CL73_BREAK_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_CL73_BREAK_LINK_CL73_BREAK_TIMER_PERIOD_BITS  16
#define AN_X1_TIMERS_CL73_BREAK_LINK_CL73_BREAK_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_error
 */
/* AN_X1_TIMERS :: cl73_error :: cl73_error_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_MASK       0xffff
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_ALIGN      0
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_BITS       16
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_SHIFT      0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_dme_lock
 */
/* AN_X1_TIMERS :: cl73_dme_lock :: pd_dme_lock_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_MASK   0xffff
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_ALIGN  0
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_BITS   16
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_SHIFT  0


/****************************************************************************
 * AN_X1_TIMERS :: pd_sd_timer
 */
/* AN_X1_TIMERS :: pd_sd_timer :: pd_sd_timer_period [15:00] */
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_MASK           0xffff
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_ALIGN          0
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_BITS           16
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_SHIFT          0


/****************************************************************************
 * AN_X1_TIMERS :: ignore_link_timer
 */
/* AN_X1_TIMERS :: ignore_link_timer :: ignore_link_timer_period [15:00] */
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_BITS 16
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: link_fail_inhibit_timer_cl72
 */
/* AN_X1_TIMERS :: link_fail_inhibit_timer_cl72 :: link_fail_inhibit_timer_cl72_period [15:00] */
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_ALIGN 0
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_BITS 16
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: link_fail_inhibit_timer_not_cl72
 */
/* AN_X1_TIMERS :: link_fail_inhibit_timer_not_cl72 :: link_fail_inhibit_timer_ncl72_period [15:00] */
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_ALIGN 0
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_BITS 16
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: dme_page_timer_type
 */
/* AN_X1_TIMERS :: dme_page_timer_type :: reserved0 [15:14] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_RESERVED0_MASK            0xc000
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_RESERVED0_ALIGN           0
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_RESERVED0_BITS            2
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_RESERVED0_SHIFT           14

/* AN_X1_TIMERS :: dme_page_timer_type :: cl73_page_test_max_timer [13:07] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MAX_TIMER_MASK 0x3f80
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MAX_TIMER_ALIGN 0
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MAX_TIMER_BITS 7
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MAX_TIMER_SHIFT 7

/* AN_X1_TIMERS :: dme_page_timer_type :: cl73_page_test_min_timer [06:00] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MIN_TIMER_MASK 0x007f
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MIN_TIMER_ALIGN 0
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MIN_TIMER_BITS 7
#define AN_X1_TIMERS_DME_PAGE_TIMER_TYPE_CL73_PAGE_TEST_MIN_TIMER_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER1_sc_x1_control
 */
/****************************************************************************
 * sc_x1_control :: pll_lock_timer
 */
/* sc_x1_control :: pll_lock_timer :: pll_lock_timer_period [15:00] */
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_MASK    0xffff
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_ALIGN   0
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_BITS    16
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_SHIFT   0


/****************************************************************************
 * sc_x1_control :: pmd_lock_timer
 */
/* sc_x1_control :: pmd_lock_timer :: pmd_lock_timer_period [15:00] */
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_MASK    0xffff
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_ALIGN   0
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_BITS    16
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_SHIFT   0


/****************************************************************************
 * sc_x1_control :: pipeline_reset_count
 */
/* sc_x1_control :: pipeline_reset_count :: pipeline_reset_count [15:00] */
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_MASK 0xffff
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_ALIGN 0
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_BITS 16
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_SHIFT 0


/****************************************************************************
 * sc_x1_control :: tx_reset_count
 */
/* sc_x1_control :: tx_reset_count :: tx_reset_count [15:00] */
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_MASK           0xffff
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_ALIGN          0
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_BITS           16
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_SHIFT          0


/****************************************************************************
 * sc_x1_control :: status
 */
/* sc_x1_control :: status :: reserved0 [15:03] */
#define SC_X1_CONTROL_STATUS_RESERVED0_MASK                        0xfff8
#define SC_X1_CONTROL_STATUS_RESERVED0_ALIGN                       0
#define SC_X1_CONTROL_STATUS_RESERVED0_BITS                        13
#define SC_X1_CONTROL_STATUS_RESERVED0_SHIFT                       3

/* sc_x1_control :: status :: resolved_port_mode [02:00] */
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_MASK               0x0007
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_ALIGN              0
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_BITS               3
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_SHIFT              0


/****************************************************************************
 * TSC_WC4_TSC_USER1_sc_x1_speed_override0
 */
/****************************************************************************
 * sc_x1_speed_override0 :: override_speed
 */
/* sc_x1_speed_override0 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_10G_CR1       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_10G_KR1       1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_10G_X1        2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_10G_HG2_CR1   4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_10G_HG2_KR1   5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_10G_HG2_X1    6
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_CR1       8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_KR1       9
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_X1        10
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR1   12
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR1   13
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_HG2_X1    14
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_CR1       16
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_KR1       17
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_X1        18
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_HG2_CR1   20
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_HG2_KR1   21
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_HG2_X1    22
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_CR2       24
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_KR2       25
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_X2        26
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR2   28
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR2   29
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_20G_HG2_X2    30
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_CR2       32
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_KR2       33
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_X2        34
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR2   36
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR2   37
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_HG2_X2    38
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_CR4       40
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_KR4       41
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_X4        42
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR4   44
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR4   45
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_40G_HG2_X4    46
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_CR2       48
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_KR2       49
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_X2        50
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR2   52
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR2   53
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_HG2_X2    54
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_CR4       56
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_KR4       57
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_X4        58
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR4   60
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR4   61
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_50G_HG2_X4    62
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_100G_CR4      64
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_100G_KR4      65
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_100G_X4       66
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_100G_HG2_CR4  68
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_100G_HG2_KR4  69
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_100G_HG2_X4   70
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_CL73_20GVCO   72
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_CL73_25GVCO   80
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_CL36_20GVCO   88
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_CL36_25GVCO   96
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_CR_IEEE   112
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_CRS_IEEE  113
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_KR_IEEE   114
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_S_25G_KRS_IEEE  115

/* sc_x1_speed_override0 :: override_speed :: reserved0 [07:06] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_MASK        0x00c0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_BITS        2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_SHIFT       6

/* sc_x1_speed_override0 :: override_speed :: cl36rx_en [05:05] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36RX_EN_MASK        0x0020
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36RX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36RX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36RX_EN_SHIFT       5

/* sc_x1_speed_override0 :: override_speed :: cl36tx_en [04:04] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36TX_EN_MASK        0x0010
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36TX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36TX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_CL36TX_EN_SHIFT       4

/* sc_x1_speed_override0 :: override_speed :: t_pma_40b_mode [03:03] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_T_PMA_40B_MODE_MASK   0x0008
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_T_PMA_40B_MODE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_T_PMA_40B_MODE_BITS   1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_T_PMA_40B_MODE_SHIFT  3

/* sc_x1_speed_override0 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override0 :: override_0
 */
/* sc_x1_speed_override0 :: override_0 :: cl72_en [15:15] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_EN_MASK              0x8000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_EN_SHIFT             15

/* sc_x1_speed_override0 :: override_0 :: os_mode [14:11] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_MASK              0x7800
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_SHIFT             11
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_OS_MODE_1         0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_OS_MODE_2         1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_OS_MODE_4         2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_OS_MODE_16p5      8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_OS_MODE_20p625    12

/* sc_x1_speed_override0 :: override_0 :: t_fifo_mode [10:09] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_MASK          0x0600
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_SHIFT         9
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_NO_AM 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_4_AM 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_20_AM 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_2_AM 3

/* sc_x1_speed_override0 :: override_0 :: t_enc_mode [08:07] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_MASK           0x0180
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_SHIFT          7
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL82 2

/* sc_x1_speed_override0 :: override_0 :: t_HG2_ENABLE [06:06] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_HG2_ENABLE_MASK         0x0040
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_HG2_ENABLE_SHIFT        6

/* sc_x1_speed_override0 :: override_0 :: t_pma_btmx_mode [05:04] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_MASK      0x0030
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_BITS      2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_SHIFT     4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_5to1 2

/* sc_x1_speed_override0 :: override_0 :: scr_mode [03:01] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_MASK             0x000e
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_BITS             3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_SHIFT            1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_T_SCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_T_SCR_MODE_CL49  1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_2_LANE 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_T_SCR_MODE_100G  3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_T_SCR_MODE_20G   4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_4_LANE 5

/* sc_x1_speed_override0 :: override_0 :: reserved0 [00:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override0 :: override_1
 */
/* sc_x1_speed_override0 :: override_1 :: descr_mode [15:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_MASK           0xc000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_SHIFT          14
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL82 2

/* sc_x1_speed_override0 :: override_1 :: dec_tl_mode [13:12] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_MASK          0x3000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_SHIFT         12
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL82 2

/* sc_x1_speed_override0 :: override_1 :: deskew_mode [11:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_MASK          0x0f00
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_BITS          4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_SHIFT         8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_20G 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_4_LANE 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_2_LANE 3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_100G 4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL49 5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_QUAD 6
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_FC 9

/* sc_x1_speed_override0 :: override_1 :: dec_fsm_mode [07:06] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_MASK         0x00c0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_SHIFT        6
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL82 2

/* sc_x1_speed_override0 :: override_1 :: bs_sm_sync_mode [05:05] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SM_SYNC_MODE_MASK      0x0020
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SM_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SM_SYNC_MODE_BITS      1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SM_SYNC_MODE_SHIFT     5

/* sc_x1_speed_override0 :: override_1 :: bs_sync_en [04:04] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SYNC_EN_MASK           0x0010
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SYNC_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SYNC_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_SYNC_EN_SHIFT          4

/* sc_x1_speed_override0 :: override_1 :: bs_dist_mode [03:02] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_MASK         0x000c
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_SHIFT        2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_5_LANE_TDM 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_NO_TDM 3

/* sc_x1_speed_override0 :: override_1 :: bs_btmx_mode [01:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_MASK         0x0003
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_SHIFT        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_5to1 2


/****************************************************************************
 * sc_x1_speed_override0 :: override_2
 */
/* sc_x1_speed_override0 :: override_2 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_SHIFT           14

/* sc_x1_speed_override0 :: override_2 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override0 :: override_3
 */
/* sc_x1_speed_override0 :: override_3 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_SHIFT           8

/* sc_x1_speed_override0 :: override_3 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override0 :: override_4
 */
/* sc_x1_speed_override0 :: override_4 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_SHIFT           14

/* sc_x1_speed_override0 :: override_4 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override0 :: override_4 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override0 :: override_5
 */
/* sc_x1_speed_override0 :: override_5 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_SHIFT           13

/* sc_x1_speed_override0 :: override_5 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override0 :: override_6
 */
/* sc_x1_speed_override0 :: override_6 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_SHIFT           11

/* sc_x1_speed_override0 :: override_6 :: AM_spacing_mul [10:09] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_MASK       0x0600
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_ALIGN      0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_BITS       2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_SHIFT      9
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_2 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_4 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_5 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_20 3

/* sc_x1_speed_override0 :: override_6 :: t_pma_bitmux_delay [08:07] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_BITMUX_DELAY_MASK   0x0180
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_BITMUX_DELAY_ALIGN  0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_BITMUX_DELAY_BITS   2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_BITMUX_DELAY_SHIFT  7

/* sc_x1_speed_override0 :: override_6 :: t_pma_watermark [06:03] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_WATERMARK_MASK      0x0078
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_WATERMARK_ALIGN     0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_WATERMARK_BITS      4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_WATERMARK_SHIFT     3

/* sc_x1_speed_override0 :: override_6 :: t_pma_cl91_mux_sel [02:02] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_CL91_MUX_SEL_MASK   0x0004
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_CL91_MUX_SEL_ALIGN  0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_CL91_MUX_SEL_BITS   1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_PMA_CL91_MUX_SEL_SHIFT  2

/* sc_x1_speed_override0 :: override_6 :: t_five_bit_xor_en [01:01] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_FIVE_BIT_XOR_EN_MASK    0x0002
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_FIVE_BIT_XOR_EN_SHIFT   1

/* sc_x1_speed_override0 :: override_6 :: t_cl91_cw_scramble [00:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_CL91_CW_SCRAMBLE_MASK   0x0001
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_T_CL91_CW_SCRAMBLE_SHIFT  0


/****************************************************************************
 * sc_x1_speed_override0 :: override_7
 */
/* sc_x1_speed_override0 :: override_7 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_RESERVED0_SHIFT           14

/* sc_x1_speed_override0 :: override_7 :: r_HG2_ENABLE [13:13] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_HG2_ENABLE_MASK         0x2000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_HG2_ENABLE_SHIFT        13

/* sc_x1_speed_override0 :: override_7 :: r_tc_out_mode [12:11] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_MASK        0x1800
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_BITS        2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_SHIFT       11
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_DUAL 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_QUAD 2

/* sc_x1_speed_override0 :: override_7 :: r_five_bit_xor_en [10:10] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_FIVE_BIT_XOR_EN_MASK    0x0400
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_FIVE_BIT_XOR_EN_SHIFT   10

/* sc_x1_speed_override0 :: override_7 :: r_tc_mode [09:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_MASK            0x0300
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_BITS            2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_SHIFT           8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_R_TC_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_R_TC_MODE_DUAL  1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_MODE_R_TC_MODE_QUAD  2

/* sc_x1_speed_override0 :: override_7 :: r_tc_in_mode [07:07] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_IN_MODE_MASK         0x0080
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_IN_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_IN_MODE_BITS         1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_TC_IN_MODE_SHIFT        7

/* sc_x1_speed_override0 :: override_7 :: r_cl91_cw_scramble [06:06] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_CL91_CW_SCRAMBLE_MASK   0x0040
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_CL91_CW_SCRAMBLE_SHIFT  6

/* sc_x1_speed_override0 :: override_7 :: r_merge_mode [05:03] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_MASK         0x0038
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_BITS         3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_SHIFT        3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_FC 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_DUAL_LANE 3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_QUAD_LANE 4

/* sc_x1_speed_override0 :: override_7 :: cl91_blksync_mode [02:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_MASK    0x0007
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_ALIGN   0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_BITS    3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_SHIFT   0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_NO_CL91_FEC 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_FC_FEC 4


/****************************************************************************
 * TSC_WC4_TSC_USER1_sc_x1_speed_override1
 */
/****************************************************************************
 * sc_x1_speed_override1 :: override_speed
 */
/* sc_x1_speed_override1 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_10G_CR1       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_10G_KR1       1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_10G_X1        2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_10G_HG2_CR1   4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_10G_HG2_KR1   5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_10G_HG2_X1    6
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_CR1       8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_KR1       9
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_X1        10
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR1   12
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR1   13
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_HG2_X1    14
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_CR1       16
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_KR1       17
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_X1        18
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_HG2_CR1   20
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_HG2_KR1   21
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_HG2_X1    22
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_CR2       24
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_KR2       25
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_X2        26
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR2   28
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR2   29
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_20G_HG2_X2    30
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_CR2       32
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_KR2       33
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_X2        34
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR2   36
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR2   37
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_HG2_X2    38
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_CR4       40
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_KR4       41
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_X4        42
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR4   44
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR4   45
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_40G_HG2_X4    46
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_CR2       48
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_KR2       49
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_X2        50
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR2   52
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR2   53
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_HG2_X2    54
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_CR4       56
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_KR4       57
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_X4        58
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR4   60
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR4   61
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_50G_HG2_X4    62
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_100G_CR4      64
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_100G_KR4      65
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_100G_X4       66
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_100G_HG2_CR4  68
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_100G_HG2_KR4  69
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_100G_HG2_X4   70
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_CL73_20GVCO   72
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_CL73_25GVCO   80
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_CL36_20GVCO   88
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_CL36_25GVCO   96
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_CR_IEEE   112
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_CRS_IEEE  113
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_KR_IEEE   114
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_S_25G_KRS_IEEE  115

/* sc_x1_speed_override1 :: override_speed :: reserved0 [07:06] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_MASK        0x00c0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_BITS        2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_SHIFT       6

/* sc_x1_speed_override1 :: override_speed :: cl36rx_en [05:05] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36RX_EN_MASK        0x0020
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36RX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36RX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36RX_EN_SHIFT       5

/* sc_x1_speed_override1 :: override_speed :: cl36tx_en [04:04] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36TX_EN_MASK        0x0010
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36TX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36TX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_CL36TX_EN_SHIFT       4

/* sc_x1_speed_override1 :: override_speed :: t_pma_40b_mode [03:03] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_T_PMA_40B_MODE_MASK   0x0008
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_T_PMA_40B_MODE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_T_PMA_40B_MODE_BITS   1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_T_PMA_40B_MODE_SHIFT  3

/* sc_x1_speed_override1 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override1 :: override_0
 */
/* sc_x1_speed_override1 :: override_0 :: cl72_en [15:15] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_EN_MASK              0x8000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_EN_SHIFT             15

/* sc_x1_speed_override1 :: override_0 :: os_mode [14:11] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_MASK              0x7800
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_SHIFT             11
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_OS_MODE_1         0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_OS_MODE_2         1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_OS_MODE_4         2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_OS_MODE_16p5      8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_OS_MODE_20p625    12

/* sc_x1_speed_override1 :: override_0 :: t_fifo_mode [10:09] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_MASK          0x0600
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_SHIFT         9
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_NO_AM 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_4_AM 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_20_AM 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_2_AM 3

/* sc_x1_speed_override1 :: override_0 :: t_enc_mode [08:07] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_MASK           0x0180
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_SHIFT          7
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL82 2

/* sc_x1_speed_override1 :: override_0 :: t_HG2_ENABLE [06:06] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_HG2_ENABLE_MASK         0x0040
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_HG2_ENABLE_SHIFT        6

/* sc_x1_speed_override1 :: override_0 :: t_pma_btmx_mode [05:04] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_MASK      0x0030
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_BITS      2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_SHIFT     4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_5to1 2

/* sc_x1_speed_override1 :: override_0 :: scr_mode [03:01] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_MASK             0x000e
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_BITS             3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_SHIFT            1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_T_SCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_T_SCR_MODE_CL49  1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_2_LANE 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_T_SCR_MODE_100G  3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_T_SCR_MODE_20G   4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_4_LANE 5

/* sc_x1_speed_override1 :: override_0 :: reserved0 [00:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override1 :: override_1
 */
/* sc_x1_speed_override1 :: override_1 :: descr_mode [15:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_MASK           0xc000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_SHIFT          14
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL82 2

/* sc_x1_speed_override1 :: override_1 :: dec_tl_mode [13:12] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_MASK          0x3000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_SHIFT         12
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL82 2

/* sc_x1_speed_override1 :: override_1 :: deskew_mode [11:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_MASK          0x0f00
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_BITS          4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_SHIFT         8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_20G 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_4_LANE 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_2_LANE 3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_100G 4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL49 5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_QUAD 6
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_FC 9

/* sc_x1_speed_override1 :: override_1 :: dec_fsm_mode [07:06] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_MASK         0x00c0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_SHIFT        6
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL82 2

/* sc_x1_speed_override1 :: override_1 :: bs_sm_sync_mode [05:05] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SM_SYNC_MODE_MASK      0x0020
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SM_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SM_SYNC_MODE_BITS      1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SM_SYNC_MODE_SHIFT     5

/* sc_x1_speed_override1 :: override_1 :: bs_sync_en [04:04] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SYNC_EN_MASK           0x0010
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SYNC_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SYNC_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_SYNC_EN_SHIFT          4

/* sc_x1_speed_override1 :: override_1 :: bs_dist_mode [03:02] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_MASK         0x000c
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_SHIFT        2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_5_LANE_TDM 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_NO_TDM 3

/* sc_x1_speed_override1 :: override_1 :: bs_btmx_mode [01:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_MASK         0x0003
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_SHIFT        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_5to1 2


/****************************************************************************
 * sc_x1_speed_override1 :: override_2
 */
/* sc_x1_speed_override1 :: override_2 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_SHIFT           14

/* sc_x1_speed_override1 :: override_2 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override1 :: override_3
 */
/* sc_x1_speed_override1 :: override_3 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_SHIFT           8

/* sc_x1_speed_override1 :: override_3 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override1 :: override_4
 */
/* sc_x1_speed_override1 :: override_4 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_SHIFT           14

/* sc_x1_speed_override1 :: override_4 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override1 :: override_4 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override1 :: override_5
 */
/* sc_x1_speed_override1 :: override_5 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_SHIFT           13

/* sc_x1_speed_override1 :: override_5 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override1 :: override_6
 */
/* sc_x1_speed_override1 :: override_6 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_SHIFT           11

/* sc_x1_speed_override1 :: override_6 :: AM_spacing_mul [10:09] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_MASK       0x0600
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_ALIGN      0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_BITS       2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_SHIFT      9
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_2 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_4 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_5 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_20 3

/* sc_x1_speed_override1 :: override_6 :: t_pma_bitmux_delay [08:07] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_BITMUX_DELAY_MASK   0x0180
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_BITMUX_DELAY_ALIGN  0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_BITMUX_DELAY_BITS   2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_BITMUX_DELAY_SHIFT  7

/* sc_x1_speed_override1 :: override_6 :: t_pma_watermark [06:03] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_WATERMARK_MASK      0x0078
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_WATERMARK_ALIGN     0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_WATERMARK_BITS      4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_WATERMARK_SHIFT     3

/* sc_x1_speed_override1 :: override_6 :: t_pma_cl91_mux_sel [02:02] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_CL91_MUX_SEL_MASK   0x0004
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_CL91_MUX_SEL_ALIGN  0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_CL91_MUX_SEL_BITS   1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_PMA_CL91_MUX_SEL_SHIFT  2

/* sc_x1_speed_override1 :: override_6 :: t_five_bit_xor_en [01:01] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_FIVE_BIT_XOR_EN_MASK    0x0002
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_FIVE_BIT_XOR_EN_SHIFT   1

/* sc_x1_speed_override1 :: override_6 :: t_cl91_cw_scramble [00:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_CL91_CW_SCRAMBLE_MASK   0x0001
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_T_CL91_CW_SCRAMBLE_SHIFT  0


/****************************************************************************
 * sc_x1_speed_override1 :: override_7
 */
/* sc_x1_speed_override1 :: override_7 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_RESERVED0_SHIFT           14

/* sc_x1_speed_override1 :: override_7 :: r_HG2_ENABLE [13:13] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_HG2_ENABLE_MASK         0x2000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_HG2_ENABLE_SHIFT        13

/* sc_x1_speed_override1 :: override_7 :: r_tc_out_mode [12:11] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_MASK        0x1800
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_BITS        2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_SHIFT       11
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_DUAL 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_QUAD 2

/* sc_x1_speed_override1 :: override_7 :: r_five_bit_xor_en [10:10] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_FIVE_BIT_XOR_EN_MASK    0x0400
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_FIVE_BIT_XOR_EN_SHIFT   10

/* sc_x1_speed_override1 :: override_7 :: r_tc_mode [09:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_MASK            0x0300
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_BITS            2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_SHIFT           8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_R_TC_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_R_TC_MODE_DUAL  1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_MODE_R_TC_MODE_QUAD  2

/* sc_x1_speed_override1 :: override_7 :: r_tc_in_mode [07:07] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_IN_MODE_MASK         0x0080
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_IN_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_IN_MODE_BITS         1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_TC_IN_MODE_SHIFT        7

/* sc_x1_speed_override1 :: override_7 :: r_cl91_cw_scramble [06:06] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_CL91_CW_SCRAMBLE_MASK   0x0040
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_CL91_CW_SCRAMBLE_SHIFT  6

/* sc_x1_speed_override1 :: override_7 :: r_merge_mode [05:03] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_MASK         0x0038
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_BITS         3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_SHIFT        3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_FC 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_DUAL_LANE 3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_QUAD_LANE 4

/* sc_x1_speed_override1 :: override_7 :: cl91_blksync_mode [02:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_MASK    0x0007
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_ALIGN   0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_BITS    3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_SHIFT   0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_NO_CL91_FEC 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_FC_FEC 4


/****************************************************************************
 * TSC_WC4_TSC_USER1_sc_x1_speed_override2
 */
/****************************************************************************
 * sc_x1_speed_override2 :: override_speed
 */
/* sc_x1_speed_override2 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_10G_CR1       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_10G_KR1       1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_10G_X1        2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_10G_HG2_CR1   4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_10G_HG2_KR1   5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_10G_HG2_X1    6
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_CR1       8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_KR1       9
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_X1        10
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR1   12
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR1   13
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_HG2_X1    14
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_CR1       16
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_KR1       17
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_X1        18
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_HG2_CR1   20
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_HG2_KR1   21
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_HG2_X1    22
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_CR2       24
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_KR2       25
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_X2        26
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR2   28
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR2   29
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_20G_HG2_X2    30
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_CR2       32
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_KR2       33
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_X2        34
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR2   36
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR2   37
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_HG2_X2    38
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_CR4       40
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_KR4       41
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_X4        42
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR4   44
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR4   45
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_40G_HG2_X4    46
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_CR2       48
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_KR2       49
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_X2        50
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR2   52
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR2   53
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_HG2_X2    54
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_CR4       56
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_KR4       57
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_X4        58
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR4   60
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR4   61
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_50G_HG2_X4    62
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_100G_CR4      64
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_100G_KR4      65
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_100G_X4       66
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_100G_HG2_CR4  68
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_100G_HG2_KR4  69
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_100G_HG2_X4   70
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_CL73_20GVCO   72
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_CL73_25GVCO   80
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_CL36_20GVCO   88
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_CL36_25GVCO   96
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_CR_IEEE   112
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_CRS_IEEE  113
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_KR_IEEE   114
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_S_25G_KRS_IEEE  115

/* sc_x1_speed_override2 :: override_speed :: reserved0 [07:06] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_MASK        0x00c0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_BITS        2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_SHIFT       6

/* sc_x1_speed_override2 :: override_speed :: cl36rx_en [05:05] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36RX_EN_MASK        0x0020
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36RX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36RX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36RX_EN_SHIFT       5

/* sc_x1_speed_override2 :: override_speed :: cl36tx_en [04:04] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36TX_EN_MASK        0x0010
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36TX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36TX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_CL36TX_EN_SHIFT       4

/* sc_x1_speed_override2 :: override_speed :: t_pma_40b_mode [03:03] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_T_PMA_40B_MODE_MASK   0x0008
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_T_PMA_40B_MODE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_T_PMA_40B_MODE_BITS   1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_T_PMA_40B_MODE_SHIFT  3

/* sc_x1_speed_override2 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override2 :: override_0
 */
/* sc_x1_speed_override2 :: override_0 :: cl72_en [15:15] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_EN_MASK              0x8000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_EN_SHIFT             15

/* sc_x1_speed_override2 :: override_0 :: os_mode [14:11] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_MASK              0x7800
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_SHIFT             11
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_OS_MODE_1         0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_OS_MODE_2         1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_OS_MODE_4         2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_OS_MODE_16p5      8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_OS_MODE_20p625    12

/* sc_x1_speed_override2 :: override_0 :: t_fifo_mode [10:09] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_MASK          0x0600
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_SHIFT         9
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_NO_AM 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_4_AM 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_20_AM 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_2_AM 3

/* sc_x1_speed_override2 :: override_0 :: t_enc_mode [08:07] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_MASK           0x0180
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_SHIFT          7
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL82 2

/* sc_x1_speed_override2 :: override_0 :: t_HG2_ENABLE [06:06] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_HG2_ENABLE_MASK         0x0040
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_HG2_ENABLE_SHIFT        6

/* sc_x1_speed_override2 :: override_0 :: t_pma_btmx_mode [05:04] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_MASK      0x0030
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_BITS      2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_SHIFT     4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_5to1 2

/* sc_x1_speed_override2 :: override_0 :: scr_mode [03:01] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_MASK             0x000e
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_BITS             3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_SHIFT            1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_T_SCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_T_SCR_MODE_CL49  1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_2_LANE 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_T_SCR_MODE_100G  3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_T_SCR_MODE_20G   4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_4_LANE 5

/* sc_x1_speed_override2 :: override_0 :: reserved0 [00:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override2 :: override_1
 */
/* sc_x1_speed_override2 :: override_1 :: descr_mode [15:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_MASK           0xc000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_SHIFT          14
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL82 2

/* sc_x1_speed_override2 :: override_1 :: dec_tl_mode [13:12] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_MASK          0x3000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_SHIFT         12
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL82 2

/* sc_x1_speed_override2 :: override_1 :: deskew_mode [11:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_MASK          0x0f00
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_BITS          4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_SHIFT         8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_20G 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_4_LANE 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_2_LANE 3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_100G 4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL49 5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_QUAD 6
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_FC 9

/* sc_x1_speed_override2 :: override_1 :: dec_fsm_mode [07:06] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_MASK         0x00c0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_SHIFT        6
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL82 2

/* sc_x1_speed_override2 :: override_1 :: bs_sm_sync_mode [05:05] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SM_SYNC_MODE_MASK      0x0020
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SM_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SM_SYNC_MODE_BITS      1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SM_SYNC_MODE_SHIFT     5

/* sc_x1_speed_override2 :: override_1 :: bs_sync_en [04:04] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SYNC_EN_MASK           0x0010
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SYNC_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SYNC_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_SYNC_EN_SHIFT          4

/* sc_x1_speed_override2 :: override_1 :: bs_dist_mode [03:02] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_MASK         0x000c
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_SHIFT        2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_5_LANE_TDM 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_NO_TDM 3

/* sc_x1_speed_override2 :: override_1 :: bs_btmx_mode [01:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_MASK         0x0003
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_SHIFT        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_5to1 2


/****************************************************************************
 * sc_x1_speed_override2 :: override_2
 */
/* sc_x1_speed_override2 :: override_2 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_SHIFT           14

/* sc_x1_speed_override2 :: override_2 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override2 :: override_3
 */
/* sc_x1_speed_override2 :: override_3 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_SHIFT           8

/* sc_x1_speed_override2 :: override_3 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override2 :: override_4
 */
/* sc_x1_speed_override2 :: override_4 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_SHIFT           14

/* sc_x1_speed_override2 :: override_4 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override2 :: override_4 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override2 :: override_5
 */
/* sc_x1_speed_override2 :: override_5 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_SHIFT           13

/* sc_x1_speed_override2 :: override_5 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override2 :: override_6
 */
/* sc_x1_speed_override2 :: override_6 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_SHIFT           11

/* sc_x1_speed_override2 :: override_6 :: AM_spacing_mul [10:09] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_MASK       0x0600
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_ALIGN      0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_BITS       2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_SHIFT      9
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_2 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_4 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_5 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_20 3

/* sc_x1_speed_override2 :: override_6 :: t_pma_bitmux_delay [08:07] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_BITMUX_DELAY_MASK   0x0180
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_BITMUX_DELAY_ALIGN  0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_BITMUX_DELAY_BITS   2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_BITMUX_DELAY_SHIFT  7

/* sc_x1_speed_override2 :: override_6 :: t_pma_watermark [06:03] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_WATERMARK_MASK      0x0078
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_WATERMARK_ALIGN     0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_WATERMARK_BITS      4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_WATERMARK_SHIFT     3

/* sc_x1_speed_override2 :: override_6 :: t_pma_cl91_mux_sel [02:02] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_CL91_MUX_SEL_MASK   0x0004
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_CL91_MUX_SEL_ALIGN  0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_CL91_MUX_SEL_BITS   1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_PMA_CL91_MUX_SEL_SHIFT  2

/* sc_x1_speed_override2 :: override_6 :: t_five_bit_xor_en [01:01] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_FIVE_BIT_XOR_EN_MASK    0x0002
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_FIVE_BIT_XOR_EN_SHIFT   1

/* sc_x1_speed_override2 :: override_6 :: t_cl91_cw_scramble [00:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_CL91_CW_SCRAMBLE_MASK   0x0001
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_T_CL91_CW_SCRAMBLE_SHIFT  0


/****************************************************************************
 * sc_x1_speed_override2 :: override_7
 */
/* sc_x1_speed_override2 :: override_7 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_RESERVED0_SHIFT           14

/* sc_x1_speed_override2 :: override_7 :: r_HG2_ENABLE [13:13] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_HG2_ENABLE_MASK         0x2000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_HG2_ENABLE_SHIFT        13

/* sc_x1_speed_override2 :: override_7 :: r_tc_out_mode [12:11] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_MASK        0x1800
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_BITS        2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_SHIFT       11
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_DUAL 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_QUAD 2

/* sc_x1_speed_override2 :: override_7 :: r_five_bit_xor_en [10:10] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_FIVE_BIT_XOR_EN_MASK    0x0400
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_FIVE_BIT_XOR_EN_SHIFT   10

/* sc_x1_speed_override2 :: override_7 :: r_tc_mode [09:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_MASK            0x0300
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_BITS            2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_SHIFT           8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_R_TC_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_R_TC_MODE_DUAL  1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_MODE_R_TC_MODE_QUAD  2

/* sc_x1_speed_override2 :: override_7 :: r_tc_in_mode [07:07] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_IN_MODE_MASK         0x0080
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_IN_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_IN_MODE_BITS         1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_TC_IN_MODE_SHIFT        7

/* sc_x1_speed_override2 :: override_7 :: r_cl91_cw_scramble [06:06] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_CL91_CW_SCRAMBLE_MASK   0x0040
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_CL91_CW_SCRAMBLE_SHIFT  6

/* sc_x1_speed_override2 :: override_7 :: r_merge_mode [05:03] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_MASK         0x0038
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_BITS         3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_SHIFT        3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_FC 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_DUAL_LANE 3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_QUAD_LANE 4

/* sc_x1_speed_override2 :: override_7 :: cl91_blksync_mode [02:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_MASK    0x0007
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_ALIGN   0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_BITS    3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_SHIFT   0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_NO_CL91_FEC 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_FC_FEC 4


/****************************************************************************
 * TSC_WC4_TSC_USER1_sc_x1_speed_override3
 */
/****************************************************************************
 * sc_x1_speed_override3 :: override_speed
 */
/* sc_x1_speed_override3 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_10G_CR1       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_10G_KR1       1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_10G_X1        2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_10G_HG2_CR1   4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_10G_HG2_KR1   5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_10G_HG2_X1    6
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_CR1       8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_KR1       9
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_X1        10
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR1   12
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR1   13
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_HG2_X1    14
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_CR1       16
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_KR1       17
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_X1        18
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_HG2_CR1   20
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_HG2_KR1   21
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_HG2_X1    22
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_CR2       24
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_KR2       25
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_X2        26
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_HG2_CR2   28
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_HG2_KR2   29
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_20G_HG2_X2    30
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_CR2       32
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_KR2       33
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_X2        34
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR2   36
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR2   37
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_HG2_X2    38
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_CR4       40
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_KR4       41
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_X4        42
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_HG2_CR4   44
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_HG2_KR4   45
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_40G_HG2_X4    46
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_CR2       48
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_KR2       49
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_X2        50
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR2   52
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR2   53
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_HG2_X2    54
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_CR4       56
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_KR4       57
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_X4        58
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_HG2_CR4   60
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_HG2_KR4   61
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_50G_HG2_X4    62
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_100G_CR4      64
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_100G_KR4      65
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_100G_X4       66
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_100G_HG2_CR4  68
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_100G_HG2_KR4  69
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_100G_HG2_X4   70
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_CL73_20GVCO   72
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_CL73_25GVCO   80
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_CL36_20GVCO   88
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_CL36_25GVCO   96
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_CR_IEEE   112
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_CRS_IEEE  113
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_KR_IEEE   114
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_S_25G_KRS_IEEE  115

/* sc_x1_speed_override3 :: override_speed :: reserved0 [07:06] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_MASK        0x00c0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_BITS        2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_SHIFT       6

/* sc_x1_speed_override3 :: override_speed :: cl36rx_en [05:05] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36RX_EN_MASK        0x0020
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36RX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36RX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36RX_EN_SHIFT       5

/* sc_x1_speed_override3 :: override_speed :: cl36tx_en [04:04] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36TX_EN_MASK        0x0010
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36TX_EN_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36TX_EN_BITS        1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_CL36TX_EN_SHIFT       4

/* sc_x1_speed_override3 :: override_speed :: t_pma_40b_mode [03:03] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_T_PMA_40B_MODE_MASK   0x0008
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_T_PMA_40B_MODE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_T_PMA_40B_MODE_BITS   1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_T_PMA_40B_MODE_SHIFT  3

/* sc_x1_speed_override3 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override3 :: override_0
 */
/* sc_x1_speed_override3 :: override_0 :: cl72_en [15:15] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_EN_MASK              0x8000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_EN_SHIFT             15

/* sc_x1_speed_override3 :: override_0 :: os_mode [14:11] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_MASK              0x7800
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_SHIFT             11
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_OS_MODE_1         0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_OS_MODE_2         1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_OS_MODE_4         2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_OS_MODE_16p5      8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_OS_MODE_20p625    12

/* sc_x1_speed_override3 :: override_0 :: t_fifo_mode [10:09] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_MASK          0x0600
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_SHIFT         9
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_NO_AM 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_4_AM 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_20_AM 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_FIFO_MODE_T_FIFO_INSERT_2_AM 3

/* sc_x1_speed_override3 :: override_0 :: t_enc_mode [08:07] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_MASK           0x0180
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_SHIFT          7
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_ENC_MODE_T_ENC_MODE_CL82 2

/* sc_x1_speed_override3 :: override_0 :: t_HG2_ENABLE [06:06] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_HG2_ENABLE_MASK         0x0040
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_HG2_ENABLE_SHIFT        6

/* sc_x1_speed_override3 :: override_0 :: t_pma_btmx_mode [05:04] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_MASK      0x0030
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_BITS      2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_SHIFT     4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_5to1 2

/* sc_x1_speed_override3 :: override_0 :: scr_mode [03:01] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_MASK             0x000e
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_BITS             3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_SHIFT            1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_T_SCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_T_SCR_MODE_CL49  1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_2_LANE 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_T_SCR_MODE_100G  3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_T_SCR_MODE_20G   4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_T_SCR_MODE_40G_4_LANE 5

/* sc_x1_speed_override3 :: override_0 :: reserved0 [00:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override3 :: override_1
 */
/* sc_x1_speed_override3 :: override_1 :: descr_mode [15:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_MASK           0xc000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_BITS           2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_SHIFT          14
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCR_MODE_R_DESCR_MODE_CL82 2

/* sc_x1_speed_override3 :: override_1 :: dec_tl_mode [13:12] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_MASK          0x3000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_BITS          2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_SHIFT         12
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_TL_MODE_R_DEC_TL_MODE_CL82 2

/* sc_x1_speed_override3 :: override_1 :: deskew_mode [11:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_MASK          0x0f00
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_BITS          4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_SHIFT         8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_20G 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_4_LANE 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_40G_2_LANE 3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_100G 4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL49 5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_QUAD 6
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEW_MODE_R_DESKEW_MODE_CL91_FC 9

/* sc_x1_speed_override3 :: override_1 :: dec_fsm_mode [07:06] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_MASK         0x00c0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_SHIFT        6
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL49 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL82 2

/* sc_x1_speed_override3 :: override_1 :: bs_sm_sync_mode [05:05] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SM_SYNC_MODE_MASK      0x0020
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SM_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SM_SYNC_MODE_BITS      1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SM_SYNC_MODE_SHIFT     5

/* sc_x1_speed_override3 :: override_1 :: bs_sync_en [04:04] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SYNC_EN_MASK           0x0010
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SYNC_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SYNC_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_SYNC_EN_SHIFT          4

/* sc_x1_speed_override3 :: override_1 :: bs_dist_mode [03:02] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_MASK         0x000c
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_SHIFT        2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_5_LANE_TDM 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_DIST_MODE_BS_DIST_MODE_NO_TDM 3

/* sc_x1_speed_override3 :: override_1 :: bs_btmx_mode [01:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_MASK         0x0003
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_BITS         2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_SHIFT        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BS_BTMX_MODE_BS_BTMX_MODE_5to1 2


/****************************************************************************
 * sc_x1_speed_override3 :: override_2
 */
/* sc_x1_speed_override3 :: override_2 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_SHIFT           14

/* sc_x1_speed_override3 :: override_2 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override3 :: override_3
 */
/* sc_x1_speed_override3 :: override_3 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_SHIFT           8

/* sc_x1_speed_override3 :: override_3 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override3 :: override_4
 */
/* sc_x1_speed_override3 :: override_4 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_SHIFT           14

/* sc_x1_speed_override3 :: override_4 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override3 :: override_4 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override3 :: override_5
 */
/* sc_x1_speed_override3 :: override_5 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_SHIFT           13

/* sc_x1_speed_override3 :: override_5 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override3 :: override_6
 */
/* sc_x1_speed_override3 :: override_6 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_SHIFT           11

/* sc_x1_speed_override3 :: override_6 :: AM_spacing_mul [10:09] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_MASK       0x0600
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_ALIGN      0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_BITS       2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_SHIFT      9
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_2 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_4 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_5 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_AM_SPACING_MUL_AM_SPACING_MUL_20 3

/* sc_x1_speed_override3 :: override_6 :: t_pma_bitmux_delay [08:07] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_BITMUX_DELAY_MASK   0x0180
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_BITMUX_DELAY_ALIGN  0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_BITMUX_DELAY_BITS   2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_BITMUX_DELAY_SHIFT  7

/* sc_x1_speed_override3 :: override_6 :: t_pma_watermark [06:03] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_WATERMARK_MASK      0x0078
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_WATERMARK_ALIGN     0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_WATERMARK_BITS      4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_WATERMARK_SHIFT     3

/* sc_x1_speed_override3 :: override_6 :: t_pma_cl91_mux_sel [02:02] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_CL91_MUX_SEL_MASK   0x0004
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_CL91_MUX_SEL_ALIGN  0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_CL91_MUX_SEL_BITS   1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_PMA_CL91_MUX_SEL_SHIFT  2

/* sc_x1_speed_override3 :: override_6 :: t_five_bit_xor_en [01:01] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_FIVE_BIT_XOR_EN_MASK    0x0002
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_FIVE_BIT_XOR_EN_SHIFT   1

/* sc_x1_speed_override3 :: override_6 :: t_cl91_cw_scramble [00:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_CL91_CW_SCRAMBLE_MASK   0x0001
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_T_CL91_CW_SCRAMBLE_SHIFT  0


/****************************************************************************
 * sc_x1_speed_override3 :: override_7
 */
/* sc_x1_speed_override3 :: override_7 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_RESERVED0_SHIFT           14

/* sc_x1_speed_override3 :: override_7 :: r_HG2_ENABLE [13:13] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_HG2_ENABLE_MASK         0x2000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_HG2_ENABLE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_HG2_ENABLE_BITS         1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_HG2_ENABLE_SHIFT        13

/* sc_x1_speed_override3 :: override_7 :: r_tc_out_mode [12:11] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_MASK        0x1800
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_BITS        2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_SHIFT       11
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_DUAL 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_OUT_MODE_R_TC_OUT_MODE_QUAD 2

/* sc_x1_speed_override3 :: override_7 :: r_five_bit_xor_en [10:10] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_FIVE_BIT_XOR_EN_MASK    0x0400
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_FIVE_BIT_XOR_EN_ALIGN   0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_FIVE_BIT_XOR_EN_BITS    1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_FIVE_BIT_XOR_EN_SHIFT   10

/* sc_x1_speed_override3 :: override_7 :: r_tc_mode [09:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_MASK            0x0300
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_BITS            2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_SHIFT           8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_R_TC_MODE_SINGLE 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_R_TC_MODE_DUAL  1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_MODE_R_TC_MODE_QUAD  2

/* sc_x1_speed_override3 :: override_7 :: r_tc_in_mode [07:07] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_IN_MODE_MASK         0x0080
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_IN_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_IN_MODE_BITS         1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_TC_IN_MODE_SHIFT        7

/* sc_x1_speed_override3 :: override_7 :: r_cl91_cw_scramble [06:06] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_CL91_CW_SCRAMBLE_MASK   0x0040
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_CL91_CW_SCRAMBLE_ALIGN  0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_CL91_CW_SCRAMBLE_BITS   1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_CL91_CW_SCRAMBLE_SHIFT  6

/* sc_x1_speed_override3 :: override_7 :: r_merge_mode [05:03] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_MASK         0x0038
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_ALIGN        0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_BITS         3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_SHIFT        3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_BYPASS 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_FC 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_DUAL_LANE 3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_R_MERGE_MODE_R_MERGE_MODE_CL91_QUAD_LANE 4

/* sc_x1_speed_override3 :: override_7 :: cl91_blksync_mode [02:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_MASK    0x0007
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_ALIGN   0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_BITS    3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_SHIFT   0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_NO_CL91_FEC 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_FC_FEC 4


/****************************************************************************
 * TSC_WC4_TSC_USER1_rx_x1_status0
 */
/****************************************************************************
 * rx_x1_status0 :: status_cl91_fec_ram1_lo
 */
/* rx_x1_status0 :: status_cl91_fec_ram1_lo :: two_bit_err_event_cl91_fec_ram1_lo [15:15] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_MASK 0x8000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_SHIFT 15

/* rx_x1_status0 :: status_cl91_fec_ram1_lo :: one_bit_err_event_cl91_fec_ram1_lo [14:14] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_MASK 0x4000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO_SHIFT 14

/* rx_x1_status0 :: status_cl91_fec_ram1_lo :: err_event_address_cl91_fec_ram1_lo [13:00] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO_MASK 0x3fff
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO_BITS 14
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO_SHIFT 0


/****************************************************************************
 * rx_x1_status0 :: status_cl91_fec_ram1_hi
 */
/* rx_x1_status0 :: status_cl91_fec_ram1_hi :: two_bit_err_event_cl91_fec_ram1_hi [15:15] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_MASK 0x8000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_SHIFT 15

/* rx_x1_status0 :: status_cl91_fec_ram1_hi :: one_bit_err_event_cl91_fec_ram1_hi [14:14] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_MASK 0x4000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI_SHIFT 14

/* rx_x1_status0 :: status_cl91_fec_ram1_hi :: err_event_address_cl91_fec_ram1_hi [13:00] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI_MASK 0x3fff
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI_BITS 14
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI_SHIFT 0


/****************************************************************************
 * rx_x1_status0 :: status_cl91_fec_ram2_lo
 */
/* rx_x1_status0 :: status_cl91_fec_ram2_lo :: two_bit_err_event_cl91_fec_ram2_lo [15:15] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_MASK 0x8000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_SHIFT 15

/* rx_x1_status0 :: status_cl91_fec_ram2_lo :: one_bit_err_event_cl91_fec_ram2_lo [14:14] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_MASK 0x4000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO_SHIFT 14

/* rx_x1_status0 :: status_cl91_fec_ram2_lo :: err_event_address_cl91_fec_ram2_lo [13:00] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO_MASK 0x3fff
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO_BITS 14
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO_SHIFT 0


/****************************************************************************
 * rx_x1_status0 :: status_cl91_fec_ram2_hi
 */
/* rx_x1_status0 :: status_cl91_fec_ram2_hi :: two_bit_err_event_cl91_fec_ram2_hi [15:15] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_MASK 0x8000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_SHIFT 15

/* rx_x1_status0 :: status_cl91_fec_ram2_hi :: one_bit_err_event_cl91_fec_ram2_hi [14:14] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_MASK 0x4000
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_BITS 1
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI_SHIFT 14

/* rx_x1_status0 :: status_cl91_fec_ram2_hi :: err_event_address_cl91_fec_ram2_hi [13:00] */
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI_MASK 0x3fff
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI_ALIGN 0
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI_BITS 14
#define RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI_ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER1_AN_X1_SW_MGMT
 */
/****************************************************************************
 * AN_X1_SW_MGMT :: glb_int
 */
/* AN_X1_SW_MGMT :: glb_int :: reserved0 [15:04] */
#define AN_X1_SW_MGMT_GLB_INT_RESERVED0_MASK                       0xfff0
#define AN_X1_SW_MGMT_GLB_INT_RESERVED0_ALIGN                      0
#define AN_X1_SW_MGMT_GLB_INT_RESERVED0_BITS                       12
#define AN_X1_SW_MGMT_GLB_INT_RESERVED0_SHIFT                      4

/* AN_X1_SW_MGMT :: glb_int :: int_port3 [03:03] */
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT3_MASK                       0x0008
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT3_ALIGN                      0
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT3_BITS                       1
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT3_SHIFT                      3

/* AN_X1_SW_MGMT :: glb_int :: int_port2 [02:02] */
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT2_MASK                       0x0004
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT2_ALIGN                      0
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT2_BITS                       1
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT2_SHIFT                      2

/* AN_X1_SW_MGMT :: glb_int :: int_port1 [01:01] */
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT1_MASK                       0x0002
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT1_ALIGN                      0
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT1_BITS                       1
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT1_SHIFT                      1

/* AN_X1_SW_MGMT :: glb_int :: int_port0 [00:00] */
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT0_MASK                       0x0001
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT0_ALIGN                      0
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT0_BITS                       1
#define AN_X1_SW_MGMT_GLB_INT_INT_PORT0_SHIFT                      0


/****************************************************************************
 * AN_X1_SW_MGMT :: glb_mask
 */
/* AN_X1_SW_MGMT :: glb_mask :: reserved0 [15:04] */
#define AN_X1_SW_MGMT_GLB_MASK_RESERVED0_MASK                      0xfff0
#define AN_X1_SW_MGMT_GLB_MASK_RESERVED0_ALIGN                     0
#define AN_X1_SW_MGMT_GLB_MASK_RESERVED0_BITS                      12
#define AN_X1_SW_MGMT_GLB_MASK_RESERVED0_SHIFT                     4

/* AN_X1_SW_MGMT :: glb_mask :: int_port3_mask [03:03] */
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT3_MASK_MASK                 0x0008
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT3_MASK_ALIGN                0
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT3_MASK_BITS                 1
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT3_MASK_SHIFT                3

/* AN_X1_SW_MGMT :: glb_mask :: int_port2_mask [02:02] */
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT2_MASK_MASK                 0x0004
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT2_MASK_ALIGN                0
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT2_MASK_BITS                 1
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT2_MASK_SHIFT                2

/* AN_X1_SW_MGMT :: glb_mask :: int_port1_mask [01:01] */
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT1_MASK_MASK                 0x0002
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT1_MASK_ALIGN                0
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT1_MASK_BITS                 1
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT1_MASK_SHIFT                1

/* AN_X1_SW_MGMT :: glb_mask :: int_port0_mask [00:00] */
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT0_MASK_MASK                 0x0001
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT0_MASK_ALIGN                0
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT0_MASK_BITS                 1
#define AN_X1_SW_MGMT_GLB_MASK_INT_PORT0_MASK_SHIFT                0


/****************************************************************************
 * TSC_WC4_TSC_USER2_TX_X2_Control0
 */
/****************************************************************************
 * TX_X2_Control0 :: cl82_0
 */
/* TX_X2_Control0 :: cl82_0 :: reserved0 [15:11] */
#define TX_X2_CONTROL0_CL82_0_RESERVED0_MASK                       0xf800
#define TX_X2_CONTROL0_CL82_0_RESERVED0_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED0_BITS                       5
#define TX_X2_CONTROL0_CL82_0_RESERVED0_SHIFT                      11

/* TX_X2_Control0 :: cl82_0 :: cl82_bypass_txsm [10:10] */
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_MASK                0x0400
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_ALIGN               0
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_BITS                1
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_SHIFT               10

/* TX_X2_Control0 :: cl82_0 :: reserved1 [09:07] */
#define TX_X2_CONTROL0_CL82_0_RESERVED1_MASK                       0x0380
#define TX_X2_CONTROL0_CL82_0_RESERVED1_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED1_BITS                       3
#define TX_X2_CONTROL0_CL82_0_RESERVED1_SHIFT                      7

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_li_enable [06:06] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_MASK               0x0040
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_SHIFT              6

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_lf_enable [05:05] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_MASK               0x0020
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_SHIFT              5

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_rf_enable [04:04] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_MASK               0x0010
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_SHIFT              4

/* TX_X2_Control0 :: cl82_0 :: reserved2 [03:00] */
#define TX_X2_CONTROL0_CL82_0_RESERVED2_MASK                       0x000f
#define TX_X2_CONTROL0_CL82_0_RESERVED2_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED2_BITS                       4
#define TX_X2_CONTROL0_CL82_0_RESERVED2_SHIFT                      0


/****************************************************************************
 * TSC_WC4_TSC_USER2_TX_X2_Status0
 */
/****************************************************************************
 * TX_X2_Status0 :: cl82_tx_status_0
 */
/* TX_X2_Status0 :: cl82_tx_status_0 :: reserved0 [15:06] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_MASK              0xffc0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_ALIGN             0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_BITS              10
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_SHIFT             6

/* TX_X2_Status0 :: cl82_tx_status_0 :: t_type_coded [05:03] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_MASK           0x0038
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_ALIGN          0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_BITS           3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_SHIFT          3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_T_TYPE_B1      5
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_T_TYPE_C       4
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_T_TYPE_S       3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_T_TYPE_T       2
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_T_TYPE_D       1
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_T_TYPE_E       0

/* TX_X2_Status0 :: cl82_tx_status_0 :: txsm_state [02:00] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_MASK             0x0007
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_ALIGN            0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_BITS             3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_SHIFT            0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_HIG_END       6
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_HIG_START     5
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_E             4
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_T             3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_D             2
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_C             1
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_TX_INIT          0


/****************************************************************************
 * TX_X2_Status0 :: cl82_tx_status_1
 */
/* TX_X2_Status0 :: cl82_tx_status_1 :: reserved0 [15:07] */
#define TX_X2_STATUS0_CL82_TX_STATUS_1_RESERVED0_MASK              0xff80
#define TX_X2_STATUS0_CL82_TX_STATUS_1_RESERVED0_ALIGN             0
#define TX_X2_STATUS0_CL82_TX_STATUS_1_RESERVED0_BITS              9
#define TX_X2_STATUS0_CL82_TX_STATUS_1_RESERVED0_SHIFT             7

/* TX_X2_Status0 :: cl82_tx_status_1 :: ltxsm_state [06:00] */
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_MASK            0x007f
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_ALIGN           0
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_BITS            7
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_SHIFT           0
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_HIG_END      64
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_HIG_START    32
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_E            16
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_T            8
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_D            4
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_C            2
#define TX_X2_STATUS0_CL82_TX_STATUS_1_LTXSM_STATE_TX_INIT         1


/****************************************************************************
 * TSC_WC4_TSC_USER2_RX_X2_Control0
 */
/****************************************************************************
 * RX_X2_Control0 :: misc_0
 */
/* RX_X2_Control0 :: misc_0 :: reserved0 [15:02] */
#define RX_X2_CONTROL0_MISC_0_RESERVED0_MASK                       0xfffc
#define RX_X2_CONTROL0_MISC_0_RESERVED0_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED0_BITS                       14
#define RX_X2_CONTROL0_MISC_0_RESERVED0_SHIFT                      2

/* RX_X2_Control0 :: misc_0 :: dis_cl82_bermon [01:01] */
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_MASK                 0x0002
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_ALIGN                0
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_BITS                 1
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_SHIFT                1

/* RX_X2_Control0 :: misc_0 :: bypass_cl82rxsm [00:00] */
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_MASK                 0x0001
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_ALIGN                0
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_BITS                 1
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_SHIFT                0


/****************************************************************************
 * RX_X2_Control0 :: misc_1
 */
/* RX_X2_Control0 :: misc_1 :: reserved0 [15:10] */
#define RX_X2_CONTROL0_MISC_1_RESERVED0_MASK                       0xfc00
#define RX_X2_CONTROL0_MISC_1_RESERVED0_ALIGN                      0
#define RX_X2_CONTROL0_MISC_1_RESERVED0_BITS                       6
#define RX_X2_CONTROL0_MISC_1_RESERVED0_SHIFT                      10

/* RX_X2_Control0 :: misc_1 :: cl82_rx_li_enable [09:09] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_MASK               0x0200
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_SHIFT              9

/* RX_X2_Control0 :: misc_1 :: reserved1 [08:02] */
#define RX_X2_CONTROL0_MISC_1_RESERVED1_MASK                       0x01fc
#define RX_X2_CONTROL0_MISC_1_RESERVED1_ALIGN                      0
#define RX_X2_CONTROL0_MISC_1_RESERVED1_BITS                       7
#define RX_X2_CONTROL0_MISC_1_RESERVED1_SHIFT                      2

/* RX_X2_Control0 :: misc_1 :: cl82_rx_lf_enable [01:01] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_MASK               0x0002
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_SHIFT              1

/* RX_X2_Control0 :: misc_1 :: cl82_rx_rf_enable [00:00] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_MASK               0x0001
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_SHIFT              0


/****************************************************************************
 * TSC_WC4_TSC_USER2_CL82
 */
/****************************************************************************
 * CL82 :: rx_live_status
 */
/* CL82 :: rx_live_status :: reserved0 [15:15] */
#define CL82_RX_LIVE_STATUS_RESERVED0_MASK                         0x8000
#define CL82_RX_LIVE_STATUS_RESERVED0_ALIGN                        0
#define CL82_RX_LIVE_STATUS_RESERVED0_BITS                         1
#define CL82_RX_LIVE_STATUS_RESERVED0_SHIFT                        15

/* CL82 :: rx_live_status :: deskew_state [14:13] */
#define CL82_RX_LIVE_STATUS_DESKEW_STATE_MASK                      0x6000
#define CL82_RX_LIVE_STATUS_DESKEW_STATE_ALIGN                     0
#define CL82_RX_LIVE_STATUS_DESKEW_STATE_BITS                      2
#define CL82_RX_LIVE_STATUS_DESKEW_STATE_SHIFT                     13

/* CL82 :: rx_live_status :: r_type_coded [12:07] */
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_MASK                      0x1f80
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_ALIGN                     0
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_BITS                      6
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_SHIFT                     7
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_R_TYPE_B1                 32
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_R_TYPE_C                  16
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_R_TYPE_S                  8
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_R_TYPE_T                  4
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_R_TYPE_D                  2
#define CL82_RX_LIVE_STATUS_R_TYPE_CODED_R_TYPE_E                  1

/* CL82 :: rx_live_status :: current_rxsm_state [06:00] */
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_MASK                0x007f
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_ALIGN               0
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_BITS                7
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_SHIFT               0
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_HIG_END          64
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_HIG_START        32
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_E                16
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_T                8
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_D                4
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_C                2
#define CL82_RX_LIVE_STATUS_CURRENT_RXSM_STATE_RX_INIT             1


/****************************************************************************
 * CL82 :: rx_latched_status
 */
/* CL82 :: rx_latched_status :: reserved0 [15:09] */
#define CL82_RX_LATCHED_STATUS_RESERVED0_MASK                      0xfe00
#define CL82_RX_LATCHED_STATUS_RESERVED0_ALIGN                     0
#define CL82_RX_LATCHED_STATUS_RESERVED0_BITS                      7
#define CL82_RX_LATCHED_STATUS_RESERVED0_SHIFT                     9

/* CL82 :: rx_latched_status :: history_rxsm_state [08:02] */
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_MASK             0x01fc
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_ALIGN            0
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_BITS             7
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_SHIFT            2
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_HIG_END       64
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_HIG_START     32
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_E             16
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_T             8
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_D             4
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_C             2
#define CL82_RX_LATCHED_STATUS_HISTORY_RXSM_STATE_RX_INIT          1

/* CL82 :: rx_latched_status :: deskew_his_state [01:00] */
#define CL82_RX_LATCHED_STATUS_DESKEW_HIS_STATE_MASK               0x0003
#define CL82_RX_LATCHED_STATUS_DESKEW_HIS_STATE_ALIGN              0
#define CL82_RX_LATCHED_STATUS_DESKEW_HIS_STATE_BITS               2
#define CL82_RX_LATCHED_STATUS_DESKEW_HIS_STATE_SHIFT              0
#define CL82_RX_LATCHED_STATUS_DESKEW_HIS_STATE_ALIGN_ACQUIRED     2
#define CL82_RX_LATCHED_STATUS_DESKEW_HIS_STATE_LOSS_OF_ALIGNMENT  1


/****************************************************************************
 * CL82 :: ber_lo
 */
/* CL82 :: ber_lo :: reserved0 [15:08] */
#define CL82_BER_LO_RESERVED0_MASK                                 0xff00
#define CL82_BER_LO_RESERVED0_ALIGN                                0
#define CL82_BER_LO_RESERVED0_BITS                                 8
#define CL82_BER_LO_RESERVED0_SHIFT                                8

/* CL82 :: ber_lo :: ber_lo [07:00] */
#define CL82_BER_LO_BER_LO_MASK                                    0x00ff
#define CL82_BER_LO_BER_LO_ALIGN                                   0
#define CL82_BER_LO_BER_LO_BITS                                    8
#define CL82_BER_LO_BER_LO_SHIFT                                   0


/****************************************************************************
 * CL82 :: ber_ho
 */
/* CL82 :: ber_ho :: reserved0 [15:14] */
#define CL82_BER_HO_RESERVED0_MASK                                 0xc000
#define CL82_BER_HO_RESERVED0_ALIGN                                0
#define CL82_BER_HO_RESERVED0_BITS                                 2
#define CL82_BER_HO_RESERVED0_SHIFT                                14

/* CL82 :: ber_ho :: ber_ho [13:00] */
#define CL82_BER_HO_BER_HO_MASK                                    0x3fff
#define CL82_BER_HO_BER_HO_ALIGN                                   0
#define CL82_BER_HO_BER_HO_BITS                                    14
#define CL82_BER_HO_BER_HO_SHIFT                                   0


/****************************************************************************
 * CL82 :: errored_blocks_ho
 */
/* CL82 :: errored_blocks_ho :: errored_blocks_ho_present [15:15] */
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_MASK      0x8000
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_ALIGN     0
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_BITS      1
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_SHIFT     15

/* CL82 :: errored_blocks_ho :: reserved0 [14:14] */
#define CL82_ERRORED_BLOCKS_HO_RESERVED0_MASK                      0x4000
#define CL82_ERRORED_BLOCKS_HO_RESERVED0_ALIGN                     0
#define CL82_ERRORED_BLOCKS_HO_RESERVED0_BITS                      1
#define CL82_ERRORED_BLOCKS_HO_RESERVED0_SHIFT                     14

/* CL82 :: errored_blocks_ho :: errored_blocks_ho [13:00] */
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_MASK              0x3fff
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_ALIGN             0
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_BITS              14
#define CL82_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_SHIFT             0


/****************************************************************************
 * TSC_WC4_TSC_USER4_pmd_x4
 */
/****************************************************************************
 * pmd_x4 :: control
 */
/* pmd_x4 :: control :: reserved0 [15:13] */
#define PMD_X4_CONTROL_RESERVED0_MASK                              0xe000
#define PMD_X4_CONTROL_RESERVED0_ALIGN                             0
#define PMD_X4_CONTROL_RESERVED0_BITS                              3
#define PMD_X4_CONTROL_RESERVED0_SHIFT                             13

/* pmd_x4 :: control :: osr_mode [12:09] */
#define PMD_X4_CONTROL_OSR_MODE_MASK                               0x1e00
#define PMD_X4_CONTROL_OSR_MODE_ALIGN                              0
#define PMD_X4_CONTROL_OSR_MODE_BITS                               4
#define PMD_X4_CONTROL_OSR_MODE_SHIFT                              9

/* pmd_x4 :: control :: tx_disable [08:08] */
#define PMD_X4_CONTROL_TX_DISABLE_MASK                             0x0100
#define PMD_X4_CONTROL_TX_DISABLE_ALIGN                            0
#define PMD_X4_CONTROL_TX_DISABLE_BITS                             1
#define PMD_X4_CONTROL_TX_DISABLE_SHIFT                            8

/* pmd_x4 :: control :: reserved1 [07:04] */
#define PMD_X4_CONTROL_RESERVED1_MASK                              0x00f0
#define PMD_X4_CONTROL_RESERVED1_ALIGN                             0
#define PMD_X4_CONTROL_RESERVED1_BITS                              4
#define PMD_X4_CONTROL_RESERVED1_SHIFT                             4

/* pmd_x4 :: control :: ln_rx_h_pwrdn [03:03] */
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_MASK                          0x0008
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_ALIGN                         0
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_BITS                          1
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_SHIFT                         3

/* pmd_x4 :: control :: ln_tx_h_pwrdn [02:02] */
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_MASK                          0x0004
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_ALIGN                         0
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_BITS                          1
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_SHIFT                         2

/* pmd_x4 :: control :: ln_h_rstb [01:01] */
#define PMD_X4_CONTROL_LN_H_RSTB_MASK                              0x0002
#define PMD_X4_CONTROL_LN_H_RSTB_ALIGN                             0
#define PMD_X4_CONTROL_LN_H_RSTB_BITS                              1
#define PMD_X4_CONTROL_LN_H_RSTB_SHIFT                             1

/* pmd_x4 :: control :: ln_dp_h_rstb [00:00] */
#define PMD_X4_CONTROL_LN_DP_H_RSTB_MASK                           0x0001
#define PMD_X4_CONTROL_LN_DP_H_RSTB_ALIGN                          0
#define PMD_X4_CONTROL_LN_DP_H_RSTB_BITS                           1
#define PMD_X4_CONTROL_LN_DP_H_RSTB_SHIFT                          0


/****************************************************************************
 * pmd_x4 :: mode
 */
/* pmd_x4 :: mode :: lane_mode [15:00] */
#define PMD_X4_MODE_LANE_MODE_MASK                                 0xffff
#define PMD_X4_MODE_LANE_MODE_ALIGN                                0
#define PMD_X4_MODE_LANE_MODE_BITS                                 16
#define PMD_X4_MODE_LANE_MODE_SHIFT                                0


/****************************************************************************
 * pmd_x4 :: status
 */
/* pmd_x4 :: status :: reserved0 [15:04] */
#define PMD_X4_STATUS_RESERVED0_MASK                               0xfff0
#define PMD_X4_STATUS_RESERVED0_ALIGN                              0
#define PMD_X4_STATUS_RESERVED0_BITS                               12
#define PMD_X4_STATUS_RESERVED0_SHIFT                              4

/* pmd_x4 :: status :: tx_clk_vld_sts [03:03] */
#define PMD_X4_STATUS_TX_CLK_VLD_STS_MASK                          0x0008
#define PMD_X4_STATUS_TX_CLK_VLD_STS_ALIGN                         0
#define PMD_X4_STATUS_TX_CLK_VLD_STS_BITS                          1
#define PMD_X4_STATUS_TX_CLK_VLD_STS_SHIFT                         3

/* pmd_x4 :: status :: rx_clk_vld_sts [02:02] */
#define PMD_X4_STATUS_RX_CLK_VLD_STS_MASK                          0x0004
#define PMD_X4_STATUS_RX_CLK_VLD_STS_ALIGN                         0
#define PMD_X4_STATUS_RX_CLK_VLD_STS_BITS                          1
#define PMD_X4_STATUS_RX_CLK_VLD_STS_SHIFT                         2

/* pmd_x4 :: status :: signal_detect_sts [01:01] */
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_MASK                       0x0002
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_ALIGN                      0
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_BITS                       1
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_SHIFT                      1

/* pmd_x4 :: status :: rx_lock_sts [00:00] */
#define PMD_X4_STATUS_RX_LOCK_STS_MASK                             0x0001
#define PMD_X4_STATUS_RX_LOCK_STS_ALIGN                            0
#define PMD_X4_STATUS_RX_LOCK_STS_BITS                             1
#define PMD_X4_STATUS_RX_LOCK_STS_SHIFT                            0


/****************************************************************************
 * pmd_x4 :: latch_status
 */
/* pmd_x4 :: latch_status :: reserved0 [15:11] */
#define PMD_X4_LATCH_STATUS_RESERVED0_MASK                         0xf800
#define PMD_X4_LATCH_STATUS_RESERVED0_ALIGN                        0
#define PMD_X4_LATCH_STATUS_RESERVED0_BITS                         5
#define PMD_X4_LATCH_STATUS_RESERVED0_SHIFT                        11

/* pmd_x4 :: latch_status :: rx_clk_vld_live [10:10] */
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LIVE_MASK                   0x0400
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LIVE_ALIGN                  0
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LIVE_BITS                   1
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LIVE_SHIFT                  10

/* pmd_x4 :: latch_status :: signal_detect_live [09:09] */
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LIVE_MASK                0x0200
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LIVE_ALIGN               0
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LIVE_BITS                1
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LIVE_SHIFT               9

/* pmd_x4 :: latch_status :: rx_lock_live [08:08] */
#define PMD_X4_LATCH_STATUS_RX_LOCK_LIVE_MASK                      0x0100
#define PMD_X4_LATCH_STATUS_RX_LOCK_LIVE_ALIGN                     0
#define PMD_X4_LATCH_STATUS_RX_LOCK_LIVE_BITS                      1
#define PMD_X4_LATCH_STATUS_RX_LOCK_LIVE_SHIFT                     8

/* pmd_x4 :: latch_status :: reserved1 [07:06] */
#define PMD_X4_LATCH_STATUS_RESERVED1_MASK                         0x00c0
#define PMD_X4_LATCH_STATUS_RESERVED1_ALIGN                        0
#define PMD_X4_LATCH_STATUS_RESERVED1_BITS                         2
#define PMD_X4_LATCH_STATUS_RESERVED1_SHIFT                        6

/* pmd_x4 :: latch_status :: rx_clk_vld_LH [05:05] */
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_MASK                     0x0020
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_ALIGN                    0
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_BITS                     1
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_SHIFT                    5

/* pmd_x4 :: latch_status :: rx_clk_vld_LL [04:04] */
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_MASK                     0x0010
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_ALIGN                    0
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_BITS                     1
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_SHIFT                    4

/* pmd_x4 :: latch_status :: signal_detect_LH [03:03] */
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_MASK                  0x0008
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_ALIGN                 0
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_BITS                  1
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_SHIFT                 3

/* pmd_x4 :: latch_status :: signal_detect_LL [02:02] */
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_MASK                  0x0004
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_ALIGN                 0
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_BITS                  1
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_SHIFT                 2

/* pmd_x4 :: latch_status :: rx_lock_LH [01:01] */
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_MASK                        0x0002
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_ALIGN                       0
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_BITS                        1
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_SHIFT                       1

/* pmd_x4 :: latch_status :: rx_lock_LL [00:00] */
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_MASK                        0x0001
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_ALIGN                       0
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_BITS                        1
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_SHIFT                       0


/****************************************************************************
 * pmd_x4 :: override
 */
/* pmd_x4 :: override :: reserved0 [15:08] */
#define PMD_X4_OVERRIDE_RESERVED0_MASK                             0xff00
#define PMD_X4_OVERRIDE_RESERVED0_ALIGN                            0
#define PMD_X4_OVERRIDE_RESERVED0_BITS                             8
#define PMD_X4_OVERRIDE_RESERVED0_SHIFT                            8

/* pmd_x4 :: override :: tx_clk_vld_ovrd [07:07] */
#define PMD_X4_OVERRIDE_TX_CLK_VLD_OVRD_MASK                       0x0080
#define PMD_X4_OVERRIDE_TX_CLK_VLD_OVRD_ALIGN                      0
#define PMD_X4_OVERRIDE_TX_CLK_VLD_OVRD_BITS                       1
#define PMD_X4_OVERRIDE_TX_CLK_VLD_OVRD_SHIFT                      7

/* pmd_x4 :: override :: ln_dp_h_rstb_oen [06:06] */
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_MASK                      0x0040
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_ALIGN                     0
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_BITS                      1
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_SHIFT                     6

/* pmd_x4 :: override :: tx_disable_oen [05:05] */
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_MASK                        0x0020
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_ALIGN                       0
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_BITS                        1
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_SHIFT                       5

/* pmd_x4 :: override :: osr_mode_oen [04:04] */
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_MASK                          0x0010
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_ALIGN                         0
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_BITS                          1
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_SHIFT                         4

/* pmd_x4 :: override :: lane_mode_oen [03:03] */
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_MASK                         0x0008
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_ALIGN                        0
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_BITS                         1
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_SHIFT                        3

/* pmd_x4 :: override :: rx_clk_vld_ovrd [02:02] */
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_MASK                       0x0004
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_ALIGN                      0
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_BITS                       1
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_SHIFT                      2

/* pmd_x4 :: override :: signal_detect_ovrd [01:01] */
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_MASK                    0x0002
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_ALIGN                   0
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_BITS                    1
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_SHIFT                   1

/* pmd_x4 :: override :: rx_lock_ovrd [00:00] */
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_MASK                          0x0001
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_ALIGN                         0
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_BITS                          1
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_SHIFT                         0


/****************************************************************************
 * pmd_x4 :: eee_control
 */
/* pmd_x4 :: eee_control :: reserved0 [15:03] */
#define PMD_X4_EEE_CONTROL_RESERVED0_MASK                          0xfff8
#define PMD_X4_EEE_CONTROL_RESERVED0_ALIGN                         0
#define PMD_X4_EEE_CONTROL_RESERVED0_BITS                          13
#define PMD_X4_EEE_CONTROL_RESERVED0_SHIFT                         3

/* pmd_x4 :: eee_control :: rx_mode [02:02] */
#define PMD_X4_EEE_CONTROL_RX_MODE_MASK                            0x0004
#define PMD_X4_EEE_CONTROL_RX_MODE_ALIGN                           0
#define PMD_X4_EEE_CONTROL_RX_MODE_BITS                            1
#define PMD_X4_EEE_CONTROL_RX_MODE_SHIFT                           2

/* pmd_x4 :: eee_control :: tx_mode [01:00] */
#define PMD_X4_EEE_CONTROL_TX_MODE_MASK                            0x0003
#define PMD_X4_EEE_CONTROL_TX_MODE_ALIGN                           0
#define PMD_X4_EEE_CONTROL_TX_MODE_BITS                            2
#define PMD_X4_EEE_CONTROL_TX_MODE_SHIFT                           0


/****************************************************************************
 * pmd_x4 :: eee_status
 */
/* pmd_x4 :: eee_status :: reserved0 [15:01] */
#define PMD_X4_EEE_STATUS_RESERVED0_MASK                           0xfffe
#define PMD_X4_EEE_STATUS_RESERVED0_ALIGN                          0
#define PMD_X4_EEE_STATUS_RESERVED0_BITS                           15
#define PMD_X4_EEE_STATUS_RESERVED0_SHIFT                          1

/* pmd_x4 :: eee_status :: energy_detect [00:00] */
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_MASK                       0x0001
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_ALIGN                      0
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_BITS                       1
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_SHIFT                      0


/****************************************************************************
 * TSC_WC4_TSC_USER4_sc_x4_control
 */
/****************************************************************************
 * sc_x4_control :: control
 */
/* sc_x4_control :: control :: reserved0 [15:09] */
#define SC_X4_CONTROL_CONTROL_RESERVED0_MASK                       0xfe00
#define SC_X4_CONTROL_CONTROL_RESERVED0_ALIGN                      0
#define SC_X4_CONTROL_CONTROL_RESERVED0_BITS                       7
#define SC_X4_CONTROL_CONTROL_RESERVED0_SHIFT                      9

/* sc_x4_control :: control :: sw_speed_change [08:08] */
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_MASK                 0x0100
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_ALIGN                0
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_BITS                 1
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_SHIFT                8

/* sc_x4_control :: control :: speed [07:00] */
#define SC_X4_CONTROL_CONTROL_SPEED_MASK                           0x00ff
#define SC_X4_CONTROL_CONTROL_SPEED_ALIGN                          0
#define SC_X4_CONTROL_CONTROL_SPEED_BITS                           8
#define SC_X4_CONTROL_CONTROL_SPEED_SHIFT                          0
#define SC_X4_CONTROL_CONTROL_SPEED_S_10G_CR1                      0
#define SC_X4_CONTROL_CONTROL_SPEED_S_10G_KR1                      1
#define SC_X4_CONTROL_CONTROL_SPEED_S_10G_X1                       2
#define SC_X4_CONTROL_CONTROL_SPEED_S_10G_HG2_CR1                  4
#define SC_X4_CONTROL_CONTROL_SPEED_S_10G_HG2_KR1                  5
#define SC_X4_CONTROL_CONTROL_SPEED_S_10G_HG2_X1                   6
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_CR1                      8
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_KR1                      9
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_X1                       10
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_HG2_CR1                  12
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_HG2_KR1                  13
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_HG2_X1                   14
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_CR1                      16
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_KR1                      17
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_X1                       18
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_HG2_CR1                  20
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_HG2_KR1                  21
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_HG2_X1                   22
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_CR2                      24
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_KR2                      25
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_X2                       26
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_HG2_CR2                  28
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_HG2_KR2                  29
#define SC_X4_CONTROL_CONTROL_SPEED_S_20G_HG2_X2                   30
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_CR2                      32
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_KR2                      33
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_X2                       34
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_HG2_CR2                  36
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_HG2_KR2                  37
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_HG2_X2                   38
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_CR4                      40
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_KR4                      41
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_X4                       42
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_HG2_CR4                  44
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_HG2_KR4                  45
#define SC_X4_CONTROL_CONTROL_SPEED_S_40G_HG2_X4                   46
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_CR2                      48
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_KR2                      49
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_X2                       50
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_HG2_CR2                  52
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_HG2_KR2                  53
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_HG2_X2                   54
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_CR4                      56
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_KR4                      57
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_X4                       58
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_HG2_CR4                  60
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_HG2_KR4                  61
#define SC_X4_CONTROL_CONTROL_SPEED_S_50G_HG2_X4                   62
#define SC_X4_CONTROL_CONTROL_SPEED_S_100G_CR4                     64
#define SC_X4_CONTROL_CONTROL_SPEED_S_100G_KR4                     65
#define SC_X4_CONTROL_CONTROL_SPEED_S_100G_X4                      66
#define SC_X4_CONTROL_CONTROL_SPEED_S_100G_HG2_CR4                 68
#define SC_X4_CONTROL_CONTROL_SPEED_S_100G_HG2_KR4                 69
#define SC_X4_CONTROL_CONTROL_SPEED_S_100G_HG2_X4                  70
#define SC_X4_CONTROL_CONTROL_SPEED_S_CL73_20GVCO                  72
#define SC_X4_CONTROL_CONTROL_SPEED_S_CL73_25GVCO                  80
#define SC_X4_CONTROL_CONTROL_SPEED_S_CL36_20GVCO                  88
#define SC_X4_CONTROL_CONTROL_SPEED_S_CL36_25GVCO                  96
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_CR_IEEE                  112
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_CRS_IEEE                 113
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_KR_IEEE                  114
#define SC_X4_CONTROL_CONTROL_SPEED_S_25G_KRS_IEEE                 115


/****************************************************************************
 * sc_x4_control :: status
 */
/* sc_x4_control :: status :: reserved0 [15:02] */
#define SC_X4_CONTROL_STATUS_RESERVED0_MASK                        0xfffc
#define SC_X4_CONTROL_STATUS_RESERVED0_ALIGN                       0
#define SC_X4_CONTROL_STATUS_RESERVED0_BITS                        14
#define SC_X4_CONTROL_STATUS_RESERVED0_SHIFT                       2

/* sc_x4_control :: status :: sw_speed_config_vld [01:01] */
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_MASK              0x0002
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_ALIGN             0
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_BITS              1
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_SHIFT             1

/* sc_x4_control :: status :: sw_speed_change_done [00:00] */
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_MASK             0x0001
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_ALIGN            0
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_BITS             1
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_SHIFT            0


/****************************************************************************
 * sc_x4_control :: error
 */
/* sc_x4_control :: error :: reserved0 [15:02] */
#define SC_X4_CONTROL_ERROR_RESERVED0_MASK                         0xfffc
#define SC_X4_CONTROL_ERROR_RESERVED0_ALIGN                        0
#define SC_X4_CONTROL_ERROR_RESERVED0_BITS                         14
#define SC_X4_CONTROL_ERROR_RESERVED0_SHIFT                        2

/* sc_x4_control :: error :: pmd_lock_timed_out [01:01] */
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_MASK                0x0002
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_ALIGN               0
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_BITS                1
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_SHIFT               1

/* sc_x4_control :: error :: pll_lock_timed_out [00:00] */
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_MASK                0x0001
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_ALIGN               0
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_BITS                1
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_SHIFT               0


/****************************************************************************
 * sc_x4_control :: debug
 */
/* sc_x4_control :: debug :: sc_fsm_status [15:00] */
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_MASK                     0xffff
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_ALIGN                    0
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_BITS                     16
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_SHIFT                    0


/****************************************************************************
 * sc_x4_control :: sc_x4_override
 */
/* sc_x4_control :: sc_x4_override :: reserved0 [15:05] */
#define SC_X4_CONTROL_SC_X4_OVERRIDE_RESERVED0_MASK                0xffe0
#define SC_X4_CONTROL_SC_X4_OVERRIDE_RESERVED0_ALIGN               0
#define SC_X4_CONTROL_SC_X4_OVERRIDE_RESERVED0_BITS                11
#define SC_X4_CONTROL_SC_X4_OVERRIDE_RESERVED0_SHIFT               5

/* sc_x4_control :: sc_x4_override :: AN_fec_sel_override [04:03] */
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_MASK      0x0018
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_ALIGN     0
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_BITS      2
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_SHIFT     3
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_NO_OVERRIDE 0
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_NO_FEC    1
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_FEC_CL74  2
#define SC_X4_CONTROL_SC_X4_OVERRIDE_AN_FEC_SEL_OVERRIDE_FEC_CL91  3

/* sc_x4_control :: sc_x4_override :: num_lanes_override_value [02:00] */
#define SC_X4_CONTROL_SC_X4_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_MASK 0x0007
#define SC_X4_CONTROL_SC_X4_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_ALIGN 0
#define SC_X4_CONTROL_SC_X4_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_BITS 3
#define SC_X4_CONTROL_SC_X4_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_SHIFT 0


/****************************************************************************
 * sc_x4_control :: bypass
 */
/* sc_x4_control :: bypass :: reserved0 [15:02] */
#define SC_X4_CONTROL_BYPASS_RESERVED0_MASK                        0xfffc
#define SC_X4_CONTROL_BYPASS_RESERVED0_ALIGN                       0
#define SC_X4_CONTROL_BYPASS_RESERVED0_BITS                        14
#define SC_X4_CONTROL_BYPASS_RESERVED0_SHIFT                       2

/* sc_x4_control :: bypass :: sc_ignore_tx_data_vld [01:01] */
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_MASK            0x0002
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_ALIGN           0
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_BITS            1
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_SHIFT           1

/* sc_x4_control :: bypass :: sc_bypass [00:00] */
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_MASK                        0x0001
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_ALIGN                       0
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_BITS                        1
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_SHIFT                       0


/****************************************************************************
 * sc_x4_control :: spare0
 */
/* sc_x4_control :: spare0 :: spare0 [15:00] */
#define SC_X4_CONTROL_SPARE0_SPARE0_MASK                           0xffff
#define SC_X4_CONTROL_SPARE0_SPARE0_ALIGN                          0
#define SC_X4_CONTROL_SPARE0_SPARE0_BITS                           16
#define SC_X4_CONTROL_SPARE0_SPARE0_SHIFT                          0


/****************************************************************************
 * sc_x4_control :: spare1
 */
/* sc_x4_control :: spare1 :: spare1 [15:00] */
#define SC_X4_CONTROL_SPARE1_SPARE1_MASK                           0xffff
#define SC_X4_CONTROL_SPARE1_SPARE1_ALIGN                          0
#define SC_X4_CONTROL_SPARE1_SPARE1_BITS                           16
#define SC_X4_CONTROL_SPARE1_SPARE1_SHIFT                          0


/****************************************************************************
 * TSC_WC4_TSC_USER4_sc_x4_field_override_enable
 */
/****************************************************************************
 * sc_x4_field_override_enable :: field_override_enable0_type
 */
/* sc_x4_field_override_enable :: field_override_enable0_type :: reserved0 [15:15] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_MASK 0x8000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_SHIFT 15

/* sc_x4_field_override_enable :: field_override_enable0_type :: num_lanes_oen [14:14] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_MASK 0x4000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_SHIFT 14

/* sc_x4_field_override_enable :: field_override_enable0_type :: os_mode_oen [13:13] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_MASK 0x2000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_SHIFT 13

/* sc_x4_field_override_enable :: field_override_enable0_type :: t_fifo_mode_oen [12:12] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_FIFO_MODE_OEN_MASK 0x1000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_FIFO_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_FIFO_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_FIFO_MODE_OEN_SHIFT 12

/* sc_x4_field_override_enable :: field_override_enable0_type :: t_enc_mode_oen [11:11] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_ENC_MODE_OEN_MASK 0x0800
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_ENC_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_ENC_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_ENC_MODE_OEN_SHIFT 11

/* sc_x4_field_override_enable :: field_override_enable0_type :: t_HG2_ENABLE_oen [10:10] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_HG2_ENABLE_OEN_MASK 0x0400
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_HG2_ENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_HG2_ENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_HG2_ENABLE_OEN_SHIFT 10

/* sc_x4_field_override_enable :: field_override_enable0_type :: t_pma_btmx_mode_oen [09:09] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_BTMX_MODE_OEN_MASK 0x0200
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_BTMX_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_BTMX_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_BTMX_MODE_OEN_SHIFT 9

/* sc_x4_field_override_enable :: field_override_enable0_type :: scr_mode_oen [08:08] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_MASK 0x0100
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_SHIFT 8

/* sc_x4_field_override_enable :: field_override_enable0_type :: cl72_en_oen [07:07] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL72_EN_OEN_MASK 0x0080
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL72_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL72_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL72_EN_OEN_SHIFT 7

/* sc_x4_field_override_enable :: field_override_enable0_type :: descr_mode_oen [06:06] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCR_MODE_OEN_MASK 0x0040
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCR_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCR_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCR_MODE_OEN_SHIFT 6

/* sc_x4_field_override_enable :: field_override_enable0_type :: dec_tl_mode_oen [05:05] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_TL_MODE_OEN_MASK 0x0020
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_TL_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_TL_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_TL_MODE_OEN_SHIFT 5

/* sc_x4_field_override_enable :: field_override_enable0_type :: deskew_mode_oen [04:04] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEW_MODE_OEN_MASK 0x0010
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEW_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEW_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEW_MODE_OEN_SHIFT 4

/* sc_x4_field_override_enable :: field_override_enable0_type :: dec_fsm_mode_oen [03:03] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_FSM_MODE_OEN_MASK 0x0008
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_FSM_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_FSM_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DEC_FSM_MODE_OEN_SHIFT 3

/* sc_x4_field_override_enable :: field_override_enable0_type :: t_pma_40b_mode_oen [02:02] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_40B_MODE_OEN_MASK 0x0004
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_40B_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_40B_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_T_PMA_40B_MODE_OEN_SHIFT 2

/* sc_x4_field_override_enable :: field_override_enable0_type :: cl36tx_en_oen [01:01] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36TX_EN_OEN_MASK 0x0002
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36TX_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36TX_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36TX_EN_OEN_SHIFT 1

/* sc_x4_field_override_enable :: field_override_enable0_type :: cl36rx_en_oen [00:00] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36RX_EN_OEN_MASK 0x0001
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36RX_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36RX_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36RX_EN_OEN_SHIFT 0


/****************************************************************************
 * sc_x4_field_override_enable :: field_override_enable1_type
 */
/* sc_x4_field_override_enable :: field_override_enable1_type :: r_HG2_ENABLE_oen [15:15] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_R_HG2_ENABLE_OEN_MASK 0x8000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_R_HG2_ENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_R_HG2_ENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_R_HG2_ENABLE_OEN_SHIFT 15

/* sc_x4_field_override_enable :: field_override_enable1_type :: bs_sm_sync_mode_oen [14:14] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SM_SYNC_MODE_OEN_MASK 0x4000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SM_SYNC_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SM_SYNC_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SM_SYNC_MODE_OEN_SHIFT 14

/* sc_x4_field_override_enable :: field_override_enable1_type :: bs_sync_en_oen [13:13] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SYNC_EN_OEN_MASK 0x2000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SYNC_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SYNC_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_SYNC_EN_OEN_SHIFT 13

/* sc_x4_field_override_enable :: field_override_enable1_type :: bs_dist_mode_oen [12:12] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_DIST_MODE_OEN_MASK 0x1000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_DIST_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_DIST_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_DIST_MODE_OEN_SHIFT 12

/* sc_x4_field_override_enable :: field_override_enable1_type :: bs_btmx_mode_oen [11:11] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_BTMX_MODE_OEN_MASK 0x0800
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_BTMX_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_BTMX_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_BS_BTMX_MODE_OEN_SHIFT 11

/* sc_x4_field_override_enable :: field_override_enable1_type :: creditenable_oen [10:10] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_MASK 0x0400
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_SHIFT 10

/* sc_x4_field_override_enable :: field_override_enable1_type :: clockcnt0_oen [09:09] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_MASK 0x0200
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_SHIFT 9

/* sc_x4_field_override_enable :: field_override_enable1_type :: clockcnt1_oen [08:08] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_MASK 0x0100
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_SHIFT 8

/* sc_x4_field_override_enable :: field_override_enable1_type :: loopcnt0_oen [07:07] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_MASK 0x0080
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_SHIFT 7

/* sc_x4_field_override_enable :: field_override_enable1_type :: loopcnt1_oen [06:06] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_MASK 0x0040
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_SHIFT 6

/* sc_x4_field_override_enable :: field_override_enable1_type :: mac_creditgencnt_oen [05:05] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_MASK 0x0020
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_SHIFT 5

/* sc_x4_field_override_enable :: field_override_enable1_type :: t_pma_bitmux_delay_oen [04:04] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_BITMUX_DELAY_OEN_MASK 0x0010
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_BITMUX_DELAY_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_BITMUX_DELAY_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_BITMUX_DELAY_OEN_SHIFT 4

/* sc_x4_field_override_enable :: field_override_enable1_type :: t_pma_watermark_oen [03:03] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_WATERMARK_OEN_MASK 0x0008
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_WATERMARK_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_WATERMARK_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_WATERMARK_OEN_SHIFT 3

/* sc_x4_field_override_enable :: field_override_enable1_type :: t_pma_cl91_mux_sel_oen [02:02] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_CL91_MUX_SEL_OEN_MASK 0x0004
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_CL91_MUX_SEL_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_CL91_MUX_SEL_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_PMA_CL91_MUX_SEL_OEN_SHIFT 2

/* sc_x4_field_override_enable :: field_override_enable1_type :: t_five_bit_xor_en_oen [01:01] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_FIVE_BIT_XOR_EN_OEN_MASK 0x0002
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_FIVE_BIT_XOR_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_FIVE_BIT_XOR_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_FIVE_BIT_XOR_EN_OEN_SHIFT 1

/* sc_x4_field_override_enable :: field_override_enable1_type :: t_cl91_cw_scramble_oen [00:00] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_CL91_CW_SCRAMBLE_OEN_MASK 0x0001
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_CL91_CW_SCRAMBLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_CL91_CW_SCRAMBLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_T_CL91_CW_SCRAMBLE_OEN_SHIFT 0


/****************************************************************************
 * sc_x4_field_override_enable :: field_override_enable2_type
 */
/* sc_x4_field_override_enable :: field_override_enable2_type :: reserved0 [15:08] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_RESERVED0_MASK 0xff00
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_RESERVED0_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_RESERVED0_BITS 8
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_RESERVED0_SHIFT 8

/* sc_x4_field_override_enable :: field_override_enable2_type :: r_tc_out_mode_oen [07:07] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_OUT_MODE_OEN_MASK 0x0080
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_OUT_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_OUT_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_OUT_MODE_OEN_SHIFT 7

/* sc_x4_field_override_enable :: field_override_enable2_type :: r_five_bit_xor_en_oen [06:06] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_FIVE_BIT_XOR_EN_OEN_MASK 0x0040
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_FIVE_BIT_XOR_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_FIVE_BIT_XOR_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_FIVE_BIT_XOR_EN_OEN_SHIFT 6

/* sc_x4_field_override_enable :: field_override_enable2_type :: r_tc_mode_oen [05:05] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_MODE_OEN_MASK 0x0020
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_MODE_OEN_SHIFT 5

/* sc_x4_field_override_enable :: field_override_enable2_type :: r_tc_in_mode_oen [04:04] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_IN_MODE_OEN_MASK 0x0010
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_IN_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_IN_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_TC_IN_MODE_OEN_SHIFT 4

/* sc_x4_field_override_enable :: field_override_enable2_type :: r_cl91_cw_scramble_oen [03:03] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_CL91_CW_SCRAMBLE_OEN_MASK 0x0008
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_CL91_CW_SCRAMBLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_CL91_CW_SCRAMBLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_CL91_CW_SCRAMBLE_OEN_SHIFT 3

/* sc_x4_field_override_enable :: field_override_enable2_type :: r_merge_mode_oen [02:02] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_MERGE_MODE_OEN_MASK 0x0004
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_MERGE_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_MERGE_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_R_MERGE_MODE_OEN_SHIFT 2

/* sc_x4_field_override_enable :: field_override_enable2_type :: cl91_blksync_mode_oen [01:01] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_CL91_BLKSYNC_MODE_OEN_MASK 0x0002
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_CL91_BLKSYNC_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_CL91_BLKSYNC_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_CL91_BLKSYNC_MODE_OEN_SHIFT 1

/* sc_x4_field_override_enable :: field_override_enable2_type :: AM_spacing_mul_oen [00:00] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_AM_SPACING_MUL_OEN_MASK 0x0001
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_AM_SPACING_MUL_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_AM_SPACING_MUL_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE_AM_SPACING_MUL_OEN_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_sc_x4_final_config_status
 */
/****************************************************************************
 * sc_x4_final_config_status :: resolved_speed
 */
/* sc_x4_final_config_status :: resolved_speed :: speed [15:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_MASK        0xff00
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SHIFT       8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_10G_CR1   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_10G_KR1   1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_10G_X1    2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_10G_HG2_CR1 4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_10G_HG2_KR1 5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_10G_HG2_X1 6
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_CR1   8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_KR1   9
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_X1    10
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_HG2_CR1 12
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_HG2_KR1 13
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_HG2_X1 14
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_CR1   16
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_KR1   17
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_X1    18
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_HG2_CR1 20
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_HG2_KR1 21
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_HG2_X1 22
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_CR2   24
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_KR2   25
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_X2    26
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_HG2_CR2 28
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_HG2_KR2 29
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_20G_HG2_X2 30
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_CR2   32
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_KR2   33
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_X2    34
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_HG2_CR2 36
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_HG2_KR2 37
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_HG2_X2 38
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_CR4   40
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_KR4   41
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_X4    42
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_HG2_CR4 44
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_HG2_KR4 45
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_40G_HG2_X4 46
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_CR2   48
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_KR2   49
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_X2    50
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_HG2_CR2 52
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_HG2_KR2 53
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_HG2_X2 54
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_CR4   56
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_KR4   57
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_X4    58
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_HG2_CR4 60
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_HG2_KR4 61
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_50G_HG2_X4 62
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_100G_CR4  64
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_100G_KR4  65
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_100G_X4   66
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_100G_HG2_CR4 68
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_100G_HG2_KR4 69
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_100G_HG2_X4 70
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_CL73_20GVCO 72
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_CL73_25GVCO 80
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_CL36_20GVCO 88
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_CL36_25GVCO 96
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_CR_IEEE 112
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_CRS_IEEE 113
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_KR_IEEE 114
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_S_25G_KRS_IEEE 115

/* sc_x4_final_config_status :: resolved_speed :: reserved0 [07:06] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_MASK    0x00c0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_BITS    2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_SHIFT   6

/* sc_x4_final_config_status :: resolved_speed :: cl36rx_en [05:05] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36RX_EN_MASK    0x0020
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36RX_EN_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36RX_EN_BITS    1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36RX_EN_SHIFT   5

/* sc_x4_final_config_status :: resolved_speed :: cl36tx_en [04:04] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36TX_EN_MASK    0x0010
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36TX_EN_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36TX_EN_BITS    1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_CL36TX_EN_SHIFT   4

/* sc_x4_final_config_status :: resolved_speed :: t_pma_40b_mode [03:03] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_T_PMA_40B_MODE_MASK 0x0008
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_T_PMA_40B_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_T_PMA_40B_MODE_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_T_PMA_40B_MODE_SHIFT 3

/* sc_x4_final_config_status :: resolved_speed :: num_lanes [02:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_MASK    0x0007
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_BITS    3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_SHIFT   0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_0
 */
/* sc_x4_final_config_status :: resolved_0 :: cl72_en [15:15] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_EN_MASK          0x8000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_EN_ALIGN         0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_EN_BITS          1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_EN_SHIFT         15

/* sc_x4_final_config_status :: resolved_0 :: os_mode [14:11] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_MASK          0x7800
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_ALIGN         0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_BITS          4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_SHIFT         11
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_OS_MODE_1     0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_OS_MODE_2     1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_OS_MODE_4     2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_OS_MODE_16p5  8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_OS_MODE_20p625 12

/* sc_x4_final_config_status :: resolved_0 :: t_fifo_mode [10:09] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_MASK      0x0600
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_ALIGN     0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_BITS      2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_SHIFT     9
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_T_FIFO_INSERT_NO_AM 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_T_FIFO_INSERT_4_AM 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_T_FIFO_INSERT_20_AM 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_FIFO_MODE_T_FIFO_INSERT_2_AM 3

/* sc_x4_final_config_status :: resolved_0 :: t_enc_mode [08:07] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_MASK       0x0180
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_BITS       2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_SHIFT      7
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_T_ENC_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_T_ENC_MODE_CL49 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_ENC_MODE_T_ENC_MODE_CL82 2

/* sc_x4_final_config_status :: resolved_0 :: t_HG2_ENABLE [06:06] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_HG2_ENABLE_MASK     0x0040
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_HG2_ENABLE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_HG2_ENABLE_BITS     1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_HG2_ENABLE_SHIFT    6

/* sc_x4_final_config_status :: resolved_0 :: t_pma_btmx_mode [05:04] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_MASK  0x0030
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_BITS  2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_SHIFT 4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_T_PMA_BTMX_MODE_BS_BTMX_MODE_5to1 2

/* sc_x4_final_config_status :: resolved_0 :: scr_mode [03:01] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_MASK         0x000e
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_ALIGN        0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_BITS         3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_SHIFT        1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_T_SCR_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_T_SCR_MODE_CL49 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_T_SCR_MODE_40G_2_LANE 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_T_SCR_MODE_100G 3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_T_SCR_MODE_20G 4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_T_SCR_MODE_40G_4_LANE 5

/* sc_x4_final_config_status :: resolved_0 :: reserved0 [00:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_MASK        0x0001
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_BITS        1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_SHIFT       0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_1
 */
/* sc_x4_final_config_status :: resolved_1 :: descr_mode [15:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_MASK       0xc000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_BITS       2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_SHIFT      14
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_R_DESCR_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_R_DESCR_MODE_CL49 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCR_MODE_R_DESCR_MODE_CL82 2

/* sc_x4_final_config_status :: resolved_1 :: dec_tl_mode [13:12] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_MASK      0x3000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_ALIGN     0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_BITS      2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_SHIFT     12
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_R_DEC_TL_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_R_DEC_TL_MODE_CL49 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_TL_MODE_R_DEC_TL_MODE_CL82 2

/* sc_x4_final_config_status :: resolved_1 :: deskew_mode [11:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_MASK      0x0f00
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_ALIGN     0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_BITS      4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_SHIFT     8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_20G 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_40G_4_LANE 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_40G_2_LANE 3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_100G 4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_CL49 5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_CL91_QUAD 6
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEW_MODE_R_DESKEW_MODE_CL91_FC 9

/* sc_x4_final_config_status :: resolved_1 :: dec_fsm_mode [07:06] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_MASK     0x00c0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_BITS     2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_SHIFT    6
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_R_DEC_FSM_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL49 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DEC_FSM_MODE_R_DEC_FSM_MODE_CL82 2

/* sc_x4_final_config_status :: resolved_1 :: bs_sm_sync_mode [05:05] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SM_SYNC_MODE_MASK  0x0020
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SM_SYNC_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SM_SYNC_MODE_BITS  1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SM_SYNC_MODE_SHIFT 5

/* sc_x4_final_config_status :: resolved_1 :: bs_sync_en [04:04] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SYNC_EN_MASK       0x0010
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SYNC_EN_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SYNC_EN_BITS       1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_SYNC_EN_SHIFT      4

/* sc_x4_final_config_status :: resolved_1 :: bs_dist_mode [03:02] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_MASK     0x000c
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_BITS     2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_SHIFT    2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_BS_DIST_MODE_5_LANE_TDM 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_DIST_MODE_BS_DIST_MODE_NO_TDM 3

/* sc_x4_final_config_status :: resolved_1 :: bs_btmx_mode [01:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_MASK     0x0003
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_BITS     2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_SHIFT    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BS_BTMX_MODE_BS_BTMX_MODE_5to1 2


/****************************************************************************
 * sc_x4_final_config_status :: resolved_2
 */
/* sc_x4_final_config_status :: resolved_2 :: reserved0 [15:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_MASK        0xc000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_BITS        2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_SHIFT       14

/* sc_x4_final_config_status :: resolved_2 :: clockcnt0 [13:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CLOCKCNT0_MASK        0x3fff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CLOCKCNT0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CLOCKCNT0_BITS        14
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CLOCKCNT0_SHIFT       0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_3
 */
/* sc_x4_final_config_status :: resolved_3 :: reserved0 [15:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_MASK        0xff00
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_SHIFT       8

/* sc_x4_final_config_status :: resolved_3 :: clockcnt1 [07:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT1_MASK        0x00ff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT1_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT1_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT1_SHIFT       0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_4
 */
/* sc_x4_final_config_status :: resolved_4 :: reserved0 [15:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_MASK        0xc000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_BITS        2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_SHIFT       14

/* sc_x4_final_config_status :: resolved_4 :: loopcnt0 [13:06] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT0_MASK         0x3fc0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT0_ALIGN        0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT0_BITS         8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT0_SHIFT        6

/* sc_x4_final_config_status :: resolved_4 :: loopcnt1 [05:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT1_MASK         0x003f
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT1_ALIGN        0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT1_BITS         6
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_LOOPCNT1_SHIFT        0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_5
 */
/* sc_x4_final_config_status :: resolved_5 :: reserved0 [15:13] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_MASK        0xe000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_BITS        3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_SHIFT       13

/* sc_x4_final_config_status :: resolved_5 :: mac_creditgencnt [12:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_MAC_CREDITGENCNT_MASK 0x1fff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_MAC_CREDITGENCNT_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_MAC_CREDITGENCNT_BITS 13
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_MAC_CREDITGENCNT_SHIFT 0


/****************************************************************************
 * sc_x4_final_config_status :: fec_status
 */
/* sc_x4_final_config_status :: fec_status :: reserved0 [15:08] */
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_RESERVED0_MASK        0xff00
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_RESERVED0_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_RESERVED0_SHIFT       8

/* sc_x4_final_config_status :: fec_status :: t_cl91_fec_mode [07:05] */
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_MASK  0x00e0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_BITS  3
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_SHIFT 5
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_NO_CL91_FEC 0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_CL91_SINGLE_LANE_FC 1
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_CL91_SINGLE_LANE_BRCM_PROP 2
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_CL91_DUAL_LANE_BRCM_PROP 3
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_CL91_QUAD_LANE 4
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_CL91_FEC_MODE_IEEE_25G_CL91_SINGLE_LANE 5

/* sc_x4_final_config_status :: fec_status :: r_cl91_fec_mode [04:02] */
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_MASK  0x001c
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_BITS  3
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_SHIFT 2
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_NO_CL91_FEC 0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_CL91_SINGLE_LANE_FC 1
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_CL91_SINGLE_LANE_BRCM_PROP 2
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_CL91_DUAL_LANE_BRCM_PROP 3
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_CL91_QUAD_LANE 4
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_CL91_FEC_MODE_IEEE_25G_CL91_SINGLE_LANE 5

/* sc_x4_final_config_status :: fec_status :: t_fec_enable [01:01] */
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_FEC_ENABLE_MASK     0x0002
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_FEC_ENABLE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_FEC_ENABLE_BITS     1
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_T_FEC_ENABLE_SHIFT    1

/* sc_x4_final_config_status :: fec_status :: r_fec_enable [00:00] */
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_FEC_ENABLE_MASK     0x0001
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_FEC_ENABLE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_FEC_ENABLE_BITS     1
#define SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS_R_FEC_ENABLE_SHIFT    0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_6
 */
/* sc_x4_final_config_status :: resolved_6 :: reserved0 [15:11] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_MASK        0xf800
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_BITS        5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_SHIFT       11

/* sc_x4_final_config_status :: resolved_6 :: AM_spacing_mul [10:09] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_MASK   0x0600
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_ALIGN  0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_BITS   2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_SHIFT  9
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_AM_SPACING_MUL_2 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_AM_SPACING_MUL_4 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_AM_SPACING_MUL_5 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_AM_SPACING_MUL_AM_SPACING_MUL_20 3

/* sc_x4_final_config_status :: resolved_6 :: t_pma_bitmux_delay [08:07] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_BITMUX_DELAY_MASK 0x0180
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_BITMUX_DELAY_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_BITMUX_DELAY_BITS 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_BITMUX_DELAY_SHIFT 7

/* sc_x4_final_config_status :: resolved_6 :: t_pma_watermark [06:03] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_WATERMARK_MASK  0x0078
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_WATERMARK_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_WATERMARK_BITS  4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_WATERMARK_SHIFT 3

/* sc_x4_final_config_status :: resolved_6 :: t_pma_cl91_mux_sel [02:02] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_CL91_MUX_SEL_MASK 0x0004
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_CL91_MUX_SEL_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_CL91_MUX_SEL_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_PMA_CL91_MUX_SEL_SHIFT 2

/* sc_x4_final_config_status :: resolved_6 :: t_five_bit_xor_en [01:01] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_FIVE_BIT_XOR_EN_MASK 0x0002
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_FIVE_BIT_XOR_EN_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_FIVE_BIT_XOR_EN_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_FIVE_BIT_XOR_EN_SHIFT 1

/* sc_x4_final_config_status :: resolved_6 :: t_cl91_cw_scramble [00:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_CL91_CW_SCRAMBLE_MASK 0x0001
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_CL91_CW_SCRAMBLE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_CL91_CW_SCRAMBLE_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_T_CL91_CW_SCRAMBLE_SHIFT 0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_7
 */
/* sc_x4_final_config_status :: resolved_7 :: reserved0 [15:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_RESERVED0_MASK        0xc000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_RESERVED0_BITS        2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_RESERVED0_SHIFT       14

/* sc_x4_final_config_status :: resolved_7 :: r_HG2_ENABLE [13:13] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_HG2_ENABLE_MASK     0x2000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_HG2_ENABLE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_HG2_ENABLE_BITS     1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_HG2_ENABLE_SHIFT    13

/* sc_x4_final_config_status :: resolved_7 :: r_tc_out_mode [12:11] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_MASK    0x1800
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_BITS    2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_SHIFT   11
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_R_TC_OUT_MODE_SINGLE 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_R_TC_OUT_MODE_DUAL 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_OUT_MODE_R_TC_OUT_MODE_QUAD 2

/* sc_x4_final_config_status :: resolved_7 :: r_five_bit_xor_en [10:10] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_FIVE_BIT_XOR_EN_MASK 0x0400
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_FIVE_BIT_XOR_EN_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_FIVE_BIT_XOR_EN_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_FIVE_BIT_XOR_EN_SHIFT 10

/* sc_x4_final_config_status :: resolved_7 :: r_tc_mode [09:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_MASK        0x0300
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_BITS        2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_SHIFT       8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_R_TC_MODE_SINGLE 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_R_TC_MODE_DUAL 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_MODE_R_TC_MODE_QUAD 2

/* sc_x4_final_config_status :: resolved_7 :: r_tc_in_mode [07:07] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_IN_MODE_MASK     0x0080
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_IN_MODE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_IN_MODE_BITS     1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_TC_IN_MODE_SHIFT    7

/* sc_x4_final_config_status :: resolved_7 :: r_cl91_cw_scramble [06:06] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_CL91_CW_SCRAMBLE_MASK 0x0040
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_CL91_CW_SCRAMBLE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_CL91_CW_SCRAMBLE_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_CL91_CW_SCRAMBLE_SHIFT 6

/* sc_x4_final_config_status :: resolved_7 :: r_merge_mode [05:03] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_MASK     0x0038
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_ALIGN    0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_BITS     3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_SHIFT    3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_R_MERGE_MODE_BYPASS 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_R_MERGE_MODE_CL91_FC 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_R_MERGE_MODE_CL91_DUAL_LANE 3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_R_MERGE_MODE_R_MERGE_MODE_CL91_QUAD_LANE 4

/* sc_x4_final_config_status :: resolved_7 :: cl91_blksync_mode [02:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_MASK 0x0007
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_BITS 3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_SHIFT 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_R_BLKSYNC_NO_CL91_FEC 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_FC_FEC 4


/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Credit0
 */
/****************************************************************************
 * TX_X4_Credit0 :: credit0
 */
/* TX_X4_Credit0 :: credit0 :: reserved0 [15:15] */
#define TX_X4_CREDIT0_CREDIT0_RESERVED0_MASK                       0x8000
#define TX_X4_CREDIT0_CREDIT0_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT0_RESERVED0_BITS                       1
#define TX_X4_CREDIT0_CREDIT0_RESERVED0_SHIFT                      15

/* TX_X4_Credit0 :: credit0 :: creditenable [14:14] */
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_MASK                    0x4000
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_ALIGN                   0
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_BITS                    1
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_SHIFT                   14

/* TX_X4_Credit0 :: credit0 :: clockcnt0 [13:00] */
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_MASK                       0x3fff
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_BITS                       14
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_SHIFT                      0


/****************************************************************************
 * TX_X4_Credit0 :: credit1
 */
/* TX_X4_Credit0 :: credit1 :: reserved0 [15:08] */
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_MASK                       0xff00
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_BITS                       8
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_SHIFT                      8

/* TX_X4_Credit0 :: credit1 :: clockcnt1 [07:00] */
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_MASK                       0x00ff
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_BITS                       8
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_SHIFT                      0


/****************************************************************************
 * TX_X4_Credit0 :: loopcnt
 */
/* TX_X4_Credit0 :: loopcnt :: reserved0 [15:14] */
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_MASK                       0xc000
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_BITS                       2
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_SHIFT                      14

/* TX_X4_Credit0 :: loopcnt :: loopcnt0 [13:06] */
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_MASK                        0x3fc0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_ALIGN                       0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_BITS                        8
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_SHIFT                       6

/* TX_X4_Credit0 :: loopcnt :: loopcnt1 [05:00] */
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_MASK                        0x003f
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_ALIGN                       0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_BITS                        6
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_SHIFT                       0


/****************************************************************************
 * TX_X4_Credit0 :: mac_creditgencnt
 */
/* TX_X4_Credit0 :: mac_creditgencnt :: reserved0 [15:13] */
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_MASK              0xe000
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_ALIGN             0
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_BITS              3
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_SHIFT             13

/* TX_X4_Credit0 :: mac_creditgencnt :: mac_creditgencnt [12:00] */
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_MASK       0x1fff
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_ALIGN      0
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_BITS       13
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_SHIFT      0


/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Control0
 */
/****************************************************************************
 * TX_X4_Control0 :: encode_0
 */
/* TX_X4_Control0 :: encode_0 :: reserved0 [15:15] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_MASK                     0x8000
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_BITS                     1
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_SHIFT                    15

/* TX_X4_Control0 :: encode_0 :: dis_scrambler [14:14] */
#define TX_X4_CONTROL0_ENCODE_0_DIS_SCRAMBLER_MASK                 0x4000
#define TX_X4_CONTROL0_ENCODE_0_DIS_SCRAMBLER_ALIGN                0
#define TX_X4_CONTROL0_ENCODE_0_DIS_SCRAMBLER_BITS                 1
#define TX_X4_CONTROL0_ENCODE_0_DIS_SCRAMBLER_SHIFT                14

/* TX_X4_Control0 :: encode_0 :: block_non_fc_blk_types [13:13] */
#define TX_X4_CONTROL0_ENCODE_0_BLOCK_NON_FC_BLK_TYPES_MASK        0x2000
#define TX_X4_CONTROL0_ENCODE_0_BLOCK_NON_FC_BLK_TYPES_ALIGN       0
#define TX_X4_CONTROL0_ENCODE_0_BLOCK_NON_FC_BLK_TYPES_BITS        1
#define TX_X4_CONTROL0_ENCODE_0_BLOCK_NON_FC_BLK_TYPES_SHIFT       13

/* TX_X4_Control0 :: encode_0 :: HG2_CODEC [12:12] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_MASK                     0x1000
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_BITS                     1
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_SHIFT                    12

/* TX_X4_Control0 :: encode_0 :: HG2_MESSAGE_INVALID_CODE_ENABLE [11:11] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_MASK 0x0800
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_ALIGN 0
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_BITS 1
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_SHIFT 11

/* TX_X4_Control0 :: encode_0 :: HG2_ENABLE [10:10] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_MASK                    0x0400
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_BITS                    1
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_SHIFT                   10

/* TX_X4_Control0 :: encode_0 :: cl49_bypass_txsm [09:09] */
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_MASK              0x0200
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_ALIGN             0
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_BITS              1
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_SHIFT             9

/* TX_X4_Control0 :: encode_0 :: cl49_tx_tl_mode [08:07] */
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_MASK               0x0180
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_ALIGN              0
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_BITS               2
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_SHIFT              7

/* TX_X4_Control0 :: encode_0 :: reserved1 [06:06] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_MASK                     0x0040
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_BITS                     1
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_SHIFT                    6

/* TX_X4_Control0 :: encode_0 :: AM_spacing_mul [05:04] */
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_MASK                0x0030
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_ALIGN               0
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_BITS                2
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_SHIFT               4
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_AM_SPACING_MUL_2    0
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_AM_SPACING_MUL_4    1
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_AM_SPACING_MUL_5    2
#define TX_X4_CONTROL0_ENCODE_0_AM_SPACING_MUL_AM_SPACING_MUL_20   3

/* TX_X4_Control0 :: encode_0 :: t_fifo_mode [03:02] */
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_MASK                   0x000c
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_ALIGN                  0
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_BITS                   2
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_SHIFT                  2
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_T_FIFO_INSERT_NO_AM    0
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_T_FIFO_INSERT_4_AM     1
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_T_FIFO_INSERT_20_AM    2
#define TX_X4_CONTROL0_ENCODE_0_T_FIFO_MODE_T_FIFO_INSERT_2_AM     3

/* TX_X4_Control0 :: encode_0 :: t_enc_mode [01:00] */
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_MASK                    0x0003
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_BITS                    2
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_SHIFT                   0
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_T_ENC_MODE_BYPASS       0
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_T_ENC_MODE_CL49         1
#define TX_X4_CONTROL0_ENCODE_0_T_ENC_MODE_T_ENC_MODE_CL82         2


/****************************************************************************
 * TX_X4_Control0 :: misc
 */
/* TX_X4_Control0 :: misc :: scr_mode [15:13] */
#define TX_X4_CONTROL0_MISC_SCR_MODE_MASK                          0xe000
#define TX_X4_CONTROL0_MISC_SCR_MODE_ALIGN                         0
#define TX_X4_CONTROL0_MISC_SCR_MODE_BITS                          3
#define TX_X4_CONTROL0_MISC_SCR_MODE_SHIFT                         13
#define TX_X4_CONTROL0_MISC_SCR_MODE_T_SCR_MODE_BYPASS             0
#define TX_X4_CONTROL0_MISC_SCR_MODE_T_SCR_MODE_CL49               1
#define TX_X4_CONTROL0_MISC_SCR_MODE_T_SCR_MODE_40G_2_LANE         2
#define TX_X4_CONTROL0_MISC_SCR_MODE_T_SCR_MODE_100G               3
#define TX_X4_CONTROL0_MISC_SCR_MODE_T_SCR_MODE_20G                4
#define TX_X4_CONTROL0_MISC_SCR_MODE_T_SCR_MODE_40G_4_LANE         5

/* TX_X4_Control0 :: misc :: t_pma_btmx_mode [12:11] */
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_MASK                   0x1800
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_ALIGN                  0
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_BITS                   2
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_SHIFT                  11
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_BS_BTMX_MODE_1to1      0
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_BS_BTMX_MODE_2to1      1
#define TX_X4_CONTROL0_MISC_T_PMA_BTMX_MODE_BS_BTMX_MODE_5to1      2

/* TX_X4_Control0 :: misc :: fec_enable [10:10] */
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_MASK                        0x0400
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_ALIGN                       0
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_BITS                        1
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_SHIFT                       10

/* TX_X4_Control0 :: misc :: t_pma_40b_mode [09:09] */
#define TX_X4_CONTROL0_MISC_T_PMA_40B_MODE_MASK                    0x0200
#define TX_X4_CONTROL0_MISC_T_PMA_40B_MODE_ALIGN                   0
#define TX_X4_CONTROL0_MISC_T_PMA_40B_MODE_BITS                    1
#define TX_X4_CONTROL0_MISC_T_PMA_40B_MODE_SHIFT                   9

/* TX_X4_Control0 :: misc :: cl49_tx_li_enable [08:08] */
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_MASK                 0x0100
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_SHIFT                8

/* TX_X4_Control0 :: misc :: cl49_tx_lf_enable [07:07] */
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_MASK                 0x0080
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_SHIFT                7

/* TX_X4_Control0 :: misc :: cl49_tx_rf_enable [06:06] */
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_MASK                 0x0040
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_SHIFT                6

/* TX_X4_Control0 :: misc :: os_mode [05:02] */
#define TX_X4_CONTROL0_MISC_OS_MODE_MASK                           0x003c
#define TX_X4_CONTROL0_MISC_OS_MODE_ALIGN                          0
#define TX_X4_CONTROL0_MISC_OS_MODE_BITS                           4
#define TX_X4_CONTROL0_MISC_OS_MODE_SHIFT                          2
#define TX_X4_CONTROL0_MISC_OS_MODE_OS_MODE_1                      0
#define TX_X4_CONTROL0_MISC_OS_MODE_OS_MODE_2                      1
#define TX_X4_CONTROL0_MISC_OS_MODE_OS_MODE_4                      2
#define TX_X4_CONTROL0_MISC_OS_MODE_OS_MODE_16p5                   8
#define TX_X4_CONTROL0_MISC_OS_MODE_OS_MODE_20p625                 12

/* TX_X4_Control0 :: misc :: rstb_tx_lane [01:01] */
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_MASK                      0x0002
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_ALIGN                     0
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_BITS                      1
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_SHIFT                     1

/* TX_X4_Control0 :: misc :: enable_tx_lane [00:00] */
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_MASK                    0x0001
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_ALIGN                   0
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_BITS                    1
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_SHIFT                   0


/****************************************************************************
 * TX_X4_Control0 :: cl36tx_control
 */
/* TX_X4_Control0 :: cl36tx_control :: reserved0 [15:03] */
#define TX_X4_CONTROL0_CL36TX_CONTROL_RESERVED0_MASK               0xfff8
#define TX_X4_CONTROL0_CL36TX_CONTROL_RESERVED0_ALIGN              0
#define TX_X4_CONTROL0_CL36TX_CONTROL_RESERVED0_BITS               13
#define TX_X4_CONTROL0_CL36TX_CONTROL_RESERVED0_SHIFT              3

/* TX_X4_Control0 :: cl36tx_control :: cl36tx_catch_all_8b10b_dis [02:02] */
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_CATCH_ALL_8B10B_DIS_MASK 0x0004
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_CATCH_ALL_8B10B_DIS_ALIGN 0
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_CATCH_ALL_8B10B_DIS_BITS 1
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_CATCH_ALL_8B10B_DIS_SHIFT 2

/* TX_X4_Control0 :: cl36tx_control :: cl36tx_LPI_en [01:01] */
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_LPI_EN_MASK           0x0002
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_LPI_EN_ALIGN          0
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_LPI_EN_BITS           1
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_LPI_EN_SHIFT          1

/* TX_X4_Control0 :: cl36tx_control :: cl36tx_en [00:00] */
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_EN_MASK               0x0001
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_EN_ALIGN              0
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_EN_BITS               1
#define TX_X4_CONTROL0_CL36TX_CONTROL_CL36TX_EN_SHIFT              0


/****************************************************************************
 * TX_X4_Control0 :: tx_control0
 */
/* TX_X4_Control0 :: tx_control0 :: reserved0 [15:12] */
#define TX_X4_CONTROL0_TX_CONTROL0_RESERVED0_MASK                  0xf000
#define TX_X4_CONTROL0_TX_CONTROL0_RESERVED0_ALIGN                 0
#define TX_X4_CONTROL0_TX_CONTROL0_RESERVED0_BITS                  4
#define TX_X4_CONTROL0_TX_CONTROL0_RESERVED0_SHIFT                 12

/* TX_X4_Control0 :: tx_control0 :: cl91_fec_mode [11:09] */
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_MASK              0x0e00
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_ALIGN             0
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_BITS              3
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_SHIFT             9
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_NO_CL91_FEC       0
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_CL91_SINGLE_LANE_FC 1
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_CL91_SINGLE_LANE_BRCM_PROP 2
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_CL91_DUAL_LANE_BRCM_PROP 3
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_CL91_QUAD_LANE    4
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_FEC_MODE_IEEE_25G_CL91_SINGLE_LANE 5

/* TX_X4_Control0 :: tx_control0 :: t_pma_bitmux_delay [08:07] */
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_BITMUX_DELAY_MASK         0x0180
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_BITMUX_DELAY_ALIGN        0
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_BITMUX_DELAY_BITS         2
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_BITMUX_DELAY_SHIFT        7

/* TX_X4_Control0 :: tx_control0 :: t_pma_watermark [06:03] */
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_WATERMARK_MASK            0x0078
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_WATERMARK_ALIGN           0
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_WATERMARK_BITS            4
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_WATERMARK_SHIFT           3

/* TX_X4_Control0 :: tx_control0 :: t_pma_cl91_mux_sel [02:02] */
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_CL91_MUX_SEL_MASK         0x0004
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_CL91_MUX_SEL_ALIGN        0
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_CL91_MUX_SEL_BITS         1
#define TX_X4_CONTROL0_TX_CONTROL0_T_PMA_CL91_MUX_SEL_SHIFT        2

/* TX_X4_Control0 :: tx_control0 :: five_bit_xor_en [01:01] */
#define TX_X4_CONTROL0_TX_CONTROL0_FIVE_BIT_XOR_EN_MASK            0x0002
#define TX_X4_CONTROL0_TX_CONTROL0_FIVE_BIT_XOR_EN_ALIGN           0
#define TX_X4_CONTROL0_TX_CONTROL0_FIVE_BIT_XOR_EN_BITS            1
#define TX_X4_CONTROL0_TX_CONTROL0_FIVE_BIT_XOR_EN_SHIFT           1

/* TX_X4_Control0 :: tx_control0 :: cl91_cw_scramble [00:00] */
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_CW_SCRAMBLE_MASK           0x0001
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_CW_SCRAMBLE_ALIGN          0
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_CW_SCRAMBLE_BITS           1
#define TX_X4_CONTROL0_TX_CONTROL0_CL91_CW_SCRAMBLE_SHIFT          0


/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Status0
 */
/****************************************************************************
 * TX_X4_Status0 :: encode_status_0
 */
/* TX_X4_Status0 :: encode_status_0 :: reserved0 [15:08] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_RESERVED0_MASK               0xff00
#define TX_X4_STATUS0_ENCODE_STATUS_0_RESERVED0_ALIGN              0
#define TX_X4_STATUS0_ENCODE_STATUS_0_RESERVED0_BITS               8
#define TX_X4_STATUS0_ENCODE_STATUS_0_RESERVED0_SHIFT              8

/* TX_X4_Status0 :: encode_status_0 :: cl82_idle_deletion_underflow [07:07] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_MASK 0x0080
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_ALIGN 0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_BITS 1
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_SHIFT 7

/* TX_X4_Status0 :: encode_status_0 :: cl49_t_type_coded [06:03] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_MASK       0x0078
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_ALIGN      0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_BITS       4
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_SHIFT      3
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_BAD_T_TYPE 15
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_B0  11
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_OB  10
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_B1  9
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_DB  8
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_FC  7
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_TB  6
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_LI  5
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_C   4
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_S   3
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_T   2
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_D   1
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_T_TYPE_E   0

/* TX_X4_Status0 :: encode_status_0 :: cl49_txsm_state [02:00] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_MASK         0x0007
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_ALIGN        0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_BITS         3
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_SHIFT        0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_HIG_END   7
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_HIG_START 6
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_LI        5
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_E         4
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_T         3
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_D         2
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_C         1
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_TX_INIT      0


/****************************************************************************
 * TX_X4_Status0 :: encode_status_1
 */
/* TX_X4_Status0 :: encode_status_1 :: reserved0 [15:09] */
#define TX_X4_STATUS0_ENCODE_STATUS_1_RESERVED0_MASK               0xfe00
#define TX_X4_STATUS0_ENCODE_STATUS_1_RESERVED0_ALIGN              0
#define TX_X4_STATUS0_ENCODE_STATUS_1_RESERVED0_BITS               7
#define TX_X4_STATUS0_ENCODE_STATUS_1_RESERVED0_SHIFT              9

/* TX_X4_Status0 :: encode_status_1 :: cl49_tx_fault_det [08:08] */
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_TX_FAULT_DET_MASK       0x0100
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_TX_FAULT_DET_ALIGN      0
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_TX_FAULT_DET_BITS       1
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_TX_FAULT_DET_SHIFT      8

/* TX_X4_Status0 :: encode_status_1 :: cl49_ltxsm_state [07:00] */
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_MASK        0x00ff
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_ALIGN       0
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_BITS        8
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_SHIFT       0
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_HIG_END  128
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_HIG_START 64
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_LI       32
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_E        16
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_T        8
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_D        4
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_C        2
#define TX_X4_STATUS0_ENCODE_STATUS_1_CL49_LTXSM_STATE_TX_INIT     1


/****************************************************************************
 * TX_X4_Status0 :: pcs_status_live
 */
/* TX_X4_Status0 :: pcs_status_live :: reserved0 [15:04] */
#define TX_X4_STATUS0_PCS_STATUS_LIVE_RESERVED0_MASK               0xfff0
#define TX_X4_STATUS0_PCS_STATUS_LIVE_RESERVED0_ALIGN              0
#define TX_X4_STATUS0_PCS_STATUS_LIVE_RESERVED0_BITS               12
#define TX_X4_STATUS0_PCS_STATUS_LIVE_RESERVED0_SHIFT              4

/* TX_X4_Status0 :: pcs_status_live :: tx_LOCAL_FAULT [03:03] */
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LOCAL_FAULT_MASK          0x0008
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LOCAL_FAULT_ALIGN         0
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LOCAL_FAULT_BITS          1
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LOCAL_FAULT_SHIFT         3

/* TX_X4_Status0 :: pcs_status_live :: tx_REMOTE_FAULT [02:02] */
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_REMOTE_FAULT_MASK         0x0004
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_REMOTE_FAULT_ALIGN        0
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_REMOTE_FAULT_BITS         1
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_REMOTE_FAULT_SHIFT        2

/* TX_X4_Status0 :: pcs_status_live :: tx_LINK_INTERRUPT [01:01] */
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LINK_INTERRUPT_MASK       0x0002
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LINK_INTERRUPT_ALIGN      0
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LINK_INTERRUPT_BITS       1
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LINK_INTERRUPT_SHIFT      1

/* TX_X4_Status0 :: pcs_status_live :: tx_LPI_RECEIVED [00:00] */
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LPI_RECEIVED_MASK         0x0001
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LPI_RECEIVED_ALIGN        0
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LPI_RECEIVED_BITS         1
#define TX_X4_STATUS0_PCS_STATUS_LIVE_TX_LPI_RECEIVED_SHIFT        0


/****************************************************************************
 * TX_X4_Status0 :: pcs_status_latched
 */
/* TX_X4_Status0 :: pcs_status_latched :: reserved0 [15:04] */
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_RESERVED0_MASK            0xfff0
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_RESERVED0_ALIGN           0
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_RESERVED0_BITS            12
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_RESERVED0_SHIFT           4

/* TX_X4_Status0 :: pcs_status_latched :: LINK_INTERRUPT_LH [03:03] */
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LINK_INTERRUPT_LH_MASK    0x0008
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LINK_INTERRUPT_LH_ALIGN   0
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LINK_INTERRUPT_LH_BITS    1
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LINK_INTERRUPT_LH_SHIFT   3

/* TX_X4_Status0 :: pcs_status_latched :: LOCAL_FAULT_LH [02:02] */
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LOCAL_FAULT_LH_MASK       0x0004
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LOCAL_FAULT_LH_ALIGN      0
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LOCAL_FAULT_LH_BITS       1
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LOCAL_FAULT_LH_SHIFT      2

/* TX_X4_Status0 :: pcs_status_latched :: REMOTE_FAULT_LH [01:01] */
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_REMOTE_FAULT_LH_MASK      0x0002
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_REMOTE_FAULT_LH_ALIGN     0
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_REMOTE_FAULT_LH_BITS      1
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_REMOTE_FAULT_LH_SHIFT     1

/* TX_X4_Status0 :: pcs_status_latched :: LPI_RECEIVED_LH [00:00] */
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LPI_RECEIVED_LH_MASK      0x0001
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LPI_RECEIVED_LH_ALIGN     0
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LPI_RECEIVED_LH_BITS      1
#define TX_X4_STATUS0_PCS_STATUS_LATCHED_LPI_RECEIVED_LH_SHIFT     0


/****************************************************************************
 * TX_X4_Status0 :: pma_status
 */
/* TX_X4_Status0 :: pma_status :: reserved0 [15:04] */
#define TX_X4_STATUS0_PMA_STATUS_RESERVED0_MASK                    0xfff0
#define TX_X4_STATUS0_PMA_STATUS_RESERVED0_ALIGN                   0
#define TX_X4_STATUS0_PMA_STATUS_RESERVED0_BITS                    12
#define TX_X4_STATUS0_PMA_STATUS_RESERVED0_SHIFT                   4

/* TX_X4_Status0 :: pma_status :: t_tc_out_underflow [03:03] */
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_UNDERFLOW_MASK           0x0008
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_UNDERFLOW_ALIGN          0
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_UNDERFLOW_BITS           1
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_UNDERFLOW_SHIFT          3

/* TX_X4_Status0 :: pma_status :: t_tc_out_overflow [02:02] */
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_OVERFLOW_MASK            0x0004
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_OVERFLOW_ALIGN           0
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_OVERFLOW_BITS            1
#define TX_X4_STATUS0_PMA_STATUS_T_TC_OUT_OVERFLOW_SHIFT           2

/* TX_X4_Status0 :: pma_status :: reserved1 [01:00] */
#define TX_X4_STATUS0_PMA_STATUS_RESERVED1_MASK                    0x0003
#define TX_X4_STATUS0_PMA_STATUS_RESERVED1_ALIGN                   0
#define TX_X4_STATUS0_PMA_STATUS_RESERVED1_BITS                    2
#define TX_X4_STATUS0_PMA_STATUS_RESERVED1_SHIFT                   0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Control0
 */
/****************************************************************************
 * RX_X4_Control0 :: pcs_control_0
 */
/* RX_X4_Control0 :: pcs_control_0 :: descr_mode [15:14] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_MASK               0xc000
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_BITS               2
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_SHIFT              14
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_R_DESCR_MODE_BYPASS 0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_R_DESCR_MODE_CL49  1
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCR_MODE_R_DESCR_MODE_CL82  2

/* RX_X4_Control0 :: pcs_control_0 :: dec_tl_mode [13:12] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_MASK              0x3000
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_ALIGN             0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_BITS              2
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_SHIFT             12
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_R_DEC_TL_MODE_BYPASS 0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_R_DEC_TL_MODE_CL49 1
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_TL_MODE_R_DEC_TL_MODE_CL82 2

/* RX_X4_Control0 :: pcs_control_0 :: deskew_mode [11:08] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_MASK              0x0f00
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_ALIGN             0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_BITS              4
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_SHIFT             8
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_BYPASS 0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_20G 1
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_40G_4_LANE 2
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_40G_2_LANE 3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_100G 4
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_CL49 5
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_CL91_QUAD 6
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_CL91_SINGLE_BRCM 7
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_CL91_DUAL_BRCM 8
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEW_MODE_R_DESKEW_MODE_CL91_FC 9

/* RX_X4_Control0 :: pcs_control_0 :: dec_fsm_mode [07:06] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_MASK             0x00c0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_ALIGN            0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_BITS             2
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_SHIFT            6
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_R_DEC_FSM_MODE_BYPASS 0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_R_DEC_FSM_MODE_CL49 1
#define RX_X4_CONTROL0_PCS_CONTROL_0_DEC_FSM_MODE_R_DEC_FSM_MODE_CL82 2

/* RX_X4_Control0 :: pcs_control_0 :: block_non_fc_blk_types [05:05] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_BLOCK_NON_FC_BLK_TYPES_MASK   0x0020
#define RX_X4_CONTROL0_PCS_CONTROL_0_BLOCK_NON_FC_BLK_TYPES_ALIGN  0
#define RX_X4_CONTROL0_PCS_CONTROL_0_BLOCK_NON_FC_BLK_TYPES_BITS   1
#define RX_X4_CONTROL0_PCS_CONTROL_0_BLOCK_NON_FC_BLK_TYPES_SHIFT  5

/* RX_X4_Control0 :: pcs_control_0 :: cl91_fec_mode [04:02] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_MASK            0x001c
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_ALIGN           0
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_BITS            3
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_SHIFT           2
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_NO_CL91_FEC     0
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_CL91_SINGLE_LANE_FC 1
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_CL91_SINGLE_LANE_BRCM_PROP 2
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_CL91_DUAL_LANE_BRCM_PROP 3
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_CL91_QUAD_LANE  4
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL91_FEC_MODE_IEEE_25G_CL91_SINGLE_LANE 5

/* RX_X4_Control0 :: pcs_control_0 :: fec_enable [01:01] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_FEC_ENABLE_MASK               0x0002
#define RX_X4_CONTROL0_PCS_CONTROL_0_FEC_ENABLE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_FEC_ENABLE_BITS               1
#define RX_X4_CONTROL0_PCS_CONTROL_0_FEC_ENABLE_SHIFT              1

/* RX_X4_Control0 :: pcs_control_0 :: LPI_ENABLE [00:00] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_MASK               0x0001
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_BITS               1
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_SHIFT              0


/****************************************************************************
 * RX_X4_Control0 :: cl91_threshold
 */
/* RX_X4_Control0 :: cl91_threshold :: reserved0 [15:13] */
#define RX_X4_CONTROL0_CL91_THRESHOLD_RESERVED0_MASK               0xe000
#define RX_X4_CONTROL0_CL91_THRESHOLD_RESERVED0_ALIGN              0
#define RX_X4_CONTROL0_CL91_THRESHOLD_RESERVED0_BITS               3
#define RX_X4_CONTROL0_CL91_THRESHOLD_RESERVED0_SHIFT              13

/* RX_X4_Control0 :: cl91_threshold :: symbol_err_cnt_threshold [12:00] */
#define RX_X4_CONTROL0_CL91_THRESHOLD_SYMBOL_ERR_CNT_THRESHOLD_MASK 0x1fff
#define RX_X4_CONTROL0_CL91_THRESHOLD_SYMBOL_ERR_CNT_THRESHOLD_ALIGN 0
#define RX_X4_CONTROL0_CL91_THRESHOLD_SYMBOL_ERR_CNT_THRESHOLD_BITS 13
#define RX_X4_CONTROL0_CL91_THRESHOLD_SYMBOL_ERR_CNT_THRESHOLD_SHIFT 0


/****************************************************************************
 * RX_X4_Control0 :: cl91_timer
 */
/* RX_X4_Control0 :: cl91_timer :: reserved0 [15:13] */
#define RX_X4_CONTROL0_CL91_TIMER_RESERVED0_MASK                   0xe000
#define RX_X4_CONTROL0_CL91_TIMER_RESERVED0_ALIGN                  0
#define RX_X4_CONTROL0_CL91_TIMER_RESERVED0_BITS                   3
#define RX_X4_CONTROL0_CL91_TIMER_RESERVED0_SHIFT                  13

/* RX_X4_Control0 :: cl91_timer :: symbol_error_tmr_period [12:00] */
#define RX_X4_CONTROL0_CL91_TIMER_SYMBOL_ERROR_TMR_PERIOD_MASK     0x1fff
#define RX_X4_CONTROL0_CL91_TIMER_SYMBOL_ERROR_TMR_PERIOD_ALIGN    0
#define RX_X4_CONTROL0_CL91_TIMER_SYMBOL_ERROR_TMR_PERIOD_BITS     13
#define RX_X4_CONTROL0_CL91_TIMER_SYMBOL_ERROR_TMR_PERIOD_SHIFT    0


/****************************************************************************
 * RX_X4_Control0 :: cl91_rx_control_0
 */
/* RX_X4_Control0 :: cl91_rx_control_0 :: reserved0 [15:15] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_RESERVED0_MASK            0x8000
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_RESERVED0_ALIGN           0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_RESERVED0_BITS            1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_RESERVED0_SHIFT           15

/* RX_X4_Control0 :: cl91_rx_control_0 :: fec_byp_ind_en [14:14] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_IND_EN_MASK       0x4000
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_IND_EN_ALIGN      0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_IND_EN_BITS       1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_IND_EN_SHIFT      14

/* RX_X4_Control0 :: cl91_rx_control_0 :: fec_byp_corr_en [13:13] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_CORR_EN_MASK      0x2000
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_CORR_EN_ALIGN     0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_CORR_EN_BITS      1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FEC_BYP_CORR_EN_SHIFT     13

/* RX_X4_Control0 :: cl91_rx_control_0 :: r_tc_out_mode [12:11] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_MASK        0x1800
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_ALIGN       0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_BITS        2
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_SHIFT       11
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_R_TC_OUT_MODE_SINGLE 0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_R_TC_OUT_MODE_DUAL 1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_OUT_MODE_R_TC_OUT_MODE_QUAD 2

/* RX_X4_Control0 :: cl91_rx_control_0 :: five_bit_xor_en [10:10] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FIVE_BIT_XOR_EN_MASK      0x0400
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FIVE_BIT_XOR_EN_ALIGN     0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FIVE_BIT_XOR_EN_BITS      1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_FIVE_BIT_XOR_EN_SHIFT     10

/* RX_X4_Control0 :: cl91_rx_control_0 :: r_tc_mode [09:08] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_MASK            0x0300
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_ALIGN           0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_BITS            2
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_SHIFT           8
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_R_TC_MODE_SINGLE 0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_R_TC_MODE_DUAL  1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_MODE_R_TC_MODE_QUAD  2

/* RX_X4_Control0 :: cl91_rx_control_0 :: r_tc_in_mode [07:07] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_IN_MODE_MASK         0x0080
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_IN_MODE_ALIGN        0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_IN_MODE_BITS         1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_TC_IN_MODE_SHIFT        7

/* RX_X4_Control0 :: cl91_rx_control_0 :: cl91_cw_scramble [06:06] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_CW_SCRAMBLE_MASK     0x0040
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_CW_SCRAMBLE_ALIGN    0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_CW_SCRAMBLE_BITS     1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_CW_SCRAMBLE_SHIFT    6

/* RX_X4_Control0 :: cl91_rx_control_0 :: r_merge_mode [05:03] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_MASK         0x0038
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_ALIGN        0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_BITS         3
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_SHIFT        3
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_R_MERGE_MODE_BYPASS 0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_R_MERGE_MODE_CL91_FC 1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_R_MERGE_MODE_CL91_SINGLE_LANE 2
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_R_MERGE_MODE_CL91_DUAL_LANE 3
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_R_MERGE_MODE_R_MERGE_MODE_CL91_QUAD_LANE 4

/* RX_X4_Control0 :: cl91_rx_control_0 :: cl91_blksync_mode [02:00] */
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_MASK    0x0007
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_ALIGN   0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_BITS    3
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_SHIFT   0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_R_BLKSYNC_NO_CL91_FEC 0
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_QUAD_LANE_FEC 1
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_DUAL_LANE_FEC 2
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_SINGLE_LANE_FEC 3
#define RX_X4_CONTROL0_CL91_RX_CONTROL_0_CL91_BLKSYNC_MODE_R_BLKSYNC_CL91_FC_FEC 4


/****************************************************************************
 * RX_X4_Control0 :: decode_control_0
 */
/* RX_X4_Control0 :: decode_control_0 :: bypass_cl49rxsm [15:15] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_MASK       0x8000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_SHIFT      15

/* RX_X4_Control0 :: decode_control_0 :: r_test_mode_cfg [14:14] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_MASK       0x4000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_SHIFT      14

/* RX_X4_Control0 :: decode_control_0 :: HG2_MESSAGE_INVALID_CODE_ENABLE [13:13] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_MASK 0x2000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_SHIFT 13

/* RX_X4_Control0 :: decode_control_0 :: HG2_ENABLE [12:12] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_MASK            0x1000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_ALIGN           0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_BITS            1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_SHIFT           12

/* RX_X4_Control0 :: decode_control_0 :: reserved0 [11:10] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_MASK             0x0c00
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_BITS             2
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_SHIFT            10

/* RX_X4_Control0 :: decode_control_0 :: HG2_CODEC [09:09] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_MASK             0x0200
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_SHIFT            9

/* RX_X4_Control0 :: decode_control_0 :: disable_cl49_bermon [08:08] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_MASK   0x0100
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_BITS   1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_SHIFT  8

/* RX_X4_Control0 :: decode_control_0 :: dis_scrambler [07:07] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DIS_SCRAMBLER_MASK         0x0080
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DIS_SCRAMBLER_ALIGN        0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DIS_SCRAMBLER_BITS         1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DIS_SCRAMBLER_SHIFT        7

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_li_enable [06:06] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_MASK     0x0040
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_SHIFT    6

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_lf_enable [05:05] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_MASK     0x0020
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_SHIFT    5

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_rf_enable [04:04] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_MASK     0x0010
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_SHIFT    4

/* RX_X4_Control0 :: decode_control_0 :: reserved1 [03:00] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_MASK             0x000f
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_BITS             4
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_SHIFT            0


/****************************************************************************
 * RX_X4_Control0 :: blksync_config
 */
/* RX_X4_Control0 :: blksync_config :: reserved0 [15:07] */
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_RESERVED0_MASK               0xff80
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_RESERVED0_ALIGN              0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_RESERVED0_BITS               9
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_RESERVED0_SHIFT              7

/* RX_X4_Control0 :: blksync_config :: blk_lock_on_ctrl [06:06] */
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BLK_LOCK_ON_CTRL_MASK        0x0040
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BLK_LOCK_ON_CTRL_ALIGN       0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BLK_LOCK_ON_CTRL_BITS        1
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BLK_LOCK_ON_CTRL_SHIFT       6

/* RX_X4_Control0 :: blksync_config :: bs_sm_sync_mode [05:05] */
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SM_SYNC_MODE_MASK         0x0020
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SM_SYNC_MODE_ALIGN        0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SM_SYNC_MODE_BITS         1
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SM_SYNC_MODE_SHIFT        5

/* RX_X4_Control0 :: blksync_config :: bs_sync_en [04:04] */
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SYNC_EN_MASK              0x0010
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SYNC_EN_ALIGN             0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SYNC_EN_BITS              1
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_SYNC_EN_SHIFT             4

/* RX_X4_Control0 :: blksync_config :: bs_dist_mode [03:02] */
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_MASK            0x000c
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_ALIGN           0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_BITS            2
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_SHIFT           2
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_BS_DIST_MODE_5_LANE_TDM 0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_2_VLANE 1
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_BS_DIST_MODE_2_LANE_TDM_1_VLANE 2
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_DIST_MODE_BS_DIST_MODE_NO_TDM 3

/* RX_X4_Control0 :: blksync_config :: bs_btmx_mode [01:00] */
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_MASK            0x0003
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_ALIGN           0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_BITS            2
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_SHIFT           0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_BS_BTMX_MODE_1to1 0
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_BS_BTMX_MODE_2to1 1
#define RX_X4_CONTROL0_BLKSYNC_CONFIG_BS_BTMX_MODE_BS_BTMX_MODE_5to1 2


/****************************************************************************
 * RX_X4_Control0 :: pma_control_0
 */
/* RX_X4_Control0 :: pma_control_0 :: reserved0 [15:01] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_MASK                0xfffe
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_BITS                15
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_SHIFT               1

/* RX_X4_Control0 :: pma_control_0 :: rstb_lane [00:00] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_MASK                0x0001
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_BITS                1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_SHIFT               0


/****************************************************************************
 * RX_X4_Control0 :: link_control
 */
/* RX_X4_Control0 :: link_control :: reserved0 [15:01] */
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_MASK                 0xfffe
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_BITS                 15
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_SHIFT                1

/* RX_X4_Control0 :: link_control :: latch_linkdown_enable [00:00] */
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_MASK     0x0001
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_BITS     1
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_SHIFT    0


/****************************************************************************
 * RX_X4_Control0 :: cl36rx_control
 */
/* RX_X4_Control0 :: cl36rx_control :: reserved0 [15:05] */
#define RX_X4_CONTROL0_CL36RX_CONTROL_RESERVED0_MASK               0xffe0
#define RX_X4_CONTROL0_CL36RX_CONTROL_RESERVED0_ALIGN              0
#define RX_X4_CONTROL0_CL36RX_CONTROL_RESERVED0_BITS               11
#define RX_X4_CONTROL0_CL36RX_CONTROL_RESERVED0_SHIFT              5

/* RX_X4_Control0 :: cl36rx_control :: cl36rx_BER_en [04:04] */
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_BER_EN_MASK           0x0010
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_BER_EN_ALIGN          0
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_BER_EN_BITS           1
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_BER_EN_SHIFT          4

/* RX_X4_Control0 :: cl36rx_control :: cl36rx_force_comma_align_enable [03:03] */
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_FORCE_COMMA_ALIGN_ENABLE_MASK 0x0008
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_FORCE_COMMA_ALIGN_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_FORCE_COMMA_ALIGN_ENABLE_BITS 1
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_FORCE_COMMA_ALIGN_ENABLE_SHIFT 3

/* RX_X4_Control0 :: cl36rx_control :: cl36rx_disable_carrier_extend [02:02] */
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_DISABLE_CARRIER_EXTEND_MASK 0x0004
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_DISABLE_CARRIER_EXTEND_ALIGN 0
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_DISABLE_CARRIER_EXTEND_BITS 1
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_DISABLE_CARRIER_EXTEND_SHIFT 2

/* RX_X4_Control0 :: cl36rx_control :: cl36rx_LPI_en [01:01] */
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_LPI_EN_MASK           0x0002
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_LPI_EN_ALIGN          0
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_LPI_EN_BITS           1
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_LPI_EN_SHIFT          1

/* RX_X4_Control0 :: cl36rx_control :: cl36rx_en [00:00] */
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_EN_MASK               0x0001
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_EN_ALIGN              0
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_EN_BITS               1
#define RX_X4_CONTROL0_CL36RX_CONTROL_CL36RX_EN_SHIFT              0


/****************************************************************************
 * RX_X4_Control0 :: synce_fractional_div
 */
/* RX_X4_Control0 :: synce_fractional_div :: syncE_fractional_divsor_cfg [15:00] */
#define RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIV_SYNCE_FRACTIONAL_DIVSOR_CFG_MASK 0xffff
#define RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIV_SYNCE_FRACTIONAL_DIVSOR_CFG_ALIGN 0
#define RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIV_SYNCE_FRACTIONAL_DIVSOR_CFG_BITS 16
#define RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIV_SYNCE_FRACTIONAL_DIVSOR_CFG_SHIFT 0


/****************************************************************************
 * RX_X4_Control0 :: bermon_window_override
 */
/* RX_X4_Control0 :: bermon_window_override :: ber_window_override [15:15] */
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_OVERRIDE_MASK 0x8000
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_OVERRIDE_ALIGN 0
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_OVERRIDE_BITS 1
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_OVERRIDE_SHIFT 15

/* RX_X4_Control0 :: bermon_window_override :: ber_window_size [14:00] */
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_SIZE_MASK 0x7fff
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_SIZE_ALIGN 0
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_SIZE_BITS 15
#define RX_X4_CONTROL0_BERMON_WINDOW_OVERRIDE_BER_WINDOW_SIZE_SHIFT 0


/****************************************************************************
 * RX_X4_Control0 :: ieee_25g_parllel_det_ctr
 */
/* RX_X4_Control0 :: ieee_25g_parllel_det_ctr :: msa_ieee_det_en [15:15] */
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_EN_MASK 0x8000
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_EN_ALIGN 0
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_EN_BITS 1
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_EN_SHIFT 15

/* RX_X4_Control0 :: ieee_25g_parllel_det_ctr :: msa_ieee_det_timeperiod [14:00] */
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_TIMEPERIOD_MASK 0x7fff
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_TIMEPERIOD_ALIGN 0
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_TIMEPERIOD_BITS 15
#define RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR_MSA_IEEE_DET_TIMEPERIOD_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Fec_Control
 */
/****************************************************************************
 * RX_X4_Fec_Control :: fec_0
 */
/* RX_X4_Fec_Control :: fec_0 :: reserved0 [15:15] */
#define RX_X4_FEC_CONTROL_FEC_0_RESERVED0_MASK                     0x8000
#define RX_X4_FEC_CONTROL_FEC_0_RESERVED0_ALIGN                    0
#define RX_X4_FEC_CONTROL_FEC_0_RESERVED0_BITS                     1
#define RX_X4_FEC_CONTROL_FEC_0_RESERVED0_SHIFT                    15

/* RX_X4_Fec_Control :: fec_0 :: good_parity_cnt [14:12] */
#define RX_X4_FEC_CONTROL_FEC_0_GOOD_PARITY_CNT_MASK               0x7000
#define RX_X4_FEC_CONTROL_FEC_0_GOOD_PARITY_CNT_ALIGN              0
#define RX_X4_FEC_CONTROL_FEC_0_GOOD_PARITY_CNT_BITS               3
#define RX_X4_FEC_CONTROL_FEC_0_GOOD_PARITY_CNT_SHIFT              12

/* RX_X4_Fec_Control :: fec_0 :: invalid_parity_cnt [11:08] */
#define RX_X4_FEC_CONTROL_FEC_0_INVALID_PARITY_CNT_MASK            0x0f00
#define RX_X4_FEC_CONTROL_FEC_0_INVALID_PARITY_CNT_ALIGN           0
#define RX_X4_FEC_CONTROL_FEC_0_INVALID_PARITY_CNT_BITS            4
#define RX_X4_FEC_CONTROL_FEC_0_INVALID_PARITY_CNT_SHIFT           8

/* RX_X4_Fec_Control :: fec_0 :: dec_max_pm [07:02] */
#define RX_X4_FEC_CONTROL_FEC_0_DEC_MAX_PM_MASK                    0x00fc
#define RX_X4_FEC_CONTROL_FEC_0_DEC_MAX_PM_ALIGN                   0
#define RX_X4_FEC_CONTROL_FEC_0_DEC_MAX_PM_BITS                    6
#define RX_X4_FEC_CONTROL_FEC_0_DEC_MAX_PM_SHIFT                   2

/* RX_X4_Fec_Control :: fec_0 :: burst_err_status_mode [01:01] */
#define RX_X4_FEC_CONTROL_FEC_0_BURST_ERR_STATUS_MODE_MASK         0x0002
#define RX_X4_FEC_CONTROL_FEC_0_BURST_ERR_STATUS_MODE_ALIGN        0
#define RX_X4_FEC_CONTROL_FEC_0_BURST_ERR_STATUS_MODE_BITS         1
#define RX_X4_FEC_CONTROL_FEC_0_BURST_ERR_STATUS_MODE_SHIFT        1

/* RX_X4_Fec_Control :: fec_0 :: dbg_err_mode [00:00] */
#define RX_X4_FEC_CONTROL_FEC_0_DBG_ERR_MODE_MASK                  0x0001
#define RX_X4_FEC_CONTROL_FEC_0_DBG_ERR_MODE_ALIGN                 0
#define RX_X4_FEC_CONTROL_FEC_0_DBG_ERR_MODE_BITS                  1
#define RX_X4_FEC_CONTROL_FEC_0_DBG_ERR_MODE_SHIFT                 0


/****************************************************************************
 * RX_X4_Fec_Control :: fec_1
 */
/* RX_X4_Fec_Control :: fec_1 :: dec_pm_mode [15:11] */
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_MASK                   0xf800
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_ALIGN                  0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BITS                   5
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_SHIFT                  11
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_11_BITS    0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_16_BITS    1
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_17_BITS    2
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_18_BITS    3
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_19_BITS    4
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_20_BITS    5
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_21_BITS    6
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_22_BITS    7
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_23_BITS    8
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_24_BITS    9
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_25_BITS    10
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_26_BITS    11
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_27_BITS    12
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_28_BITS    13
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_29_BITS    14
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_30_BITS    15
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_31_BITS    16
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_32_BITS    17
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_33_BITS    18
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_34_BITS    19
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_35_BITS    20
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_36_BITS    21
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_37_BITS    22
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_38_BITS    23
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_39_BITS    24
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_40_BITS    25
#define RX_X4_FEC_CONTROL_FEC_1_DEC_PM_MODE_BURST_ERROR_41_BITS    26

/* RX_X4_Fec_Control :: fec_1 :: dec_19b_burst_gap_count [10:08] */
#define RX_X4_FEC_CONTROL_FEC_1_DEC_19B_BURST_GAP_COUNT_MASK       0x0700
#define RX_X4_FEC_CONTROL_FEC_1_DEC_19B_BURST_GAP_COUNT_ALIGN      0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_19B_BURST_GAP_COUNT_BITS       3
#define RX_X4_FEC_CONTROL_FEC_1_DEC_19B_BURST_GAP_COUNT_SHIFT      8

/* RX_X4_Fec_Control :: fec_1 :: dec_18b_burst_gap_count [07:05] */
#define RX_X4_FEC_CONTROL_FEC_1_DEC_18B_BURST_GAP_COUNT_MASK       0x00e0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_18B_BURST_GAP_COUNT_ALIGN      0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_18B_BURST_GAP_COUNT_BITS       3
#define RX_X4_FEC_CONTROL_FEC_1_DEC_18B_BURST_GAP_COUNT_SHIFT      5

/* RX_X4_Fec_Control :: fec_1 :: dec_17b_burst_gap_count [04:02] */
#define RX_X4_FEC_CONTROL_FEC_1_DEC_17B_BURST_GAP_COUNT_MASK       0x001c
#define RX_X4_FEC_CONTROL_FEC_1_DEC_17B_BURST_GAP_COUNT_ALIGN      0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_17B_BURST_GAP_COUNT_BITS       3
#define RX_X4_FEC_CONTROL_FEC_1_DEC_17B_BURST_GAP_COUNT_SHIFT      2

/* RX_X4_Fec_Control :: fec_1 :: dec_gap_count_mode [01:01] */
#define RX_X4_FEC_CONTROL_FEC_1_DEC_GAP_COUNT_MODE_MASK            0x0002
#define RX_X4_FEC_CONTROL_FEC_1_DEC_GAP_COUNT_MODE_ALIGN           0
#define RX_X4_FEC_CONTROL_FEC_1_DEC_GAP_COUNT_MODE_BITS            1
#define RX_X4_FEC_CONTROL_FEC_1_DEC_GAP_COUNT_MODE_SHIFT           1

/* RX_X4_Fec_Control :: fec_1 :: reserved0 [00:00] */
#define RX_X4_FEC_CONTROL_FEC_1_RESERVED0_MASK                     0x0001
#define RX_X4_FEC_CONTROL_FEC_1_RESERVED0_ALIGN                    0
#define RX_X4_FEC_CONTROL_FEC_1_RESERVED0_BITS                     1
#define RX_X4_FEC_CONTROL_FEC_1_RESERVED0_SHIFT                    0


/****************************************************************************
 * RX_X4_Fec_Control :: fec_2
 */
/* RX_X4_Fec_Control :: fec_2 :: reserved0 [15:15] */
#define RX_X4_FEC_CONTROL_FEC_2_RESERVED0_MASK                     0x8000
#define RX_X4_FEC_CONTROL_FEC_2_RESERVED0_ALIGN                    0
#define RX_X4_FEC_CONTROL_FEC_2_RESERVED0_BITS                     1
#define RX_X4_FEC_CONTROL_FEC_2_RESERVED0_SHIFT                    15

/* RX_X4_Fec_Control :: fec_2 :: fec_err_enable_per_stream [14:10] */
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERR_ENABLE_PER_STREAM_MASK     0x7c00
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERR_ENABLE_PER_STREAM_ALIGN    0
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERR_ENABLE_PER_STREAM_BITS     5
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERR_ENABLE_PER_STREAM_SHIFT    10

/* RX_X4_Fec_Control :: fec_2 :: dbg_enable_per_stream [09:05] */
#define RX_X4_FEC_CONTROL_FEC_2_DBG_ENABLE_PER_STREAM_MASK         0x03e0
#define RX_X4_FEC_CONTROL_FEC_2_DBG_ENABLE_PER_STREAM_ALIGN        0
#define RX_X4_FEC_CONTROL_FEC_2_DBG_ENABLE_PER_STREAM_BITS         5
#define RX_X4_FEC_CONTROL_FEC_2_DBG_ENABLE_PER_STREAM_SHIFT        5

/* RX_X4_Fec_Control :: fec_2 :: fec_error_code_all_per_stream [04:00] */
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERROR_CODE_ALL_PER_STREAM_MASK 0x001f
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERROR_CODE_ALL_PER_STREAM_ALIGN 0
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERROR_CODE_ALL_PER_STREAM_BITS 5
#define RX_X4_FEC_CONTROL_FEC_2_FEC_ERROR_CODE_ALL_PER_STREAM_SHIFT 0


/****************************************************************************
 * RX_X4_Fec_Control :: fec_3
 */
/* RX_X4_Fec_Control :: fec_3 :: reserved0 [15:10] */
#define RX_X4_FEC_CONTROL_FEC_3_RESERVED0_MASK                     0xfc00
#define RX_X4_FEC_CONTROL_FEC_3_RESERVED0_ALIGN                    0
#define RX_X4_FEC_CONTROL_FEC_3_RESERVED0_BITS                     6
#define RX_X4_FEC_CONTROL_FEC_3_RESERVED0_SHIFT                    10

/* RX_X4_Fec_Control :: fec_3 :: error_en_ovr_val_per_stream [09:05] */
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_VAL_PER_STREAM_MASK   0x03e0
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_VAL_PER_STREAM_ALIGN  0
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_VAL_PER_STREAM_BITS   5
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_VAL_PER_STREAM_SHIFT  5

/* RX_X4_Fec_Control :: fec_3 :: error_en_ovr_per_stream [04:00] */
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_PER_STREAM_MASK       0x001f
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_PER_STREAM_ALIGN      0
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_PER_STREAM_BITS       5
#define RX_X4_FEC_CONTROL_FEC_3_ERROR_EN_OVR_PER_STREAM_SHIFT      0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status0
 */
/****************************************************************************
 * RX_X4_Status0 :: blksync_status
 */
/* RX_X4_Status0 :: blksync_status :: reserved0 [15:06] */
#define RX_X4_STATUS0_BLKSYNC_STATUS_RESERVED0_MASK                0xffc0
#define RX_X4_STATUS0_BLKSYNC_STATUS_RESERVED0_ALIGN               0
#define RX_X4_STATUS0_BLKSYNC_STATUS_RESERVED0_BITS                10
#define RX_X4_STATUS0_BLKSYNC_STATUS_RESERVED0_SHIFT               6

/* RX_X4_Status0 :: blksync_status :: bs_pmd_lock [05:05] */
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_PMD_LOCK_MASK              0x0020
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_PMD_LOCK_ALIGN             0
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_PMD_LOCK_BITS              1
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_PMD_LOCK_SHIFT             5

/* RX_X4_Status0 :: blksync_status :: bs_status [04:00] */
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_STATUS_MASK                0x001f
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_STATUS_ALIGN               0
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_STATUS_BITS                5
#define RX_X4_STATUS0_BLKSYNC_STATUS_BS_STATUS_SHIFT               0


/****************************************************************************
 * RX_X4_Status0 :: blksync_dbg0
 */
/* RX_X4_Status0 :: blksync_dbg0 :: lane1_debug_info [15:08] */
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE1_DEBUG_INFO_MASK           0xff00
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE1_DEBUG_INFO_ALIGN          0
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE1_DEBUG_INFO_BITS           8
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE1_DEBUG_INFO_SHIFT          8

/* RX_X4_Status0 :: blksync_dbg0 :: lane0_debug_info [07:00] */
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE0_DEBUG_INFO_MASK           0x00ff
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE0_DEBUG_INFO_ALIGN          0
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE0_DEBUG_INFO_BITS           8
#define RX_X4_STATUS0_BLKSYNC_DBG0_LANE0_DEBUG_INFO_SHIFT          0


/****************************************************************************
 * RX_X4_Status0 :: blksync_dbg1
 */
/* RX_X4_Status0 :: blksync_dbg1 :: lane3_debug_info [15:08] */
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE3_DEBUG_INFO_MASK           0xff00
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE3_DEBUG_INFO_ALIGN          0
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE3_DEBUG_INFO_BITS           8
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE3_DEBUG_INFO_SHIFT          8

/* RX_X4_Status0 :: blksync_dbg1 :: lane2_debug_info [07:00] */
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE2_DEBUG_INFO_MASK           0x00ff
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE2_DEBUG_INFO_ALIGN          0
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE2_DEBUG_INFO_BITS           8
#define RX_X4_STATUS0_BLKSYNC_DBG1_LANE2_DEBUG_INFO_SHIFT          0


/****************************************************************************
 * RX_X4_Status0 :: blksync_dbg2
 */
/* RX_X4_Status0 :: blksync_dbg2 :: reserved0 [15:08] */
#define RX_X4_STATUS0_BLKSYNC_DBG2_RESERVED0_MASK                  0xff00
#define RX_X4_STATUS0_BLKSYNC_DBG2_RESERVED0_ALIGN                 0
#define RX_X4_STATUS0_BLKSYNC_DBG2_RESERVED0_BITS                  8
#define RX_X4_STATUS0_BLKSYNC_DBG2_RESERVED0_SHIFT                 8

/* RX_X4_Status0 :: blksync_dbg2 :: lane4_debug_info [07:00] */
#define RX_X4_STATUS0_BLKSYNC_DBG2_LANE4_DEBUG_INFO_MASK           0x00ff
#define RX_X4_STATUS0_BLKSYNC_DBG2_LANE4_DEBUG_INFO_ALIGN          0
#define RX_X4_STATUS0_BLKSYNC_DBG2_LANE4_DEBUG_INFO_BITS           8
#define RX_X4_STATUS0_BLKSYNC_DBG2_LANE4_DEBUG_INFO_SHIFT          0


/****************************************************************************
 * RX_X4_Status0 :: block_lock_latched_status
 */
/* RX_X4_Status0 :: block_lock_latched_status :: reserved0 [15:10] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_RESERVED0_MASK     0xfc00
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_RESERVED0_ALIGN    0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_RESERVED0_BITS     6
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_RESERVED0_SHIFT    10

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LH_4 [09:09] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_4_MASK 0x0200
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_4_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_4_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_4_SHIFT 9

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LL_4 [08:08] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_4_MASK 0x0100
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_4_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_4_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_4_SHIFT 8

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LH_3 [07:07] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_3_MASK 0x0080
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_3_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_3_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_3_SHIFT 7

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LL_3 [06:06] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_3_MASK 0x0040
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_3_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_3_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_3_SHIFT 6

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LH_2 [05:05] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_2_MASK 0x0020
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_2_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_2_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_2_SHIFT 5

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LL_2 [04:04] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_2_MASK 0x0010
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_2_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_2_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_2_SHIFT 4

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LH_1 [03:03] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_1_MASK 0x0008
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_1_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_1_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_1_SHIFT 3

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LL_1 [02:02] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_1_MASK 0x0004
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_1_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_1_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_1_SHIFT 2

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LH_0 [01:01] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_0_MASK 0x0002
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_0_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_0_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LH_0_SHIFT 1

/* RX_X4_Status0 :: block_lock_latched_status :: BLOCK_LOCK_LL_0 [00:00] */
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_0_MASK 0x0001
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_0_ALIGN 0
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_0_BITS 1
#define RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS_BLOCK_LOCK_LL_0_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: am_lock_latched_status
 */
/* RX_X4_Status0 :: am_lock_latched_status :: reserved0 [15:10] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_RESERVED0_MASK        0xfc00
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_RESERVED0_ALIGN       0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_RESERVED0_BITS        6
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_RESERVED0_SHIFT       10

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LH_4 [09:09] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_4_MASK     0x0200
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_4_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_4_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_4_SHIFT    9

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LL_4 [08:08] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_4_MASK     0x0100
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_4_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_4_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_4_SHIFT    8

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LH_3 [07:07] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_3_MASK     0x0080
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_3_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_3_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_3_SHIFT    7

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LL_3 [06:06] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_3_MASK     0x0040
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_3_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_3_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_3_SHIFT    6

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LH_2 [05:05] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_2_MASK     0x0020
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_2_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_2_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_2_SHIFT    5

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LL_2 [04:04] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_2_MASK     0x0010
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_2_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_2_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_2_SHIFT    4

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LH_1 [03:03] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_1_MASK     0x0008
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_1_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_1_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_1_SHIFT    3

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LL_1 [02:02] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_1_MASK     0x0004
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_1_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_1_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_1_SHIFT    2

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LH_0 [01:01] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_0_MASK     0x0002
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_0_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_0_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LH_0_SHIFT    1

/* RX_X4_Status0 :: am_lock_latched_status :: AM_LOCK_LL_0 [00:00] */
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_0_MASK     0x0001
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_0_ALIGN    0
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_0_BITS     1
#define RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS_AM_LOCK_LL_0_SHIFT    0


/****************************************************************************
 * RX_X4_Status0 :: pcs_live_status_0
 */
/* RX_X4_Status0 :: pcs_live_status_0 :: reserved0 [15:10] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_RESERVED0_MASK             0xfc00
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_RESERVED0_ALIGN            0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_RESERVED0_BITS             6
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_RESERVED0_SHIFT            10

/* RX_X4_Status0 :: pcs_live_status_0 :: BLOCK_LOCK_4 [09:09] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_4_MASK          0x0200
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_4_ALIGN         0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_4_BITS          1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_4_SHIFT         9

/* RX_X4_Status0 :: pcs_live_status_0 :: BLOCK_LOCK_3 [08:08] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_3_MASK          0x0100
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_3_ALIGN         0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_3_BITS          1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_3_SHIFT         8

/* RX_X4_Status0 :: pcs_live_status_0 :: BLOCK_LOCK_2 [07:07] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_2_MASK          0x0080
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_2_ALIGN         0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_2_BITS          1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_2_SHIFT         7

/* RX_X4_Status0 :: pcs_live_status_0 :: BLOCK_LOCK_1 [06:06] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_1_MASK          0x0040
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_1_ALIGN         0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_1_BITS          1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_1_SHIFT         6

/* RX_X4_Status0 :: pcs_live_status_0 :: BLOCK_LOCK_0 [05:05] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_0_MASK          0x0020
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_0_ALIGN         0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_0_BITS          1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_BLOCK_LOCK_0_SHIFT         5

/* RX_X4_Status0 :: pcs_live_status_0 :: AM_LOCK_4 [04:04] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_4_MASK             0x0010
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_4_ALIGN            0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_4_BITS             1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_4_SHIFT            4

/* RX_X4_Status0 :: pcs_live_status_0 :: AM_LOCK_3 [03:03] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_3_MASK             0x0008
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_3_ALIGN            0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_3_BITS             1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_3_SHIFT            3

/* RX_X4_Status0 :: pcs_live_status_0 :: AM_LOCK_2 [02:02] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_2_MASK             0x0004
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_2_ALIGN            0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_2_BITS             1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_2_SHIFT            2

/* RX_X4_Status0 :: pcs_live_status_0 :: AM_LOCK_1 [01:01] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_1_MASK             0x0002
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_1_ALIGN            0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_1_BITS             1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_1_SHIFT            1

/* RX_X4_Status0 :: pcs_live_status_0 :: AM_LOCK_0 [00:00] */
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_0_MASK             0x0001
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_0_ALIGN            0
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_0_BITS             1
#define RX_X4_STATUS0_PCS_LIVE_STATUS_0_AM_LOCK_0_SHIFT            0


/****************************************************************************
 * RX_X4_Status0 :: bipcount_0
 */
/* RX_X4_Status0 :: bipcount_0 :: BIP_ERROR_COUNT_1 [15:08] */
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_1_MASK            0xff00
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_1_ALIGN           0
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_1_BITS            8
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_1_SHIFT           8

/* RX_X4_Status0 :: bipcount_0 :: BIP_ERROR_COUNT_0 [07:00] */
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_0_MASK            0x00ff
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_0_ALIGN           0
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_0_BITS            8
#define RX_X4_STATUS0_BIPCOUNT_0_BIP_ERROR_COUNT_0_SHIFT           0


/****************************************************************************
 * RX_X4_Status0 :: bipcount_1
 */
/* RX_X4_Status0 :: bipcount_1 :: BIP_ERROR_COUNT_3 [15:08] */
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_3_MASK            0xff00
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_3_ALIGN           0
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_3_BITS            8
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_3_SHIFT           8

/* RX_X4_Status0 :: bipcount_1 :: BIP_ERROR_COUNT_2 [07:00] */
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_2_MASK            0x00ff
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_2_ALIGN           0
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_2_BITS            8
#define RX_X4_STATUS0_BIPCOUNT_1_BIP_ERROR_COUNT_2_SHIFT           0


/****************************************************************************
 * RX_X4_Status0 :: bipcount_2
 */
/* RX_X4_Status0 :: bipcount_2 :: reserved0 [15:08] */
#define RX_X4_STATUS0_BIPCOUNT_2_RESERVED0_MASK                    0xff00
#define RX_X4_STATUS0_BIPCOUNT_2_RESERVED0_ALIGN                   0
#define RX_X4_STATUS0_BIPCOUNT_2_RESERVED0_BITS                    8
#define RX_X4_STATUS0_BIPCOUNT_2_RESERVED0_SHIFT                   8

/* RX_X4_Status0 :: bipcount_2 :: BIP_ERROR_COUNT_4 [07:00] */
#define RX_X4_STATUS0_BIPCOUNT_2_BIP_ERROR_COUNT_4_MASK            0x00ff
#define RX_X4_STATUS0_BIPCOUNT_2_BIP_ERROR_COUNT_4_ALIGN           0
#define RX_X4_STATUS0_BIPCOUNT_2_BIP_ERROR_COUNT_4_BITS            8
#define RX_X4_STATUS0_BIPCOUNT_2_BIP_ERROR_COUNT_4_SHIFT           0


/****************************************************************************
 * RX_X4_Status0 :: psll_to_vl_mapping_0
 */
/* RX_X4_Status0 :: psll_to_vl_mapping_0 :: reserved0 [15:15] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_RESERVED0_MASK          0x8000
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_RESERVED0_BITS          1
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_RESERVED0_SHIFT         15

/* RX_X4_Status0 :: psll_to_vl_mapping_0 :: psll2_to_vl_mapping [14:10] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL2_TO_VL_MAPPING_MASK 0x7c00
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL2_TO_VL_MAPPING_ALIGN 0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL2_TO_VL_MAPPING_BITS 5
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL2_TO_VL_MAPPING_SHIFT 10

/* RX_X4_Status0 :: psll_to_vl_mapping_0 :: psll1_to_vl_mapping [09:05] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL1_TO_VL_MAPPING_MASK 0x03e0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL1_TO_VL_MAPPING_ALIGN 0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL1_TO_VL_MAPPING_BITS 5
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL1_TO_VL_MAPPING_SHIFT 5

/* RX_X4_Status0 :: psll_to_vl_mapping_0 :: psll0_to_vl_mapping [04:00] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL0_TO_VL_MAPPING_MASK 0x001f
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL0_TO_VL_MAPPING_ALIGN 0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL0_TO_VL_MAPPING_BITS 5
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0_PSLL0_TO_VL_MAPPING_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: psll_to_vl_mapping_1
 */
/* RX_X4_Status0 :: psll_to_vl_mapping_1 :: reserved0 [15:10] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_RESERVED0_MASK          0xfc00
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_RESERVED0_BITS          6
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_RESERVED0_SHIFT         10

/* RX_X4_Status0 :: psll_to_vl_mapping_1 :: psll4_to_vl_mapping [09:05] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL4_TO_VL_MAPPING_MASK 0x03e0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL4_TO_VL_MAPPING_ALIGN 0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL4_TO_VL_MAPPING_BITS 5
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL4_TO_VL_MAPPING_SHIFT 5

/* RX_X4_Status0 :: psll_to_vl_mapping_1 :: psll3_to_vl_mapping [04:00] */
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL3_TO_VL_MAPPING_MASK 0x001f
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL3_TO_VL_MAPPING_ALIGN 0
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL3_TO_VL_MAPPING_BITS 5
#define RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1_PSLL3_TO_VL_MAPPING_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: PrtpErrorCounter
 */
/* RX_X4_Status0 :: PrtpErrorCounter :: prtp_err_count [15:00] */
#define RX_X4_STATUS0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_MASK         0xffff
#define RX_X4_STATUS0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_ALIGN        0
#define RX_X4_STATUS0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_BITS         16
#define RX_X4_STATUS0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_SHIFT        0


/****************************************************************************
 * RX_X4_Status0 :: PrtpStatus
 */
/* RX_X4_Status0 :: PrtpStatus :: reserved0 [15:01] */
#define RX_X4_STATUS0_PRTPSTATUS_RESERVED0_MASK                    0xfffe
#define RX_X4_STATUS0_PRTPSTATUS_RESERVED0_ALIGN                   0
#define RX_X4_STATUS0_PRTPSTATUS_RESERVED0_BITS                    15
#define RX_X4_STATUS0_PRTPSTATUS_RESERVED0_SHIFT                   1

/* RX_X4_Status0 :: PrtpStatus :: prtp_lock [00:00] */
#define RX_X4_STATUS0_PRTPSTATUS_PRTP_LOCK_MASK                    0x0001
#define RX_X4_STATUS0_PRTPSTATUS_PRTP_LOCK_ALIGN                   0
#define RX_X4_STATUS0_PRTPSTATUS_PRTP_LOCK_BITS                    1
#define RX_X4_STATUS0_PRTPSTATUS_PRTP_LOCK_SHIFT                   0


/****************************************************************************
 * RX_X4_Status0 :: Cl91_fc_status
 */
/* RX_X4_Status0 :: Cl91_fc_status :: reserved0 [15:13] */
#define RX_X4_STATUS0_CL91_FC_STATUS_RESERVED0_MASK                0xe000
#define RX_X4_STATUS0_CL91_FC_STATUS_RESERVED0_ALIGN               0
#define RX_X4_STATUS0_CL91_FC_STATUS_RESERVED0_BITS                3
#define RX_X4_STATUS0_CL91_FC_STATUS_RESERVED0_SHIFT               13

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_cw_bad_cnt [12:11] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_BAD_CNT_MASK       0x1800
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_BAD_CNT_ALIGN      0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_BAD_CNT_BITS       2
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_BAD_CNT_SHIFT      11

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_cw_good_cnt [10:09] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_GOOD_CNT_MASK      0x0600
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_GOOD_CNT_ALIGN     0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_GOOD_CNT_BITS      2
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_GOOD_CNT_SHIFT     9

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_cw_sync_LH [08:08] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LH_MASK       0x0100
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LH_ALIGN      0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LH_BITS       1
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LH_SHIFT      8

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_cw_sync_LL [07:07] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LL_MASK       0x0080
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LL_ALIGN      0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LL_BITS       1
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LL_SHIFT      7

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_cw_sync_live [06:06] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LIVE_MASK     0x0040
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LIVE_ALIGN    0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LIVE_BITS     1
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_CW_SYNC_LIVE_SHIFT    6

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_sync_latched_state [05:02] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LATCHED_STATE_MASK 0x003c
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LATCHED_STATE_ALIGN 0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LATCHED_STATE_BITS 4
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LATCHED_STATE_SHIFT 2

/* RX_X4_Status0 :: Cl91_fc_status :: cl91_fc_sync_live_state [01:00] */
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LIVE_STATE_MASK  0x0003
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LIVE_STATE_ALIGN 0
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LIVE_STATE_BITS  2
#define RX_X4_STATUS0_CL91_FC_STATUS_CL91_FC_SYNC_LIVE_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: ieee_25g_parllel_det_sts
 */
/* RX_X4_Status0 :: ieee_25g_parllel_det_sts :: reserved0 [15:05] */
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESERVED0_MASK      0xffe0
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESERVED0_ALIGN     0
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESERVED0_BITS      11
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESERVED0_SHIFT     5

/* RX_X4_Status0 :: ieee_25g_parllel_det_sts :: resolved_25_mode [04:03] */
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESOLVED_25_MODE_MASK 0x0018
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESOLVED_25_MODE_ALIGN 0
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESOLVED_25_MODE_BITS 2
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_RESOLVED_25_MODE_SHIFT 3

/* RX_X4_Status0 :: ieee_25g_parllel_det_sts :: msa_ieee_det_state [02:00] */
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_MSA_IEEE_DET_STATE_MASK 0x0007
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_MSA_IEEE_DET_STATE_ALIGN 0
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_MSA_IEEE_DET_STATE_BITS 3
#define RX_X4_STATUS0_IEEE_25G_PARLLEL_DET_STS_MSA_IEEE_DET_STATE_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status1
 */
/****************************************************************************
 * RX_X4_Status1 :: pcs_latched_status_1
 */
/* RX_X4_Status1 :: pcs_latched_status_1 :: reserved0 [15:10] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_MASK          0xfc00
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_BITS          6
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_SHIFT         10

/* RX_X4_Status1 :: pcs_latched_status_1 :: LOCAL_FAULT_LH [09:09] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_MASK     0x0200
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_SHIFT    9

/* RX_X4_Status1 :: pcs_latched_status_1 :: REMOTE_FAULT_LH [08:08] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_MASK    0x0100
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_ALIGN   0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_BITS    1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_SHIFT   8

/* RX_X4_Status1 :: pcs_latched_status_1 :: LINK_INTERRUPT_LH [07:07] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_MASK  0x0080
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_BITS  1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_SHIFT 7

/* RX_X4_Status1 :: pcs_latched_status_1 :: LPI_RECEIVED_LH [06:06] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_MASK    0x0040
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_ALIGN   0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_BITS    1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_SHIFT   6

/* RX_X4_Status1 :: pcs_latched_status_1 :: HI_BER_LH [05:05] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LH_MASK          0x0020
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LH_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LH_BITS          1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LH_SHIFT         5

/* RX_X4_Status1 :: pcs_latched_status_1 :: HI_BER_LL [04:04] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LL_MASK          0x0010
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LL_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LL_BITS          1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_HI_BER_LL_SHIFT         4

/* RX_X4_Status1 :: pcs_latched_status_1 :: LINK_STATUS_LH [03:03] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LH_MASK     0x0008
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LH_SHIFT    3

/* RX_X4_Status1 :: pcs_latched_status_1 :: LINK_STATUS_LL [02:02] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LL_MASK     0x0004
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LL_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LL_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_STATUS_LL_SHIFT    2

/* RX_X4_Status1 :: pcs_latched_status_1 :: DESKEW_STATUS_LH [01:01] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LH_MASK   0x0002
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LH_ALIGN  0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LH_BITS   1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LH_SHIFT  1

/* RX_X4_Status1 :: pcs_latched_status_1 :: DESKEW_STATUS_LL [00:00] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LL_MASK   0x0001
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LL_ALIGN  0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LL_BITS   1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_DESKEW_STATUS_LL_SHIFT  0


/****************************************************************************
 * RX_X4_Status1 :: pcs_live_status_1
 */
/* RX_X4_Status1 :: pcs_live_status_1 :: reserved0 [15:07] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_RESERVED0_MASK             0xff80
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_RESERVED0_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_RESERVED0_BITS             9
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_RESERVED0_SHIFT            7

/* RX_X4_Status1 :: pcs_live_status_1 :: LOCAL_FAULT [06:06] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LOCAL_FAULT_MASK           0x0040
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LOCAL_FAULT_ALIGN          0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LOCAL_FAULT_BITS           1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LOCAL_FAULT_SHIFT          6

/* RX_X4_Status1 :: pcs_live_status_1 :: REMOTE_FAULT [05:05] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_REMOTE_FAULT_MASK          0x0020
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_REMOTE_FAULT_ALIGN         0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_REMOTE_FAULT_BITS          1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_REMOTE_FAULT_SHIFT         5

/* RX_X4_Status1 :: pcs_live_status_1 :: LINK_INTERRUPT [04:04] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_INTERRUPT_MASK        0x0010
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_INTERRUPT_ALIGN       0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_INTERRUPT_BITS        1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_INTERRUPT_SHIFT       4

/* RX_X4_Status1 :: pcs_live_status_1 :: LPI_RECEIVED [03:03] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LPI_RECEIVED_MASK          0x0008
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LPI_RECEIVED_ALIGN         0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LPI_RECEIVED_BITS          1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LPI_RECEIVED_SHIFT         3

/* RX_X4_Status1 :: pcs_live_status_1 :: HI_BER [02:02] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_HI_BER_MASK                0x0004
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_HI_BER_ALIGN               0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_HI_BER_BITS                1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_HI_BER_SHIFT               2

/* RX_X4_Status1 :: pcs_live_status_1 :: LINK_STATUS [01:01] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_STATUS_MASK           0x0002
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_STATUS_ALIGN          0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_STATUS_BITS           1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_LINK_STATUS_SHIFT          1

/* RX_X4_Status1 :: pcs_live_status_1 :: DESKEW_STATUS [00:00] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_DESKEW_STATUS_MASK         0x0001
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_DESKEW_STATUS_ALIGN        0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_DESKEW_STATUS_BITS         1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_1_DESKEW_STATUS_SHIFT        0


/****************************************************************************
 * RX_X4_Status1 :: decode_status_0
 */
/* RX_X4_Status1 :: decode_status_0 :: reserved0 [15:05] */
#define RX_X4_STATUS1_DECODE_STATUS_0_RESERVED0_MASK               0xffe0
#define RX_X4_STATUS1_DECODE_STATUS_0_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_DECODE_STATUS_0_RESERVED0_BITS               11
#define RX_X4_STATUS1_DECODE_STATUS_0_RESERVED0_SHIFT              5

/* RX_X4_Status1 :: decode_status_0 :: bermon_current_state [04:00] */
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_MASK    0x001f
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_ALIGN   0
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_BITS    5
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_SHIFT   0
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_HI_BER  4
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_GOOD_BER 3
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_BER_TEST_SH 2
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_START_TIMER 1
#define RX_X4_STATUS1_DECODE_STATUS_0_BERMON_CURRENT_STATE_BER_MT_INIT 0


/****************************************************************************
 * RX_X4_Status1 :: decode_status_1
 */
/* RX_X4_Status1 :: decode_status_1 :: reserved0 [15:13] */
#define RX_X4_STATUS1_DECODE_STATUS_1_RESERVED0_MASK               0xe000
#define RX_X4_STATUS1_DECODE_STATUS_1_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_DECODE_STATUS_1_RESERVED0_BITS               3
#define RX_X4_STATUS1_DECODE_STATUS_1_RESERVED0_SHIFT              13

/* RX_X4_Status1 :: decode_status_1 :: cl49_rxsm_history_state [12:05] */
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_MASK 0x1fe0
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_ALIGN 0
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_BITS 8
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_SHIFT 5
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_HIG_END 128
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_HIG_START 64
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_LI 32
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_E 16
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_T 8
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_D 4
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_C 2
#define RX_X4_STATUS1_DECODE_STATUS_1_CL49_RXSM_HISTORY_STATE_RX_INIT 1

/* RX_X4_Status1 :: decode_status_1 :: bermon_history_state [04:00] */
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_MASK    0x001f
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_ALIGN   0
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_BITS    5
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_SHIFT   0
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_HI_BER  4
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_GOOD_BER 3
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_BER_TEST_SH 2
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_START_TIMER 1
#define RX_X4_STATUS1_DECODE_STATUS_1_BERMON_HISTORY_STATE_BER_MT_INIT 0


/****************************************************************************
 * RX_X4_Status1 :: decode_status_2
 */
/* RX_X4_Status1 :: decode_status_2 :: reserved0 [15:12] */
#define RX_X4_STATUS1_DECODE_STATUS_2_RESERVED0_MASK               0xf000
#define RX_X4_STATUS1_DECODE_STATUS_2_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_DECODE_STATUS_2_RESERVED0_BITS               4
#define RX_X4_STATUS1_DECODE_STATUS_2_RESERVED0_SHIFT              12

/* RX_X4_Status1 :: decode_status_2 :: cl49_r_type_coded [11:08] */
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_R_TYPE_CODED_MASK       0x0f00
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_R_TYPE_CODED_ALIGN      0
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_R_TYPE_CODED_BITS       4
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_R_TYPE_CODED_SHIFT      8

/* RX_X4_Status1 :: decode_status_2 :: cl49_rxsm_current_state [07:00] */
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_MASK 0x00ff
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_ALIGN 0
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_BITS 8
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_SHIFT 0
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_HIG_END 128
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_HIG_START 64
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_LI 32
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_E 16
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_T 8
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_D 4
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_C 2
#define RX_X4_STATUS1_DECODE_STATUS_2_CL49_RXSM_CURRENT_STATE_RX_INIT 1


/****************************************************************************
 * RX_X4_Status1 :: decode_status_3
 */
/* RX_X4_Status1 :: decode_status_3 :: reserved0 [15:14] */
#define RX_X4_STATUS1_DECODE_STATUS_3_RESERVED0_MASK               0xc000
#define RX_X4_STATUS1_DECODE_STATUS_3_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_DECODE_STATUS_3_RESERVED0_BITS               2
#define RX_X4_STATUS1_DECODE_STATUS_3_RESERVED0_SHIFT              14

/* RX_X4_Status1 :: decode_status_3 :: cl49_ber_count [13:08] */
#define RX_X4_STATUS1_DECODE_STATUS_3_CL49_BER_COUNT_MASK          0x3f00
#define RX_X4_STATUS1_DECODE_STATUS_3_CL49_BER_COUNT_ALIGN         0
#define RX_X4_STATUS1_DECODE_STATUS_3_CL49_BER_COUNT_BITS          6
#define RX_X4_STATUS1_DECODE_STATUS_3_CL49_BER_COUNT_SHIFT         8

/* RX_X4_Status1 :: decode_status_3 :: ieee_errored_blocks [07:00] */
#define RX_X4_STATUS1_DECODE_STATUS_3_IEEE_ERRORED_BLOCKS_MASK     0x00ff
#define RX_X4_STATUS1_DECODE_STATUS_3_IEEE_ERRORED_BLOCKS_ALIGN    0
#define RX_X4_STATUS1_DECODE_STATUS_3_IEEE_ERRORED_BLOCKS_BITS     8
#define RX_X4_STATUS1_DECODE_STATUS_3_IEEE_ERRORED_BLOCKS_SHIFT    0


/****************************************************************************
 * RX_X4_Status1 :: cl36rx_syncacq_status_0
 */
/* RX_X4_Status1 :: cl36rx_syncacq_status_0 :: reserved0 [15:04] */
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_RESERVED0_MASK       0xfff0
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_RESERVED0_ALIGN      0
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_RESERVED0_BITS       12
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_RESERVED0_SHIFT      4

/* RX_X4_Status1 :: cl36rx_syncacq_status_0 :: cl36rx_syncacq_state_coded_per_ln [03:00] */
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_CL36RX_SYNCACQ_STATE_CODED_PER_LN_MASK 0x000f
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_CL36RX_SYNCACQ_STATE_CODED_PER_LN_ALIGN 0
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_CL36RX_SYNCACQ_STATE_CODED_PER_LN_BITS 4
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0_CL36RX_SYNCACQ_STATE_CODED_PER_LN_SHIFT 0


/****************************************************************************
 * RX_X4_Status1 :: cl36rx_syncacq_status_1
 */
/* RX_X4_Status1 :: cl36rx_syncacq_status_1 :: reserved0 [15:13] */
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_RESERVED0_MASK       0xe000
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_RESERVED0_ALIGN      0
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_RESERVED0_BITS       3
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_RESERVED0_SHIFT      13

/* RX_X4_Status1 :: cl36rx_syncacq_status_1 :: cl36rx_syncacq_his_state_per_ln [12:00] */
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_CL36RX_SYNCACQ_HIS_STATE_PER_LN_MASK 0x1fff
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_CL36RX_SYNCACQ_HIS_STATE_PER_LN_ALIGN 0
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_CL36RX_SYNCACQ_HIS_STATE_PER_LN_BITS 13
#define RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1_CL36RX_SYNCACQ_HIS_STATE_PER_LN_SHIFT 0


/****************************************************************************
 * RX_X4_Status1 :: cl36rx_bercount
 */
/* RX_X4_Status1 :: cl36rx_bercount :: reserved0 [15:08] */
#define RX_X4_STATUS1_CL36RX_BERCOUNT_RESERVED0_MASK               0xff00
#define RX_X4_STATUS1_CL36RX_BERCOUNT_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_CL36RX_BERCOUNT_RESERVED0_BITS               8
#define RX_X4_STATUS1_CL36RX_BERCOUNT_RESERVED0_SHIFT              8

/* RX_X4_Status1 :: cl36rx_bercount :: cl36rx_BER_count_per_ln [07:00] */
#define RX_X4_STATUS1_CL36RX_BERCOUNT_CL36RX_BER_COUNT_PER_LN_MASK 0x00ff
#define RX_X4_STATUS1_CL36RX_BERCOUNT_CL36RX_BER_COUNT_PER_LN_ALIGN 0
#define RX_X4_STATUS1_CL36RX_BERCOUNT_CL36RX_BER_COUNT_PER_LN_BITS 8
#define RX_X4_STATUS1_CL36RX_BERCOUNT_CL36RX_BER_COUNT_PER_LN_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status2
 */
/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_latched_status_psll_0
 */
/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_0 :: reserved0 [15:11] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_RESERVED0_MASK 0xf800
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_RESERVED0_BITS 5
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_RESERVED0_SHIFT 11

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_0 :: amrkr_spacing_err_latch_mux_psll_0 [10:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0_MASK 0x0400
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0_BITS 1
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_0 :: am_lock_his_state_psll_0 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0_AM_LOCK_HIS_STATE_PSLL_0_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_latched_status_psll_1
 */
/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_1 :: reserved0 [15:11] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_RESERVED0_MASK 0xf800
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_RESERVED0_BITS 5
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_RESERVED0_SHIFT 11

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_1 :: amrkr_spacing_err_latch_mux_psll_1 [10:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1_MASK 0x0400
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1_BITS 1
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_1 :: am_lock_his_state_psll_1 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1_AM_LOCK_HIS_STATE_PSLL_1_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_latched_status_psll_2
 */
/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_2 :: reserved0 [15:11] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_RESERVED0_MASK 0xf800
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_RESERVED0_BITS 5
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_RESERVED0_SHIFT 11

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_2 :: amrkr_spacing_err_latch_mux_psll_2 [10:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2_MASK 0x0400
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2_BITS 1
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_2 :: am_lock_his_state_psll_2 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2_AM_LOCK_HIS_STATE_PSLL_2_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_latched_status_psll_3
 */
/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_3 :: reserved0 [15:11] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_RESERVED0_MASK 0xf800
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_RESERVED0_BITS 5
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_RESERVED0_SHIFT 11

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_3 :: amrkr_spacing_err_latch_mux_psll_3 [10:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3_MASK 0x0400
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3_BITS 1
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_3 :: am_lock_his_state_psll_3 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3_AM_LOCK_HIS_STATE_PSLL_3_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_latched_status_psll_4
 */
/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_4 :: reserved0 [15:11] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_RESERVED0_MASK 0xf800
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_RESERVED0_BITS 5
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_RESERVED0_SHIFT 11

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_4 :: amrkr_spacing_err_latch_mux_psll_4 [10:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4_MASK 0x0400
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4_BITS 1
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_latched_status_psll_4 :: am_lock_his_state_psll_4 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4_AM_LOCK_HIS_STATE_PSLL_4_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_live_status_psll_0
 */
/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_0 :: reserved0 [15:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_RESERVED0_MASK 0xfc00
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_RESERVED0_BITS 6
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_RESERVED0_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_0 :: am_lock_state_psll_0 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0_AM_LOCK_STATE_PSLL_0_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_live_status_psll_1
 */
/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_1 :: reserved0 [15:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_RESERVED0_MASK 0xfc00
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_RESERVED0_BITS 6
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_RESERVED0_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_1 :: am_lock_state_psll_1 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1_AM_LOCK_STATE_PSLL_1_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_live_status_psll_2
 */
/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_2 :: reserved0 [15:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_RESERVED0_MASK 0xfc00
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_RESERVED0_BITS 6
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_RESERVED0_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_2 :: am_lock_state_psll_2 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2_AM_LOCK_STATE_PSLL_2_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_live_status_psll_3
 */
/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_3 :: reserved0 [15:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_RESERVED0_MASK 0xfc00
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_RESERVED0_BITS 6
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_RESERVED0_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_3 :: am_lock_state_psll_3 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3_AM_LOCK_STATE_PSLL_3_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl82_rx_am_live_status_psll_4
 */
/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_4 :: reserved0 [15:10] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_RESERVED0_MASK 0xfc00
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_RESERVED0_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_RESERVED0_BITS 6
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_RESERVED0_SHIFT 10

/* RX_X4_Status2 :: cl82_rx_am_live_status_psll_4 :: am_lock_state_psll_4 [09:00] */
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_MASK 0x03ff
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_ALIGN 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_BITS 10
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_SHIFT 0
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_INVALID_AM 512
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_GOOD_AM 256
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_COMP_AM 128
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_TIMER_2 64
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_AM_2_GOOD 32
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_COMP_2ND 16
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_TIMER_1 8
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_FIND_1ST 4
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_AM_RESET_CNT 2
#define RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4_AM_LOCK_STATE_PSLL_4_AM_LOCK_INIT 1


/****************************************************************************
 * RX_X4_Status2 :: cl91_sync_status
 */
/* RX_X4_Status2 :: cl91_sync_status :: reserved0 [15:06] */
#define RX_X4_STATUS2_CL91_SYNC_STATUS_RESERVED0_MASK              0xffc0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_RESERVED0_ALIGN             0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_RESERVED0_BITS              10
#define RX_X4_STATUS2_CL91_SYNC_STATUS_RESERVED0_SHIFT             6

/* RX_X4_Status2 :: cl91_sync_status :: cl91_fec_lane_map_valid [05:05] */
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_VALID_MASK 0x0020
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_VALID_ALIGN 0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_VALID_BITS 1
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_VALID_SHIFT 5

/* RX_X4_Status2 :: cl91_sync_status :: cl91_fec_lane_map [04:03] */
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_MASK      0x0018
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_ALIGN     0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_BITS      2
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_FEC_LANE_MAP_SHIFT     3

/* RX_X4_Status2 :: cl91_sync_status :: cl91_amps_lock_LH [02:02] */
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LH_MASK      0x0004
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LH_ALIGN     0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LH_BITS      1
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LH_SHIFT     2

/* RX_X4_Status2 :: cl91_sync_status :: cl91_amps_lock_LL [01:01] */
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LL_MASK      0x0002
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LL_ALIGN     0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LL_BITS      1
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LL_SHIFT     1

/* RX_X4_Status2 :: cl91_sync_status :: cl91_amps_lock_live [00:00] */
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LIVE_MASK    0x0001
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LIVE_ALIGN   0
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LIVE_BITS    1
#define RX_X4_STATUS2_CL91_SYNC_STATUS_CL91_AMPS_LOCK_LIVE_SHIFT   0


/****************************************************************************
 * RX_X4_Status2 :: fec_sync_fsm_state
 */
/* RX_X4_Status2 :: fec_sync_fsm_state :: reserved0 [15:06] */
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_RESERVED0_MASK            0xffc0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_RESERVED0_ALIGN           0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_RESERVED0_BITS            10
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_RESERVED0_SHIFT           6

/* RX_X4_Status2 :: fec_sync_fsm_state :: cl91_fec_sync_fsm_latched_state [05:02] */
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_MASK 0x003c
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_ALIGN 0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_BITS 4
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_SHIFT 2
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_FIND_1ST 0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_COUNT_NEXT 1
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_COMP_2ND 2
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LATCHED_STATE_TWO_GOOD 3

/* RX_X4_Status2 :: fec_sync_fsm_state :: cl91_fec_sync_fsm_live_state [01:00] */
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_MASK 0x0003
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_ALIGN 0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_BITS 2
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_SHIFT 0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_FIND_1ST 0
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_COUNT_NEXT 1
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_COMP_2ND 2
#define RX_X4_STATUS2_FEC_SYNC_FSM_STATE_CL91_FEC_SYNC_FSM_LIVE_STATE_TWO_GOOD 3


/****************************************************************************
 * RX_X4_Status2 :: cl91_fc_slip_cnt
 */
/* RX_X4_Status2 :: cl91_fc_slip_cnt :: cl91_fc_slip_cnt [15:00] */
#define RX_X4_STATUS2_CL91_FC_SLIP_CNT_CL91_FC_SLIP_CNT_MASK       0xffff
#define RX_X4_STATUS2_CL91_FC_SLIP_CNT_CL91_FC_SLIP_CNT_ALIGN      0
#define RX_X4_STATUS2_CL91_FC_SLIP_CNT_CL91_FC_SLIP_CNT_BITS       16
#define RX_X4_STATUS2_CL91_FC_SLIP_CNT_CL91_FC_SLIP_CNT_SHIFT      0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status3
 */
/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_errL_0
 */
/* RX_X4_Status3 :: fec_dbg_errL_0 :: dbg_errL_stream0 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRL_0_DBG_ERRL_STREAM0_MASK         0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRL_0_DBG_ERRL_STREAM0_ALIGN        0
#define RX_X4_STATUS3_FEC_DBG_ERRL_0_DBG_ERRL_STREAM0_BITS         16
#define RX_X4_STATUS3_FEC_DBG_ERRL_0_DBG_ERRL_STREAM0_SHIFT        0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_errL_1
 */
/* RX_X4_Status3 :: fec_dbg_errL_1 :: dbg_errL_stream1 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRL_1_DBG_ERRL_STREAM1_MASK         0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRL_1_DBG_ERRL_STREAM1_ALIGN        0
#define RX_X4_STATUS3_FEC_DBG_ERRL_1_DBG_ERRL_STREAM1_BITS         16
#define RX_X4_STATUS3_FEC_DBG_ERRL_1_DBG_ERRL_STREAM1_SHIFT        0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_errL_2
 */
/* RX_X4_Status3 :: fec_dbg_errL_2 :: dbg_errL_stream2 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRL_2_DBG_ERRL_STREAM2_MASK         0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRL_2_DBG_ERRL_STREAM2_ALIGN        0
#define RX_X4_STATUS3_FEC_DBG_ERRL_2_DBG_ERRL_STREAM2_BITS         16
#define RX_X4_STATUS3_FEC_DBG_ERRL_2_DBG_ERRL_STREAM2_SHIFT        0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_errL_3
 */
/* RX_X4_Status3 :: fec_dbg_errL_3 :: dbg_errL_stream3 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRL_3_DBG_ERRL_STREAM3_MASK         0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRL_3_DBG_ERRL_STREAM3_ALIGN        0
#define RX_X4_STATUS3_FEC_DBG_ERRL_3_DBG_ERRL_STREAM3_BITS         16
#define RX_X4_STATUS3_FEC_DBG_ERRL_3_DBG_ERRL_STREAM3_SHIFT        0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_errL_4
 */
/* RX_X4_Status3 :: fec_dbg_errL_4 :: dbg_errL_stream4 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRL_4_DBG_ERRL_STREAM4_MASK         0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRL_4_DBG_ERRL_STREAM4_ALIGN        0
#define RX_X4_STATUS3_FEC_DBG_ERRL_4_DBG_ERRL_STREAM4_BITS         16
#define RX_X4_STATUS3_FEC_DBG_ERRL_4_DBG_ERRL_STREAM4_SHIFT        0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_erraH_0
 */
/* RX_X4_Status3 :: fec_dbg_erraH_0 :: dbg_errH_stream0 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRAH_0_DBG_ERRH_STREAM0_MASK        0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRAH_0_DBG_ERRH_STREAM0_ALIGN       0
#define RX_X4_STATUS3_FEC_DBG_ERRAH_0_DBG_ERRH_STREAM0_BITS        16
#define RX_X4_STATUS3_FEC_DBG_ERRAH_0_DBG_ERRH_STREAM0_SHIFT       0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_erraH_1
 */
/* RX_X4_Status3 :: fec_dbg_erraH_1 :: dbg_errH_stream1 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRAH_1_DBG_ERRH_STREAM1_MASK        0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRAH_1_DBG_ERRH_STREAM1_ALIGN       0
#define RX_X4_STATUS3_FEC_DBG_ERRAH_1_DBG_ERRH_STREAM1_BITS        16
#define RX_X4_STATUS3_FEC_DBG_ERRAH_1_DBG_ERRH_STREAM1_SHIFT       0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_erraH_2
 */
/* RX_X4_Status3 :: fec_dbg_erraH_2 :: dbg_errH_stream2 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRAH_2_DBG_ERRH_STREAM2_MASK        0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRAH_2_DBG_ERRH_STREAM2_ALIGN       0
#define RX_X4_STATUS3_FEC_DBG_ERRAH_2_DBG_ERRH_STREAM2_BITS        16
#define RX_X4_STATUS3_FEC_DBG_ERRAH_2_DBG_ERRH_STREAM2_SHIFT       0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_erraH_3
 */
/* RX_X4_Status3 :: fec_dbg_erraH_3 :: dbg_errH_stream3 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRAH_3_DBG_ERRH_STREAM3_MASK        0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRAH_3_DBG_ERRH_STREAM3_ALIGN       0
#define RX_X4_STATUS3_FEC_DBG_ERRAH_3_DBG_ERRH_STREAM3_BITS        16
#define RX_X4_STATUS3_FEC_DBG_ERRAH_3_DBG_ERRH_STREAM3_SHIFT       0


/****************************************************************************
 * RX_X4_Status3 :: fec_dbg_erraH_4
 */
/* RX_X4_Status3 :: fec_dbg_erraH_4 :: dbg_errH_stream4 [15:00] */
#define RX_X4_STATUS3_FEC_DBG_ERRAH_4_DBG_ERRH_STREAM4_MASK        0xffff
#define RX_X4_STATUS3_FEC_DBG_ERRAH_4_DBG_ERRH_STREAM4_ALIGN       0
#define RX_X4_STATUS3_FEC_DBG_ERRAH_4_DBG_ERRH_STREAM4_BITS        16
#define RX_X4_STATUS3_FEC_DBG_ERRAH_4_DBG_ERRH_STREAM4_SHIFT       0


/****************************************************************************
 * RX_X4_Status3 :: fec_burst_err_statusL_0
 */
/* RX_X4_Status3 :: fec_burst_err_statusL_0 :: burst_err_statusL_stream0 [15:00] */
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BURST_ERR_STATUSL_STREAM0_MASK 0xffff
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BURST_ERR_STATUSL_STREAM0_ALIGN 0
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BURST_ERR_STATUSL_STREAM0_BITS 16
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0_BURST_ERR_STATUSL_STREAM0_SHIFT 0


/****************************************************************************
 * RX_X4_Status3 :: fec_burst_err_statusL_1
 */
/* RX_X4_Status3 :: fec_burst_err_statusL_1 :: burst_err_statusL_stream1 [15:00] */
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1_BURST_ERR_STATUSL_STREAM1_MASK 0xffff
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1_BURST_ERR_STATUSL_STREAM1_ALIGN 0
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1_BURST_ERR_STATUSL_STREAM1_BITS 16
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1_BURST_ERR_STATUSL_STREAM1_SHIFT 0


/****************************************************************************
 * RX_X4_Status3 :: fec_burst_err_statusL_2
 */
/* RX_X4_Status3 :: fec_burst_err_statusL_2 :: burst_err_statusL_stream2 [15:00] */
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2_BURST_ERR_STATUSL_STREAM2_MASK 0xffff
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2_BURST_ERR_STATUSL_STREAM2_ALIGN 0
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2_BURST_ERR_STATUSL_STREAM2_BITS 16
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2_BURST_ERR_STATUSL_STREAM2_SHIFT 0


/****************************************************************************
 * RX_X4_Status3 :: fec_burst_err_statusL_3
 */
/* RX_X4_Status3 :: fec_burst_err_statusL_3 :: burst_err_statusL_stream3 [15:00] */
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3_BURST_ERR_STATUSL_STREAM3_MASK 0xffff
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3_BURST_ERR_STATUSL_STREAM3_ALIGN 0
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3_BURST_ERR_STATUSL_STREAM3_BITS 16
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3_BURST_ERR_STATUSL_STREAM3_SHIFT 0


/****************************************************************************
 * RX_X4_Status3 :: fec_burst_err_statusL_4
 */
/* RX_X4_Status3 :: fec_burst_err_statusL_4 :: burst_err_statusL_stream4 [15:00] */
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4_BURST_ERR_STATUSL_STREAM4_MASK 0xffff
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4_BURST_ERR_STATUSL_STREAM4_ALIGN 0
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4_BURST_ERR_STATUSL_STREAM4_BITS 16
#define RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4_BURST_ERR_STATUSL_STREAM4_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status4
 */
/****************************************************************************
 * RX_X4_Status4 :: fec_burst_err_statusH_0
 */
/* RX_X4_Status4 :: fec_burst_err_statusH_0 :: burst_err_statusH_stream0 [15:00] */
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BURST_ERR_STATUSH_STREAM0_MASK 0xffff
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BURST_ERR_STATUSH_STREAM0_ALIGN 0
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BURST_ERR_STATUSH_STREAM0_BITS 16
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0_BURST_ERR_STATUSH_STREAM0_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_burst_err_statusH_1
 */
/* RX_X4_Status4 :: fec_burst_err_statusH_1 :: burst_err_statusH_stream1 [15:00] */
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1_BURST_ERR_STATUSH_STREAM1_MASK 0xffff
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1_BURST_ERR_STATUSH_STREAM1_ALIGN 0
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1_BURST_ERR_STATUSH_STREAM1_BITS 16
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1_BURST_ERR_STATUSH_STREAM1_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_burst_err_statusH_2
 */
/* RX_X4_Status4 :: fec_burst_err_statusH_2 :: burst_err_statusH_stream2 [15:00] */
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2_BURST_ERR_STATUSH_STREAM2_MASK 0xffff
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2_BURST_ERR_STATUSH_STREAM2_ALIGN 0
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2_BURST_ERR_STATUSH_STREAM2_BITS 16
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2_BURST_ERR_STATUSH_STREAM2_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_burst_err_statusH_3
 */
/* RX_X4_Status4 :: fec_burst_err_statusH_3 :: burst_err_statusH_stream3 [15:00] */
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3_BURST_ERR_STATUSH_STREAM3_MASK 0xffff
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3_BURST_ERR_STATUSH_STREAM3_ALIGN 0
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3_BURST_ERR_STATUSH_STREAM3_BITS 16
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3_BURST_ERR_STATUSH_STREAM3_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_burst_err_statusH_4
 */
/* RX_X4_Status4 :: fec_burst_err_statusH_4 :: burst_err_statusH_stream4 [15:00] */
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4_BURST_ERR_STATUSH_STREAM4_MASK 0xffff
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4_BURST_ERR_STATUSH_STREAM4_ALIGN 0
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4_BURST_ERR_STATUSH_STREAM4_BITS 16
#define RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4_BURST_ERR_STATUSH_STREAM4_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksL_0
 */
/* RX_X4_Status4 :: fec_CorrectedBlksL_0 :: corCountL_stream0 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_CORCOUNTL_STREAM0_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_CORCOUNTL_STREAM0_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_CORCOUNTL_STREAM0_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0_CORCOUNTL_STREAM0_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksL_1
 */
/* RX_X4_Status4 :: fec_CorrectedBlksL_1 :: corCountL_stream1 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1_CORCOUNTL_STREAM1_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1_CORCOUNTL_STREAM1_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1_CORCOUNTL_STREAM1_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1_CORCOUNTL_STREAM1_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksL_2
 */
/* RX_X4_Status4 :: fec_CorrectedBlksL_2 :: corCountL_stream2 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2_CORCOUNTL_STREAM2_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2_CORCOUNTL_STREAM2_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2_CORCOUNTL_STREAM2_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2_CORCOUNTL_STREAM2_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksL_3
 */
/* RX_X4_Status4 :: fec_CorrectedBlksL_3 :: corCountL_stream3 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3_CORCOUNTL_STREAM3_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3_CORCOUNTL_STREAM3_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3_CORCOUNTL_STREAM3_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3_CORCOUNTL_STREAM3_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksL_4
 */
/* RX_X4_Status4 :: fec_CorrectedBlksL_4 :: corCountL_stream4 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4_CORCOUNTL_STREAM4_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4_CORCOUNTL_STREAM4_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4_CORCOUNTL_STREAM4_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4_CORCOUNTL_STREAM4_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksH_0
 */
/* RX_X4_Status4 :: fec_CorrectedBlksH_0 :: corCountH_stream0 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_CORCOUNTH_STREAM0_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_CORCOUNTH_STREAM0_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_CORCOUNTH_STREAM0_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0_CORCOUNTH_STREAM0_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksH_1
 */
/* RX_X4_Status4 :: fec_CorrectedBlksH_1 :: corCountH_stream1 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1_CORCOUNTH_STREAM1_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1_CORCOUNTH_STREAM1_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1_CORCOUNTH_STREAM1_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1_CORCOUNTH_STREAM1_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksH_2
 */
/* RX_X4_Status4 :: fec_CorrectedBlksH_2 :: corCountH_stream2 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2_CORCOUNTH_STREAM2_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2_CORCOUNTH_STREAM2_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2_CORCOUNTH_STREAM2_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2_CORCOUNTH_STREAM2_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksH_3
 */
/* RX_X4_Status4 :: fec_CorrectedBlksH_3 :: corCountH_stream3 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3_CORCOUNTH_STREAM3_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3_CORCOUNTH_STREAM3_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3_CORCOUNTH_STREAM3_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3_CORCOUNTH_STREAM3_SHIFT 0


/****************************************************************************
 * RX_X4_Status4 :: fec_CorrectedBlksH_4
 */
/* RX_X4_Status4 :: fec_CorrectedBlksH_4 :: corCountH_stream4 [15:00] */
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4_CORCOUNTH_STREAM4_MASK  0xffff
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4_CORCOUNTH_STREAM4_ALIGN 0
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4_CORCOUNTH_STREAM4_BITS  16
#define RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4_CORCOUNTH_STREAM4_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status5
 */
/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksL_0
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksL_0 :: uncorCountL_stream0 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_UNCORCOUNTL_STREAM0_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_UNCORCOUNTL_STREAM0_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_UNCORCOUNTL_STREAM0_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0_UNCORCOUNTL_STREAM0_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksL_1
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksL_1 :: uncorCountL_stream1 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1_UNCORCOUNTL_STREAM1_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1_UNCORCOUNTL_STREAM1_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1_UNCORCOUNTL_STREAM1_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1_UNCORCOUNTL_STREAM1_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksL_2
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksL_2 :: uncorCountL_stream2 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2_UNCORCOUNTL_STREAM2_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2_UNCORCOUNTL_STREAM2_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2_UNCORCOUNTL_STREAM2_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2_UNCORCOUNTL_STREAM2_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksL_3
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksL_3 :: uncorCountL_stream3 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3_UNCORCOUNTL_STREAM3_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3_UNCORCOUNTL_STREAM3_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3_UNCORCOUNTL_STREAM3_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3_UNCORCOUNTL_STREAM3_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksL_4
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksL_4 :: uncorCountL_stream4 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4_UNCORCOUNTL_STREAM4_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4_UNCORCOUNTL_STREAM4_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4_UNCORCOUNTL_STREAM4_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4_UNCORCOUNTL_STREAM4_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksH_0
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksH_0 :: uncorCountH_stream0 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_UNCORCOUNTH_STREAM0_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_UNCORCOUNTH_STREAM0_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_UNCORCOUNTH_STREAM0_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0_UNCORCOUNTH_STREAM0_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksH_1
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksH_1 :: uncorCountH_stream1 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1_UNCORCOUNTH_STREAM1_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1_UNCORCOUNTH_STREAM1_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1_UNCORCOUNTH_STREAM1_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1_UNCORCOUNTH_STREAM1_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksH_2
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksH_2 :: uncorCountH_stream2 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2_UNCORCOUNTH_STREAM2_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2_UNCORCOUNTH_STREAM2_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2_UNCORCOUNTH_STREAM2_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2_UNCORCOUNTH_STREAM2_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksH_3
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksH_3 :: uncorCountH_stream3 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3_UNCORCOUNTH_STREAM3_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3_UNCORCOUNTH_STREAM3_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3_UNCORCOUNTH_STREAM3_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3_UNCORCOUNTH_STREAM3_SHIFT 0


/****************************************************************************
 * RX_X4_Status5 :: fec_UncorrectedBlksH_4
 */
/* RX_X4_Status5 :: fec_UncorrectedBlksH_4 :: uncorCountH_stream4 [15:00] */
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4_UNCORCOUNTH_STREAM4_MASK 0xffff
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4_UNCORCOUNTH_STREAM4_ALIGN 0
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4_UNCORCOUNTH_STREAM4_BITS 16
#define RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4_UNCORCOUNTH_STREAM4_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Test1
 */
/****************************************************************************
 * Test1 :: txpktcnt_U
 */
/* Test1 :: txpktcnt_U :: txpktcnt_U [15:00] */
#define TEST1_TXPKTCNT_U_TXPKTCNT_U_MASK                           0xffff
#define TEST1_TXPKTCNT_U_TXPKTCNT_U_ALIGN                          0
#define TEST1_TXPKTCNT_U_TXPKTCNT_U_BITS                           16
#define TEST1_TXPKTCNT_U_TXPKTCNT_U_SHIFT                          0


/****************************************************************************
 * Test1 :: txpktcnt_L
 */
/* Test1 :: txpktcnt_L :: txpktcnt_L [15:00] */
#define TEST1_TXPKTCNT_L_TXPKTCNT_L_MASK                           0xffff
#define TEST1_TXPKTCNT_L_TXPKTCNT_L_ALIGN                          0
#define TEST1_TXPKTCNT_L_TXPKTCNT_L_BITS                           16
#define TEST1_TXPKTCNT_L_TXPKTCNT_L_SHIFT                          0


/****************************************************************************
 * Test1 :: rxpktcnt_U
 */
/* Test1 :: rxpktcnt_U :: rxpktcnt_U [15:00] */
#define TEST1_RXPKTCNT_U_RXPKTCNT_U_MASK                           0xffff
#define TEST1_RXPKTCNT_U_RXPKTCNT_U_ALIGN                          0
#define TEST1_RXPKTCNT_U_RXPKTCNT_U_BITS                           16
#define TEST1_RXPKTCNT_U_RXPKTCNT_U_SHIFT                          0


/****************************************************************************
 * Test1 :: rxpktcnt_L
 */
/* Test1 :: rxpktcnt_L :: rxpktcnt_L [15:00] */
#define TEST1_RXPKTCNT_L_RXPKTCNT_L_MASK                           0xffff
#define TEST1_RXPKTCNT_L_RXPKTCNT_L_ALIGN                          0
#define TEST1_RXPKTCNT_L_RXPKTCNT_L_BITS                           16
#define TEST1_RXPKTCNT_L_RXPKTCNT_L_SHIFT                          0


/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_ABILITIES
 */
/****************************************************************************
 * AN_X4_ABILITIES :: cl73_cfg
 */
/* AN_X4_ABILITIES :: cl73_cfg :: reserved0 [15:14] */
#define AN_X4_ABILITIES_CL73_CFG_RESERVED0_MASK                    0xc000
#define AN_X4_ABILITIES_CL73_CFG_RESERVED0_ALIGN                   0
#define AN_X4_ABILITIES_CL73_CFG_RESERVED0_BITS                    2
#define AN_X4_ABILITIES_CL73_CFG_RESERVED0_SHIFT                   14

/* AN_X4_ABILITIES :: cl73_cfg :: disable_remote_fault [13:13] */
#define AN_X4_ABILITIES_CL73_CFG_DISABLE_REMOTE_FAULT_MASK         0x2000
#define AN_X4_ABILITIES_CL73_CFG_DISABLE_REMOTE_FAULT_ALIGN        0
#define AN_X4_ABILITIES_CL73_CFG_DISABLE_REMOTE_FAULT_BITS         1
#define AN_X4_ABILITIES_CL73_CFG_DISABLE_REMOTE_FAULT_SHIFT        13

/* AN_X4_ABILITIES :: cl73_cfg :: num_advertised_lanes [12:11] */
#define AN_X4_ABILITIES_CL73_CFG_NUM_ADVERTISED_LANES_MASK         0x1800
#define AN_X4_ABILITIES_CL73_CFG_NUM_ADVERTISED_LANES_ALIGN        0
#define AN_X4_ABILITIES_CL73_CFG_NUM_ADVERTISED_LANES_BITS         2
#define AN_X4_ABILITIES_CL73_CFG_NUM_ADVERTISED_LANES_SHIFT        11

/* AN_X4_ABILITIES :: cl73_cfg :: cl73_bam_enable [10:10] */
#define AN_X4_ABILITIES_CL73_CFG_CL73_BAM_ENABLE_MASK              0x0400
#define AN_X4_ABILITIES_CL73_CFG_CL73_BAM_ENABLE_ALIGN             0
#define AN_X4_ABILITIES_CL73_CFG_CL73_BAM_ENABLE_BITS              1
#define AN_X4_ABILITIES_CL73_CFG_CL73_BAM_ENABLE_SHIFT             10

/* AN_X4_ABILITIES :: cl73_cfg :: cl73_hpam_enable [09:09] */
#define AN_X4_ABILITIES_CL73_CFG_CL73_HPAM_ENABLE_MASK             0x0200
#define AN_X4_ABILITIES_CL73_CFG_CL73_HPAM_ENABLE_ALIGN            0
#define AN_X4_ABILITIES_CL73_CFG_CL73_HPAM_ENABLE_BITS             1
#define AN_X4_ABILITIES_CL73_CFG_CL73_HPAM_ENABLE_SHIFT            9

/* AN_X4_ABILITIES :: cl73_cfg :: cl73_enable [08:08] */
#define AN_X4_ABILITIES_CL73_CFG_CL73_ENABLE_MASK                  0x0100
#define AN_X4_ABILITIES_CL73_CFG_CL73_ENABLE_ALIGN                 0
#define AN_X4_ABILITIES_CL73_CFG_CL73_ENABLE_BITS                  1
#define AN_X4_ABILITIES_CL73_CFG_CL73_ENABLE_SHIFT                 8

/* AN_X4_ABILITIES :: cl73_cfg :: reserved1 [07:07] */
#define AN_X4_ABILITIES_CL73_CFG_RESERVED1_MASK                    0x0080
#define AN_X4_ABILITIES_CL73_CFG_RESERVED1_ALIGN                   0
#define AN_X4_ABILITIES_CL73_CFG_RESERVED1_BITS                    1
#define AN_X4_ABILITIES_CL73_CFG_RESERVED1_SHIFT                   7

/* AN_X4_ABILITIES :: cl73_cfg :: cl73_nonce_match_over [06:06] */
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_OVER_MASK        0x0040
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_OVER_ALIGN       0
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_OVER_BITS        1
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_OVER_SHIFT       6

/* AN_X4_ABILITIES :: cl73_cfg :: cl73_nonce_match_val [05:05] */
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_VAL_MASK         0x0020
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_VAL_ALIGN        0
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_VAL_BITS         1
#define AN_X4_ABILITIES_CL73_CFG_CL73_NONCE_MATCH_VAL_SHIFT        5

/* AN_X4_ABILITIES :: cl73_cfg :: reserved2 [04:04] */
#define AN_X4_ABILITIES_CL73_CFG_RESERVED2_MASK                    0x0010
#define AN_X4_ABILITIES_CL73_CFG_RESERVED2_ALIGN                   0
#define AN_X4_ABILITIES_CL73_CFG_RESERVED2_BITS                    1
#define AN_X4_ABILITIES_CL73_CFG_RESERVED2_SHIFT                   4

/* AN_X4_ABILITIES :: cl73_cfg :: bam_to_hpam_ad_en [03:03] */
#define AN_X4_ABILITIES_CL73_CFG_BAM_TO_HPAM_AD_EN_MASK            0x0008
#define AN_X4_ABILITIES_CL73_CFG_BAM_TO_HPAM_AD_EN_ALIGN           0
#define AN_X4_ABILITIES_CL73_CFG_BAM_TO_HPAM_AD_EN_BITS            1
#define AN_X4_ABILITIES_CL73_CFG_BAM_TO_HPAM_AD_EN_SHIFT           3

/* AN_X4_ABILITIES :: cl73_cfg :: ad_to_cl73_en [02:02] */
#define AN_X4_ABILITIES_CL73_CFG_AD_TO_CL73_EN_MASK                0x0004
#define AN_X4_ABILITIES_CL73_CFG_AD_TO_CL73_EN_ALIGN               0
#define AN_X4_ABILITIES_CL73_CFG_AD_TO_CL73_EN_BITS                1
#define AN_X4_ABILITIES_CL73_CFG_AD_TO_CL73_EN_SHIFT               2

/* AN_X4_ABILITIES :: cl73_cfg :: reserved3 [01:01] */
#define AN_X4_ABILITIES_CL73_CFG_RESERVED3_MASK                    0x0002
#define AN_X4_ABILITIES_CL73_CFG_RESERVED3_ALIGN                   0
#define AN_X4_ABILITIES_CL73_CFG_RESERVED3_BITS                    1
#define AN_X4_ABILITIES_CL73_CFG_RESERVED3_SHIFT                   1

/* AN_X4_ABILITIES :: cl73_cfg :: cl73_an_restart [00:00] */
#define AN_X4_ABILITIES_CL73_CFG_CL73_AN_RESTART_MASK              0x0001
#define AN_X4_ABILITIES_CL73_CFG_CL73_AN_RESTART_ALIGN             0
#define AN_X4_ABILITIES_CL73_CFG_CL73_AN_RESTART_BITS              1
#define AN_X4_ABILITIES_CL73_CFG_CL73_AN_RESTART_SHIFT             0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_up1_abilities_0
 */
/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_HG2 [15:15] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_HG2_MASK            0x8000
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_HG2_ALIGN           0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_HG2_BITS            1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_HG2_SHIFT           15

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: reserved0 [14:10] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED0_MASK          0x7c00
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED0_ALIGN         0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED0_BITS          5
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED0_SHIFT         10

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_50G_CR4 [09:09] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR4_MASK        0x0200
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR4_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR4_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR4_SHIFT       9

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_50G_KR4 [08:08] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR4_MASK        0x0100
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR4_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR4_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR4_SHIFT       8

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_50G_CR2 [07:07] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR2_MASK        0x0080
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR2_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR2_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_CR2_SHIFT       7

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_50G_KR2 [06:06] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR2_MASK        0x0040
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR2_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR2_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_50G_KR2_SHIFT       6

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: reserved1 [05:04] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED1_MASK          0x0030
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED1_ALIGN         0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED1_BITS          2
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_RESERVED1_SHIFT         4

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_40G_CR2 [03:03] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_CR2_MASK        0x0008
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_CR2_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_CR2_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_CR2_SHIFT       3

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_40G_KR2 [02:02] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_KR2_MASK        0x0004
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_KR2_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_KR2_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_40G_KR2_SHIFT       2

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_20G_CR2 [01:01] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_CR2_MASK        0x0002
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_CR2_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_CR2_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_CR2_SHIFT       1

/* AN_X4_ABILITIES :: ld_up1_abilities_0 :: BAM_20G_KR2 [00:00] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_KR2_MASK        0x0001
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_KR2_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_KR2_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_0_BAM_20G_KR2_SHIFT       0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_up1_abilities_1
 */
/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: cl74_req [15:14] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL74_REQ_MASK           0xc000
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL74_REQ_ALIGN          0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL74_REQ_BITS           2
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL74_REQ_SHIFT          14

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: cl91_req [13:12] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL91_REQ_MASK           0x3000
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL91_REQ_ALIGN          0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL91_REQ_BITS           2
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_CL91_REQ_SHIFT          12

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: reserved0 [11:05] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED0_MASK          0x0fe0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED0_ALIGN         0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED0_BITS          7
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED0_SHIFT         5

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: BAM_25G_CR1 [04:04] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_CR1_MASK        0x0010
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_CR1_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_CR1_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_CR1_SHIFT       4

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: BAM_25G_KR1 [03:03] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_KR1_MASK        0x0008
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_KR1_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_KR1_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_25G_KR1_SHIFT       3

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: BAM_20G_CR1 [02:02] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_CR1_MASK        0x0004
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_CR1_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_CR1_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_CR1_SHIFT       2

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: BAM_20G_KR1 [01:01] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_KR1_MASK        0x0002
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_KR1_ALIGN       0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_KR1_BITS        1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_BAM_20G_KR1_SHIFT       1

/* AN_X4_ABILITIES :: ld_up1_abilities_1 :: reserved1 [00:00] */
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED1_MASK          0x0001
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED1_ALIGN         0
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED1_BITS          1
#define AN_X4_ABILITIES_LD_UP1_ABILITIES_1_RESERVED1_SHIFT         0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_base_abilities_0
 */
/* AN_X4_ABILITIES :: ld_base_abilities_0 :: reserved0 [15:10] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_RESERVED0_MASK         0xfc00
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_RESERVED0_ALIGN        0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_RESERVED0_BITS         6
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_RESERVED0_SHIFT        10

/* AN_X4_ABILITIES :: ld_base_abilities_0 :: tx_nonce [09:05] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_TX_NONCE_MASK          0x03e0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_TX_NONCE_ALIGN         0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_TX_NONCE_BITS          5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_TX_NONCE_SHIFT         5

/* AN_X4_ABILITIES :: ld_base_abilities_0 :: cl73_base_selector [04:00] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_MASK 0x001f
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_BITS 5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_SHIFT 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_RESERVED 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_VALUE_802p3 1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_VALUE_802p9 2
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_VALUE_802p5 3
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_0_CL73_BASE_SELECTOR_VALUE_1394 4


/****************************************************************************
 * AN_X4_ABILITIES :: ld_base_abilities_1
 */
/* AN_X4_ABILITIES :: ld_base_abilities_1 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_RESERVED0_MASK         0xf000
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_RESERVED0_ALIGN        0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_RESERVED0_BITS         4
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_RESERVED0_SHIFT        12

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: cl73_remote_fault [11:11] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_REMOTE_FAULT_MASK 0x0800
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_REMOTE_FAULT_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_REMOTE_FAULT_BITS 1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_REMOTE_FAULT_SHIFT 11

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: next_page [10:10] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_NEXT_PAGE_MASK         0x0400
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_NEXT_PAGE_ALIGN        0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_NEXT_PAGE_BITS         1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_NEXT_PAGE_SHIFT        10

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: fec_req [09:08] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_MASK           0x0300
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_ALIGN          0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_BITS           2
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_SHIFT          8
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_FEC_not_supported 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_FEC_supported_but_not_requested 1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_invalid_setting 2
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_FEC_REQ_FEC_supported_and_requested 3

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: cl73_pause [07:06] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_MASK        0x00c0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_ALIGN       0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_BITS        2
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_SHIFT       6
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_No_PAUSE_ability 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_Asymmetric_toward_link_partner_PAUSE_ability 2
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_Symmetric_PAUSE_ability 1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_CL73_PAUSE_Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability 3

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: BASE_1G_KX1 [05:05] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_1G_KX1_MASK       0x0020
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_1G_KX1_ALIGN      0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_1G_KX1_BITS       1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_1G_KX1_SHIFT      5

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: BASE_100G_CR4 [04:04] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_CR4_MASK     0x0010
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_CR4_ALIGN    0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_CR4_BITS     1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_CR4_SHIFT    4

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: BASE_100G_KR4 [03:03] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_KR4_MASK     0x0008
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_KR4_ALIGN    0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_KR4_BITS     1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_100G_KR4_SHIFT    3

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: BASE_40G_CR4 [02:02] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_CR4_MASK      0x0004
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_CR4_ALIGN     0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_CR4_BITS      1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_CR4_SHIFT     2

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: BASE_40G_KR4 [01:01] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_KR4_MASK      0x0002
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_KR4_ALIGN     0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_KR4_BITS      1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_40G_KR4_SHIFT     1

/* AN_X4_ABILITIES :: ld_base_abilities_1 :: BASE_10G_KR1 [00:00] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_10G_KR1_MASK      0x0001
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_10G_KR1_ALIGN     0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_10G_KR1_BITS      1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_1_BASE_10G_KR1_SHIFT     0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_bam_abilities
 */
/* AN_X4_ABILITIES :: ld_bam_abilities :: reserved0 [15:09] */
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_RESERVED0_MASK            0xfe00
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_RESERVED0_ALIGN           0
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_RESERVED0_BITS            7
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_RESERVED0_SHIFT           9

/* AN_X4_ABILITIES :: ld_bam_abilities :: cl73_bam_code [08:00] */
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_CL73_BAM_CODE_MASK        0x01ff
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_CL73_BAM_CODE_ALIGN       0
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_CL73_BAM_CODE_BITS        9
#define AN_X4_ABILITIES_LD_BAM_ABILITIES_CL73_BAM_CODE_SHIFT       0


/****************************************************************************
 * AN_X4_ABILITIES :: cl73_controls
 */
/* AN_X4_ABILITIES :: cl73_controls :: an_oui_override_bam73_adv [15:15] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_ADV_MASK 0x8000
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_ADV_ALIGN 0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_ADV_BITS 1
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_ADV_SHIFT 15

/* AN_X4_ABILITIES :: cl73_controls :: an_oui_override_bam73_det [14:14] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_DET_MASK 0x4000
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_DET_ALIGN 0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_DET_BITS 1
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_BAM73_DET_SHIFT 14

/* AN_X4_ABILITIES :: cl73_controls :: an_oui_override_hpam_adv [13:13] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_ADV_MASK 0x2000
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_ADV_ALIGN 0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_ADV_BITS 1
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_ADV_SHIFT 13

/* AN_X4_ABILITIES :: cl73_controls :: an_oui_override_hpam_det [12:12] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_DET_MASK 0x1000
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_DET_ALIGN 0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_DET_BITS 1
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_OUI_OVERRIDE_HPAM_DET_SHIFT 12

/* AN_X4_ABILITIES :: cl73_controls :: reserved0 [11:10] */
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED0_MASK               0x0c00
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED0_ALIGN              0
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED0_BITS               2
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED0_SHIFT              10

/* AN_X4_ABILITIES :: cl73_controls :: an_fail_count_limit [09:06] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_FAIL_COUNT_LIMIT_MASK     0x03c0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_FAIL_COUNT_LIMIT_ALIGN    0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_FAIL_COUNT_LIMIT_BITS     4
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_FAIL_COUNT_LIMIT_SHIFT    6

/* AN_X4_ABILITIES :: cl73_controls :: linkFailTimerQual_en [05:05] */
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMERQUAL_EN_MASK    0x0020
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMERQUAL_EN_ALIGN   0
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMERQUAL_EN_BITS    1
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMERQUAL_EN_SHIFT   5

/* AN_X4_ABILITIES :: cl73_controls :: linkFailTimer_dis [04:04] */
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMER_DIS_MASK       0x0010
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMER_DIS_ALIGN      0
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMER_DIS_BITS       1
#define AN_X4_ABILITIES_CL73_CONTROLS_LINKFAILTIMER_DIS_SHIFT      4

/* AN_X4_ABILITIES :: cl73_controls :: an_good_check_trap [03:03] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_CHECK_TRAP_MASK      0x0008
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_CHECK_TRAP_ALIGN     0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_CHECK_TRAP_BITS      1
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_CHECK_TRAP_SHIFT     3

/* AN_X4_ABILITIES :: cl73_controls :: an_good_trap [02:02] */
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_TRAP_MASK            0x0004
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_TRAP_ALIGN           0
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_TRAP_BITS            1
#define AN_X4_ABILITIES_CL73_CONTROLS_AN_GOOD_TRAP_SHIFT           2

/* AN_X4_ABILITIES :: cl73_controls :: pd_KX_en [01:01] */
#define AN_X4_ABILITIES_CL73_CONTROLS_PD_KX_EN_MASK                0x0002
#define AN_X4_ABILITIES_CL73_CONTROLS_PD_KX_EN_ALIGN               0
#define AN_X4_ABILITIES_CL73_CONTROLS_PD_KX_EN_BITS                1
#define AN_X4_ABILITIES_CL73_CONTROLS_PD_KX_EN_SHIFT               1

/* AN_X4_ABILITIES :: cl73_controls :: reserved1 [00:00] */
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED1_MASK               0x0001
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED1_ALIGN              0
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED1_BITS               1
#define AN_X4_ABILITIES_CL73_CONTROLS_RESERVED1_SHIFT              0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_base_abilities_2
 */
/* AN_X4_ABILITIES :: ld_base_abilities_2 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_RESERVED0_MASK         0xf000
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_RESERVED0_ALIGN        0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_RESERVED0_BITS         4
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_RESERVED0_SHIFT        12

/* AN_X4_ABILITIES :: ld_base_abilities_2 :: BASE_50G_KR2_SEL [11:07] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_SEL_MASK  0x0f80
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_SEL_BITS  5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_SEL_SHIFT 7

/* AN_X4_ABILITIES :: ld_base_abilities_2 :: BASE_50G_KR2_EN [06:06] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_EN_MASK   0x0040
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_EN_ALIGN  0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_EN_BITS   1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_KR2_EN_SHIFT  6

/* AN_X4_ABILITIES :: ld_base_abilities_2 :: BASE_50G_CR2_SEL [05:01] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_SEL_MASK  0x003e
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_SEL_BITS  5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_SEL_SHIFT 1

/* AN_X4_ABILITIES :: ld_base_abilities_2 :: BASE_50G_CR2_EN [00:00] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_EN_MASK   0x0001
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_EN_ALIGN  0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_EN_BITS   1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_2_BASE_50G_CR2_EN_SHIFT  0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_base_abilities_3
 */
/* AN_X4_ABILITIES :: ld_base_abilities_3 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_RESERVED0_MASK         0xf000
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_RESERVED0_ALIGN        0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_RESERVED0_BITS         4
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_RESERVED0_SHIFT        12

/* AN_X4_ABILITIES :: ld_base_abilities_3 :: BASE_25G_KR1_SEL [11:07] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_SEL_MASK  0x0f80
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_SEL_BITS  5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_SEL_SHIFT 7

/* AN_X4_ABILITIES :: ld_base_abilities_3 :: BASE_25G_KR1_EN [06:06] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_EN_MASK   0x0040
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_EN_ALIGN  0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_EN_BITS   1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_KR1_EN_SHIFT  6

/* AN_X4_ABILITIES :: ld_base_abilities_3 :: BASE_25G_CR1_SEL [05:01] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_SEL_MASK  0x003e
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_SEL_BITS  5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_SEL_SHIFT 1

/* AN_X4_ABILITIES :: ld_base_abilities_3 :: BASE_25G_CR1_EN [00:00] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_EN_MASK   0x0001
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_EN_ALIGN  0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_EN_BITS   1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_3_BASE_25G_CR1_EN_SHIFT  0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_base_abilities_4
 */
/* AN_X4_ABILITIES :: ld_base_abilities_4 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_RESERVED0_MASK         0xf000
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_RESERVED0_ALIGN        0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_RESERVED0_BITS         4
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_RESERVED0_SHIFT        12

/* AN_X4_ABILITIES :: ld_base_abilities_4 :: BASE_25G_KRS1_SEL [11:07] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_SEL_MASK 0x0f80
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_SEL_BITS 5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_SEL_SHIFT 7

/* AN_X4_ABILITIES :: ld_base_abilities_4 :: BASE_25G_KRS1_EN [06:06] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_EN_MASK  0x0040
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_EN_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_EN_BITS  1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_KRS1_EN_SHIFT 6

/* AN_X4_ABILITIES :: ld_base_abilities_4 :: BASE_25G_CRS1_SEL [05:01] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_SEL_MASK 0x003e
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_SEL_BITS 5
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_SEL_SHIFT 1

/* AN_X4_ABILITIES :: ld_base_abilities_4 :: BASE_25G_CRS1_EN [00:00] */
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_EN_MASK  0x0001
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_EN_ALIGN 0
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_EN_BITS  1
#define AN_X4_ABILITIES_LD_BASE_ABILITIES_4_BASE_25G_CRS1_EN_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: ld_fec_basepage_abilities
 */
/* AN_X4_ABILITIES :: ld_fec_basepage_abilities :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RESERVED0_MASK   0xf000
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RESERVED0_ALIGN  0
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RESERVED0_BITS   4
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RESERVED0_SHIFT  12

/* AN_X4_ABILITIES :: ld_fec_basepage_abilities :: BASE_R_FEC_REQ_SEL [11:07] */
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_SEL_MASK 0x0f80
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_SEL_BITS 5
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_SEL_SHIFT 7

/* AN_X4_ABILITIES :: ld_fec_basepage_abilities :: BASE_R_FEC_REQ_EN [06:06] */
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_EN_MASK 0x0040
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_EN_ALIGN 0
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_EN_BITS 1
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_BASE_R_FEC_REQ_EN_SHIFT 6

/* AN_X4_ABILITIES :: ld_fec_basepage_abilities :: RS_FEC_REQ_SEL [05:01] */
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_SEL_MASK 0x003e
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_SEL_ALIGN 0
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_SEL_BITS 5
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_SEL_SHIFT 1

/* AN_X4_ABILITIES :: ld_fec_basepage_abilities :: RS_FEC_REQ_EN [00:00] */
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_EN_MASK 0x0001
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_EN_ALIGN 0
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_EN_BITS 1
#define AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES_RS_FEC_REQ_EN_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: sw_an_base_page_0
 */
/* AN_X4_ABILITIES :: sw_an_base_page_0 :: sw_an_bp_0 [15:00] */
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_0_SW_AN_BP_0_MASK          0xffff
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_0_SW_AN_BP_0_ALIGN         0
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_0_SW_AN_BP_0_BITS          16
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_0_SW_AN_BP_0_SHIFT         0


/****************************************************************************
 * AN_X4_ABILITIES :: sw_an_base_page_1
 */
/* AN_X4_ABILITIES :: sw_an_base_page_1 :: sw_an_bp_1 [15:00] */
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_1_SW_AN_BP_1_MASK          0xffff
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_1_SW_AN_BP_1_ALIGN         0
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_1_SW_AN_BP_1_BITS          16
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_1_SW_AN_BP_1_SHIFT         0


/****************************************************************************
 * AN_X4_ABILITIES :: sw_an_base_page_2
 */
/* AN_X4_ABILITIES :: sw_an_base_page_2 :: sw_an_bp_2 [15:00] */
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_2_SW_AN_BP_2_MASK          0xffff
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_2_SW_AN_BP_2_ALIGN         0
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_2_SW_AN_BP_2_BITS          16
#define AN_X4_ABILITIES_SW_AN_BASE_PAGE_2_SW_AN_BP_2_SHIFT         0


/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_STATUS
 */
/****************************************************************************
 * AN_X4_STATUS :: r_cl73_status
 */
/* AN_X4_STATUS :: r_cl73_status :: reserved0 [15:12] */
#define AN_X4_STATUS_R_CL73_STATUS_RESERVED0_MASK                  0xf000
#define AN_X4_STATUS_R_CL73_STATUS_RESERVED0_ALIGN                 0
#define AN_X4_STATUS_R_CL73_STATUS_RESERVED0_BITS                  4
#define AN_X4_STATUS_R_CL73_STATUS_RESERVED0_SHIFT                 12

/* AN_X4_STATUS :: r_cl73_status :: cl73_fifo_full [11:11] */
#define AN_X4_STATUS_R_CL73_STATUS_CL73_FIFO_FULL_MASK             0x0800
#define AN_X4_STATUS_R_CL73_STATUS_CL73_FIFO_FULL_ALIGN            0
#define AN_X4_STATUS_R_CL73_STATUS_CL73_FIFO_FULL_BITS             1
#define AN_X4_STATUS_R_CL73_STATUS_CL73_FIFO_FULL_SHIFT            11

/* AN_X4_STATUS :: r_cl73_status :: dme_locked [10:10] */
#define AN_X4_STATUS_R_CL73_STATUS_DME_LOCKED_MASK                 0x0400
#define AN_X4_STATUS_R_CL73_STATUS_DME_LOCKED_ALIGN                0
#define AN_X4_STATUS_R_CL73_STATUS_DME_LOCKED_BITS                 1
#define AN_X4_STATUS_R_CL73_STATUS_DME_LOCKED_SHIFT                10

/* AN_X4_STATUS :: r_cl73_status :: pulse_too_short [09:09] */
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_SHORT_MASK            0x0200
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_SHORT_ALIGN           0
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_SHORT_BITS            1
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_SHORT_SHIFT           9

/* AN_X4_STATUS :: r_cl73_status :: pulse_too_moderate [08:08] */
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_MODERATE_MASK         0x0100
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_MODERATE_ALIGN        0
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_MODERATE_BITS         1
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_MODERATE_SHIFT        8

/* AN_X4_STATUS :: r_cl73_status :: pulse_too_long [07:07] */
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_LONG_MASK             0x0080
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_LONG_ALIGN            0
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_LONG_BITS             1
#define AN_X4_STATUS_R_CL73_STATUS_PULSE_TOO_LONG_SHIFT            7

/* AN_X4_STATUS :: r_cl73_status :: page_too_short [06:06] */
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_SHORT_MASK             0x0040
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_SHORT_ALIGN            0
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_SHORT_BITS             1
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_SHORT_SHIFT            6

/* AN_X4_STATUS :: r_cl73_status :: page_too_long [05:05] */
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_LONG_MASK              0x0020
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_LONG_ALIGN             0
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_LONG_BITS              1
#define AN_X4_STATUS_R_CL73_STATUS_PAGE_TOO_LONG_SHIFT             5

/* AN_X4_STATUS :: r_cl73_status :: clk_trans_miss [04:04] */
#define AN_X4_STATUS_R_CL73_STATUS_CLK_TRANS_MISS_MASK             0x0010
#define AN_X4_STATUS_R_CL73_STATUS_CLK_TRANS_MISS_ALIGN            0
#define AN_X4_STATUS_R_CL73_STATUS_CLK_TRANS_MISS_BITS             1
#define AN_X4_STATUS_R_CL73_STATUS_CLK_TRANS_MISS_SHIFT            4

/* AN_X4_STATUS :: r_cl73_status :: dme_mv_pair [03:03] */
#define AN_X4_STATUS_R_CL73_STATUS_DME_MV_PAIR_MASK                0x0008
#define AN_X4_STATUS_R_CL73_STATUS_DME_MV_PAIR_ALIGN               0
#define AN_X4_STATUS_R_CL73_STATUS_DME_MV_PAIR_BITS                1
#define AN_X4_STATUS_R_CL73_STATUS_DME_MV_PAIR_SHIFT               3

/* AN_X4_STATUS :: r_cl73_status :: dme_page [02:02] */
#define AN_X4_STATUS_R_CL73_STATUS_DME_PAGE_MASK                   0x0004
#define AN_X4_STATUS_R_CL73_STATUS_DME_PAGE_ALIGN                  0
#define AN_X4_STATUS_R_CL73_STATUS_DME_PAGE_BITS                   1
#define AN_X4_STATUS_R_CL73_STATUS_DME_PAGE_SHIFT                  2

/* AN_X4_STATUS :: r_cl73_status :: dme_state [01:00] */
#define AN_X4_STATUS_R_CL73_STATUS_DME_STATE_MASK                  0x0003
#define AN_X4_STATUS_R_CL73_STATUS_DME_STATE_ALIGN                 0
#define AN_X4_STATUS_R_CL73_STATUS_DME_STATE_BITS                  2
#define AN_X4_STATUS_R_CL73_STATUS_DME_STATE_SHIFT                 0


/****************************************************************************
 * AN_X4_STATUS :: pxng_status
 */
/* AN_X4_STATUS :: pxng_status :: reserved0 [15:09] */
#define AN_X4_STATUS_PXNG_STATUS_RESERVED0_MASK                    0xfe00
#define AN_X4_STATUS_PXNG_STATUS_RESERVED0_ALIGN                   0
#define AN_X4_STATUS_PXNG_STATUS_RESERVED0_BITS                    7
#define AN_X4_STATUS_PXNG_STATUS_RESERVED0_SHIFT                   9

/* AN_X4_STATUS :: pxng_status :: an_good_check [08:08] */
#define AN_X4_STATUS_PXNG_STATUS_AN_GOOD_CHECK_MASK                0x0100
#define AN_X4_STATUS_PXNG_STATUS_AN_GOOD_CHECK_ALIGN               0
#define AN_X4_STATUS_PXNG_STATUS_AN_GOOD_CHECK_BITS                1
#define AN_X4_STATUS_PXNG_STATUS_AN_GOOD_CHECK_SHIFT               8

/* AN_X4_STATUS :: pxng_status :: next_page_wait [07:07] */
#define AN_X4_STATUS_PXNG_STATUS_NEXT_PAGE_WAIT_MASK               0x0080
#define AN_X4_STATUS_PXNG_STATUS_NEXT_PAGE_WAIT_ALIGN              0
#define AN_X4_STATUS_PXNG_STATUS_NEXT_PAGE_WAIT_BITS               1
#define AN_X4_STATUS_PXNG_STATUS_NEXT_PAGE_WAIT_SHIFT              7

/* AN_X4_STATUS :: pxng_status :: transmit_disable [06:06] */
#define AN_X4_STATUS_PXNG_STATUS_TRANSMIT_DISABLE_MASK             0x0040
#define AN_X4_STATUS_PXNG_STATUS_TRANSMIT_DISABLE_ALIGN            0
#define AN_X4_STATUS_PXNG_STATUS_TRANSMIT_DISABLE_BITS             1
#define AN_X4_STATUS_PXNG_STATUS_TRANSMIT_DISABLE_SHIFT            6

/* AN_X4_STATUS :: pxng_status :: error_state [05:05] */
#define AN_X4_STATUS_PXNG_STATUS_ERROR_STATE_MASK                  0x0020
#define AN_X4_STATUS_PXNG_STATUS_ERROR_STATE_ALIGN                 0
#define AN_X4_STATUS_PXNG_STATUS_ERROR_STATE_BITS                  1
#define AN_X4_STATUS_PXNG_STATUS_ERROR_STATE_SHIFT                 5

/* AN_X4_STATUS :: pxng_status :: an_enable [04:04] */
#define AN_X4_STATUS_PXNG_STATUS_AN_ENABLE_MASK                    0x0010
#define AN_X4_STATUS_PXNG_STATUS_AN_ENABLE_ALIGN                   0
#define AN_X4_STATUS_PXNG_STATUS_AN_ENABLE_BITS                    1
#define AN_X4_STATUS_PXNG_STATUS_AN_ENABLE_SHIFT                   4

/* AN_X4_STATUS :: pxng_status :: ability_detect [03:03] */
#define AN_X4_STATUS_PXNG_STATUS_ABILITY_DETECT_MASK               0x0008
#define AN_X4_STATUS_PXNG_STATUS_ABILITY_DETECT_ALIGN              0
#define AN_X4_STATUS_PXNG_STATUS_ABILITY_DETECT_BITS               1
#define AN_X4_STATUS_PXNG_STATUS_ABILITY_DETECT_SHIFT              3

/* AN_X4_STATUS :: pxng_status :: ack_detect [02:02] */
#define AN_X4_STATUS_PXNG_STATUS_ACK_DETECT_MASK                   0x0004
#define AN_X4_STATUS_PXNG_STATUS_ACK_DETECT_ALIGN                  0
#define AN_X4_STATUS_PXNG_STATUS_ACK_DETECT_BITS                   1
#define AN_X4_STATUS_PXNG_STATUS_ACK_DETECT_SHIFT                  2

/* AN_X4_STATUS :: pxng_status :: complete_ack [01:01] */
#define AN_X4_STATUS_PXNG_STATUS_COMPLETE_ACK_MASK                 0x0002
#define AN_X4_STATUS_PXNG_STATUS_COMPLETE_ACK_ALIGN                0
#define AN_X4_STATUS_PXNG_STATUS_COMPLETE_ACK_BITS                 1
#define AN_X4_STATUS_PXNG_STATUS_COMPLETE_ACK_SHIFT                1

/* AN_X4_STATUS :: pxng_status :: consistency_mismatch [00:00] */
#define AN_X4_STATUS_PXNG_STATUS_CONSISTENCY_MISMATCH_MASK         0x0001
#define AN_X4_STATUS_PXNG_STATUS_CONSISTENCY_MISMATCH_ALIGN        0
#define AN_X4_STATUS_PXNG_STATUS_CONSISTENCY_MISMATCH_BITS         1
#define AN_X4_STATUS_PXNG_STATUS_CONSISTENCY_MISMATCH_SHIFT        0


/****************************************************************************
 * AN_X4_STATUS :: pseq_status
 */
/* AN_X4_STATUS :: pseq_status :: reserved0 [15:11] */
#define AN_X4_STATUS_PSEQ_STATUS_RESERVED0_MASK                    0xf800
#define AN_X4_STATUS_PSEQ_STATUS_RESERVED0_ALIGN                   0
#define AN_X4_STATUS_PSEQ_STATUS_RESERVED0_BITS                    5
#define AN_X4_STATUS_PSEQ_STATUS_RESERVED0_SHIFT                   11

/* AN_X4_STATUS :: pseq_status :: cl73_an_complete [10:10] */
#define AN_X4_STATUS_PSEQ_STATUS_CL73_AN_COMPLETE_MASK             0x0400
#define AN_X4_STATUS_PSEQ_STATUS_CL73_AN_COMPLETE_ALIGN            0
#define AN_X4_STATUS_PSEQ_STATUS_CL73_AN_COMPLETE_BITS             1
#define AN_X4_STATUS_PSEQ_STATUS_CL73_AN_COMPLETE_SHIFT            10

/* AN_X4_STATUS :: pseq_status :: rx_np_toggle_err [09:09] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_TOGGLE_ERR_MASK             0x0200
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_TOGGLE_ERR_ALIGN            0
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_TOGGLE_ERR_BITS             1
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_TOGGLE_ERR_SHIFT            9

/* AN_X4_STATUS :: pseq_status :: rx_invalid_seq [08:08] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_INVALID_SEQ_MASK               0x0100
#define AN_X4_STATUS_PSEQ_STATUS_RX_INVALID_SEQ_ALIGN              0
#define AN_X4_STATUS_PSEQ_STATUS_RX_INVALID_SEQ_BITS               1
#define AN_X4_STATUS_PSEQ_STATUS_RX_INVALID_SEQ_SHIFT              8

/* AN_X4_STATUS :: pseq_status :: rx_up_oui_match [07:07] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MATCH_MASK              0x0080
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MATCH_ALIGN             0
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MATCH_BITS              1
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MATCH_SHIFT             7

/* AN_X4_STATUS :: pseq_status :: rx_up_oui_mismatch [06:06] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MISMATCH_MASK           0x0040
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MISMATCH_ALIGN          0
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MISMATCH_BITS           1
#define AN_X4_STATUS_PSEQ_STATUS_RX_UP_OUI_MISMATCH_SHIFT          6

/* AN_X4_STATUS :: pseq_status :: rx_mp_mismatch [05:05] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_MISMATCH_MASK               0x0020
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_MISMATCH_ALIGN              0
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_MISMATCH_BITS               1
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_MISMATCH_SHIFT              5

/* AN_X4_STATUS :: pseq_status :: rx_mp_oui [04:04] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_OUI_MASK                    0x0010
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_OUI_ALIGN                   0
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_OUI_BITS                    1
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_OUI_SHIFT                   4

/* AN_X4_STATUS :: pseq_status :: rx_mp_null [03:03] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_NULL_MASK                   0x0008
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_NULL_ALIGN                  0
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_NULL_BITS                   1
#define AN_X4_STATUS_PSEQ_STATUS_RX_MP_NULL_SHIFT                  3

/* AN_X4_STATUS :: pseq_status :: rx_np [02:02] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_MASK                        0x0004
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_ALIGN                       0
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_BITS                        1
#define AN_X4_STATUS_PSEQ_STATUS_RX_NP_SHIFT                       2

/* AN_X4_STATUS :: pseq_status :: rx_bp [01:01] */
#define AN_X4_STATUS_PSEQ_STATUS_RX_BP_MASK                        0x0002
#define AN_X4_STATUS_PSEQ_STATUS_RX_BP_ALIGN                       0
#define AN_X4_STATUS_PSEQ_STATUS_RX_BP_BITS                        1
#define AN_X4_STATUS_PSEQ_STATUS_RX_BP_SHIFT                       1

/* AN_X4_STATUS :: pseq_status :: hp_mode [00:00] */
#define AN_X4_STATUS_PSEQ_STATUS_HP_MODE_MASK                      0x0001
#define AN_X4_STATUS_PSEQ_STATUS_HP_MODE_ALIGN                     0
#define AN_X4_STATUS_PSEQ_STATUS_HP_MODE_BITS                      1
#define AN_X4_STATUS_PSEQ_STATUS_HP_MODE_SHIFT                     0


/****************************************************************************
 * AN_X4_STATUS :: pseq_rf
 */
/* AN_X4_STATUS :: pseq_rf :: reserved0 [15:01] */
#define AN_X4_STATUS_PSEQ_RF_RESERVED0_MASK                        0xfffe
#define AN_X4_STATUS_PSEQ_RF_RESERVED0_ALIGN                       0
#define AN_X4_STATUS_PSEQ_RF_RESERVED0_BITS                        15
#define AN_X4_STATUS_PSEQ_RF_RESERVED0_SHIFT                       1

/* AN_X4_STATUS :: pseq_rf :: remote_fault_set [00:00] */
#define AN_X4_STATUS_PSEQ_RF_REMOTE_FAULT_SET_MASK                 0x0001
#define AN_X4_STATUS_PSEQ_RF_REMOTE_FAULT_SET_ALIGN                0
#define AN_X4_STATUS_PSEQ_RF_REMOTE_FAULT_SET_BITS                 1
#define AN_X4_STATUS_PSEQ_RF_REMOTE_FAULT_SET_SHIFT                0


/****************************************************************************
 * AN_X4_STATUS :: unexp_page
 */
/* AN_X4_STATUS :: unexp_page :: rx_unexpected_page [15:00] */
#define AN_X4_STATUS_UNEXP_PAGE_RX_UNEXPECTED_PAGE_MASK            0xffff
#define AN_X4_STATUS_UNEXP_PAGE_RX_UNEXPECTED_PAGE_ALIGN           0
#define AN_X4_STATUS_UNEXP_PAGE_RX_UNEXPECTED_PAGE_BITS            16
#define AN_X4_STATUS_UNEXP_PAGE_RX_UNEXPECTED_PAGE_SHIFT           0


/****************************************************************************
 * AN_X4_STATUS :: lp_base1
 */
/* AN_X4_STATUS :: lp_base1 :: lp_base1 [15:00] */
#define AN_X4_STATUS_LP_BASE1_LP_BASE1_MASK                        0xffff
#define AN_X4_STATUS_LP_BASE1_LP_BASE1_ALIGN                       0
#define AN_X4_STATUS_LP_BASE1_LP_BASE1_BITS                        16
#define AN_X4_STATUS_LP_BASE1_LP_BASE1_SHIFT                       0


/****************************************************************************
 * AN_X4_STATUS :: lp_base2
 */
/* AN_X4_STATUS :: lp_base2 :: lp_base2 [15:00] */
#define AN_X4_STATUS_LP_BASE2_LP_BASE2_MASK                        0xffff
#define AN_X4_STATUS_LP_BASE2_LP_BASE2_ALIGN                       0
#define AN_X4_STATUS_LP_BASE2_LP_BASE2_BITS                        16
#define AN_X4_STATUS_LP_BASE2_LP_BASE2_SHIFT                       0


/****************************************************************************
 * AN_X4_STATUS :: lp_base3
 */
/* AN_X4_STATUS :: lp_base3 :: lp_base3 [15:00] */
#define AN_X4_STATUS_LP_BASE3_LP_BASE3_MASK                        0xffff
#define AN_X4_STATUS_LP_BASE3_LP_BASE3_ALIGN                       0
#define AN_X4_STATUS_LP_BASE3_LP_BASE3_BITS                        16
#define AN_X4_STATUS_LP_BASE3_LP_BASE3_SHIFT                       0


/****************************************************************************
 * AN_X4_STATUS :: lp_oui_up1
 */
/* AN_X4_STATUS :: lp_oui_up1 :: lp_oui_up1 [15:00] */
#define AN_X4_STATUS_LP_OUI_UP1_LP_OUI_UP1_MASK                    0xffff
#define AN_X4_STATUS_LP_OUI_UP1_LP_OUI_UP1_ALIGN                   0
#define AN_X4_STATUS_LP_OUI_UP1_LP_OUI_UP1_BITS                    16
#define AN_X4_STATUS_LP_OUI_UP1_LP_OUI_UP1_SHIFT                   0


/****************************************************************************
 * AN_X4_STATUS :: lp_oui_up2
 */
/* AN_X4_STATUS :: lp_oui_up2 :: lp_oui_up2 [15:00] */
#define AN_X4_STATUS_LP_OUI_UP2_LP_OUI_UP2_MASK                    0xffff
#define AN_X4_STATUS_LP_OUI_UP2_LP_OUI_UP2_ALIGN                   0
#define AN_X4_STATUS_LP_OUI_UP2_LP_OUI_UP2_BITS                    16
#define AN_X4_STATUS_LP_OUI_UP2_LP_OUI_UP2_SHIFT                   0


/****************************************************************************
 * AN_X4_STATUS :: lp_oui_up3
 */
/* AN_X4_STATUS :: lp_oui_up3 :: lp_oui_up3 [15:00] */
#define AN_X4_STATUS_LP_OUI_UP3_LP_OUI_UP3_MASK                    0xffff
#define AN_X4_STATUS_LP_OUI_UP3_LP_OUI_UP3_ALIGN                   0
#define AN_X4_STATUS_LP_OUI_UP3_LP_OUI_UP3_BITS                    16
#define AN_X4_STATUS_LP_OUI_UP3_LP_OUI_UP3_SHIFT                   0


/****************************************************************************
 * AN_X4_STATUS :: lp_oui_up4
 */
/* AN_X4_STATUS :: lp_oui_up4 :: lp_oui_up4 [15:00] */
#define AN_X4_STATUS_LP_OUI_UP4_LP_OUI_UP4_MASK                    0xffff
#define AN_X4_STATUS_LP_OUI_UP4_LP_OUI_UP4_ALIGN                   0
#define AN_X4_STATUS_LP_OUI_UP4_LP_OUI_UP4_BITS                    16
#define AN_X4_STATUS_LP_OUI_UP4_LP_OUI_UP4_SHIFT                   0


/****************************************************************************
 * AN_X4_STATUS :: lp_oui_up5
 */
/* AN_X4_STATUS :: lp_oui_up5 :: reserved0 [15:13] */
#define AN_X4_STATUS_LP_OUI_UP5_RESERVED0_MASK                     0xe000
#define AN_X4_STATUS_LP_OUI_UP5_RESERVED0_ALIGN                    0
#define AN_X4_STATUS_LP_OUI_UP5_RESERVED0_BITS                     3
#define AN_X4_STATUS_LP_OUI_UP5_RESERVED0_SHIFT                    13

/* AN_X4_STATUS :: lp_oui_up5 :: lp_oui_up5 [12:00] */
#define AN_X4_STATUS_LP_OUI_UP5_LP_OUI_UP5_MASK                    0x1fff
#define AN_X4_STATUS_LP_OUI_UP5_LP_OUI_UP5_ALIGN                   0
#define AN_X4_STATUS_LP_OUI_UP5_LP_OUI_UP5_BITS                    13
#define AN_X4_STATUS_LP_OUI_UP5_LP_OUI_UP5_SHIFT                   0


/****************************************************************************
 * AN_X4_STATUS :: res_err
 */
/* AN_X4_STATUS :: res_err :: reserved0 [15:01] */
#define AN_X4_STATUS_RES_ERR_RESERVED0_MASK                        0xfffe
#define AN_X4_STATUS_RES_ERR_RESERVED0_ALIGN                       0
#define AN_X4_STATUS_RES_ERR_RESERVED0_BITS                        15
#define AN_X4_STATUS_RES_ERR_RESERVED0_SHIFT                       1

/* AN_X4_STATUS :: res_err :: resolution_error [00:00] */
#define AN_X4_STATUS_RES_ERR_RESOLUTION_ERROR_MASK                 0x0001
#define AN_X4_STATUS_RES_ERR_RESOLUTION_ERROR_ALIGN                0
#define AN_X4_STATUS_RES_ERR_RESOLUTION_ERROR_BITS                 1
#define AN_X4_STATUS_RES_ERR_RESOLUTION_ERROR_SHIFT                0


/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_SW_MGMT
 */
/****************************************************************************
 * AN_X4_SW_MGMT :: ld_page_2
 */
/* AN_X4_SW_MGMT :: ld_page_2 :: ld_page_2 [15:00] */
#define AN_X4_SW_MGMT_LD_PAGE_2_LD_PAGE_2_MASK                     0xffff
#define AN_X4_SW_MGMT_LD_PAGE_2_LD_PAGE_2_ALIGN                    0
#define AN_X4_SW_MGMT_LD_PAGE_2_LD_PAGE_2_BITS                     16
#define AN_X4_SW_MGMT_LD_PAGE_2_LD_PAGE_2_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: ld_page_1
 */
/* AN_X4_SW_MGMT :: ld_page_1 :: ld_page_1 [15:00] */
#define AN_X4_SW_MGMT_LD_PAGE_1_LD_PAGE_1_MASK                     0xffff
#define AN_X4_SW_MGMT_LD_PAGE_1_LD_PAGE_1_ALIGN                    0
#define AN_X4_SW_MGMT_LD_PAGE_1_LD_PAGE_1_BITS                     16
#define AN_X4_SW_MGMT_LD_PAGE_1_LD_PAGE_1_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: ld_page_0
 */
/* AN_X4_SW_MGMT :: ld_page_0 :: ld_page_0 [15:00] */
#define AN_X4_SW_MGMT_LD_PAGE_0_LD_PAGE_0_MASK                     0xffff
#define AN_X4_SW_MGMT_LD_PAGE_0_LD_PAGE_0_ALIGN                    0
#define AN_X4_SW_MGMT_LD_PAGE_0_LD_PAGE_0_BITS                     16
#define AN_X4_SW_MGMT_LD_PAGE_0_LD_PAGE_0_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: lp_page_2
 */
/* AN_X4_SW_MGMT :: lp_page_2 :: lp_page_2 [15:00] */
#define AN_X4_SW_MGMT_LP_PAGE_2_LP_PAGE_2_MASK                     0xffff
#define AN_X4_SW_MGMT_LP_PAGE_2_LP_PAGE_2_ALIGN                    0
#define AN_X4_SW_MGMT_LP_PAGE_2_LP_PAGE_2_BITS                     16
#define AN_X4_SW_MGMT_LP_PAGE_2_LP_PAGE_2_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: lp_page_1
 */
/* AN_X4_SW_MGMT :: lp_page_1 :: lp_page_1 [15:00] */
#define AN_X4_SW_MGMT_LP_PAGE_1_LP_PAGE_1_MASK                     0xffff
#define AN_X4_SW_MGMT_LP_PAGE_1_LP_PAGE_1_ALIGN                    0
#define AN_X4_SW_MGMT_LP_PAGE_1_LP_PAGE_1_BITS                     16
#define AN_X4_SW_MGMT_LP_PAGE_1_LP_PAGE_1_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: lp_page_0
 */
/* AN_X4_SW_MGMT :: lp_page_0 :: lp_page_0 [15:00] */
#define AN_X4_SW_MGMT_LP_PAGE_0_LP_PAGE_0_MASK                     0xffff
#define AN_X4_SW_MGMT_LP_PAGE_0_LP_PAGE_0_ALIGN                    0
#define AN_X4_SW_MGMT_LP_PAGE_0_LP_PAGE_0_BITS                     16
#define AN_X4_SW_MGMT_LP_PAGE_0_LP_PAGE_0_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: sw_control_status
 */
/* AN_X4_SW_MGMT :: sw_control_status :: an_completed [15:15] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_AN_COMPLETED_MASK          0x8000
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_AN_COMPLETED_ALIGN         0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_AN_COMPLETED_BITS          1
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_AN_COMPLETED_SHIFT         15

/* AN_X4_SW_MGMT :: sw_control_status :: ld_control_valid [14:14] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_CONTROL_VALID_MASK      0x4000
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_CONTROL_VALID_ALIGN     0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_CONTROL_VALID_BITS      1
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_CONTROL_VALID_SHIFT     14

/* AN_X4_SW_MGMT :: sw_control_status :: ld_page_req [13:13] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_PAGE_REQ_MASK           0x2000
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_PAGE_REQ_ALIGN          0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_PAGE_REQ_BITS           1
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_PAGE_REQ_SHIFT          13

/* AN_X4_SW_MGMT :: sw_control_status :: lp_page_rdy [12:12] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LP_PAGE_RDY_MASK           0x1000
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LP_PAGE_RDY_ALIGN          0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LP_PAGE_RDY_BITS           1
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LP_PAGE_RDY_SHIFT          12

/* AN_X4_SW_MGMT :: sw_control_status :: ld_seq_restart [11:11] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_SEQ_RESTART_MASK        0x0800
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_SEQ_RESTART_ALIGN       0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_SEQ_RESTART_BITS        1
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_LD_SEQ_RESTART_SHIFT       11

/* AN_X4_SW_MGMT :: sw_control_status :: reserved0 [10:09] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_RESERVED0_MASK             0x0600
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_RESERVED0_ALIGN            0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_RESERVED0_BITS             2
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_RESERVED0_SHIFT            9

/* AN_X4_SW_MGMT :: sw_control_status :: pd_cl37_completed [08:08] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_MASK     0x0100
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_ALIGN    0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_BITS     1
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_SHIFT    8

/* AN_X4_SW_MGMT :: sw_control_status :: tla_ln_sequencer_fsm_status1 [07:00] */
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_MASK 0x00ff
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_ALIGN 0
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_BITS 8
#define AN_X4_SW_MGMT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MGMT :: ld_control
 */
/* AN_X4_SW_MGMT :: ld_control :: reserved0 [15:02] */
#define AN_X4_SW_MGMT_LD_CONTROL_RESERVED0_MASK                    0xfffc
#define AN_X4_SW_MGMT_LD_CONTROL_RESERVED0_ALIGN                   0
#define AN_X4_SW_MGMT_LD_CONTROL_RESERVED0_BITS                    14
#define AN_X4_SW_MGMT_LD_CONTROL_RESERVED0_SHIFT                   2

/* AN_X4_SW_MGMT :: ld_control :: an_type_sw [01:01] */
#define AN_X4_SW_MGMT_LD_CONTROL_AN_TYPE_SW_MASK                   0x0002
#define AN_X4_SW_MGMT_LD_CONTROL_AN_TYPE_SW_ALIGN                  0
#define AN_X4_SW_MGMT_LD_CONTROL_AN_TYPE_SW_BITS                   1
#define AN_X4_SW_MGMT_LD_CONTROL_AN_TYPE_SW_SHIFT                  1

/* AN_X4_SW_MGMT :: ld_control :: an_hcd_res_disable [00:00] */
#define AN_X4_SW_MGMT_LD_CONTROL_AN_HCD_RES_DISABLE_MASK           0x0001
#define AN_X4_SW_MGMT_LD_CONTROL_AN_HCD_RES_DISABLE_ALIGN          0
#define AN_X4_SW_MGMT_LD_CONTROL_AN_HCD_RES_DISABLE_BITS           1
#define AN_X4_SW_MGMT_LD_CONTROL_AN_HCD_RES_DISABLE_SHIFT          0


/****************************************************************************
 * AN_X4_SW_MGMT :: an_ability_resolution_status
 */
/* AN_X4_SW_MGMT :: an_ability_resolution_status :: hcd_dbg_cl74_base_en [15:15] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_BASE_EN_MASK 0x8000
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_BASE_EN_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_BASE_EN_BITS 1
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_BASE_EN_SHIFT 15

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: hcd_dbg_cl74_up_en [14:14] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_UP_EN_MASK 0x4000
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_UP_EN_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_UP_EN_BITS 1
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_DBG_CL74_UP_EN_SHIFT 14

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: hcd_cl91_en [13:13] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_CL91_EN_MASK 0x2000
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_CL91_EN_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_CL91_EN_BITS 1
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_HCD_CL91_EN_SHIFT 13

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: an_hcd_duplex [12:12] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_MASK 0x1000
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_BITS 1
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_SHIFT 12

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: an_hcd_pause [11:10] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_MASK 0x0c00
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_BITS 2
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_SHIFT 10

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: an_hcd_speed [09:02] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_MASK 0x03fc
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_BITS 8
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SHIFT 2

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: an_hcd_fec [01:01] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_MASK 0x0002
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_BITS 1
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_SHIFT 1

/* AN_X4_SW_MGMT :: an_ability_resolution_status :: an_hcd_cl72 [00:00] */
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_MASK 0x0001
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_ALIGN 0
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_BITS 1
#define AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MGMT :: an_misc_status
 */
/* AN_X4_SW_MGMT :: an_misc_status :: an_complete [15:15] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_COMPLETE_MASK              0x8000
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_COMPLETE_ALIGN             0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_COMPLETE_BITS              1
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_COMPLETE_SHIFT             15

/* AN_X4_SW_MGMT :: an_misc_status :: an_retry_count [14:09] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_RETRY_COUNT_MASK           0x7e00
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_RETRY_COUNT_ALIGN          0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_RETRY_COUNT_BITS           6
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_RETRY_COUNT_SHIFT          9

/* AN_X4_SW_MGMT :: an_misc_status :: speed_force [08:08] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_SPEED_FORCE_MASK              0x0100
#define AN_X4_SW_MGMT_AN_MISC_STATUS_SPEED_FORCE_ALIGN             0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_SPEED_FORCE_BITS              1
#define AN_X4_SW_MGMT_AN_MISC_STATUS_SPEED_FORCE_SHIFT             8

/* AN_X4_SW_MGMT :: an_misc_status :: pd_completed [07:07] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_COMPLETED_MASK             0x0080
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_COMPLETED_ALIGN            0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_COMPLETED_BITS             1
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_COMPLETED_SHIFT            7

/* AN_X4_SW_MGMT :: an_misc_status :: an_active [06:06] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_ACTIVE_MASK                0x0040
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_ACTIVE_ALIGN               0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_ACTIVE_BITS                1
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_ACTIVE_SHIFT               6

/* AN_X4_SW_MGMT :: an_misc_status :: an_fail_count [05:02] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_FAIL_COUNT_MASK            0x003c
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_FAIL_COUNT_ALIGN           0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_FAIL_COUNT_BITS            4
#define AN_X4_SW_MGMT_AN_MISC_STATUS_AN_FAIL_COUNT_SHIFT           2

/* AN_X4_SW_MGMT :: an_misc_status :: pd_in_progress [01:01] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_IN_PROGRESS_MASK           0x0002
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_IN_PROGRESS_ALIGN          0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_IN_PROGRESS_BITS           1
#define AN_X4_SW_MGMT_AN_MISC_STATUS_PD_IN_PROGRESS_SHIFT          1

/* AN_X4_SW_MGMT :: an_misc_status :: reserved0 [00:00] */
#define AN_X4_SW_MGMT_AN_MISC_STATUS_RESERVED0_MASK                0x0001
#define AN_X4_SW_MGMT_AN_MISC_STATUS_RESERVED0_ALIGN               0
#define AN_X4_SW_MGMT_AN_MISC_STATUS_RESERVED0_BITS                1
#define AN_X4_SW_MGMT_AN_MISC_STATUS_RESERVED0_SHIFT               0


/****************************************************************************
 * AN_X4_SW_MGMT :: tla_sequencer_status
 */
/* AN_X4_SW_MGMT :: tla_sequencer_status :: tla_seq_fsm_status [15:00] */
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_MASK 0xffff
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_ALIGN 0
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_BITS 16
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_SHIFT 0
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_INIT 1
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_SET_AN_SPEED 2
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_WAIT_AN_SPEED 4
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_WAIT_AN_DONE 8
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_SET_RS_SPEED 16
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_WAIT_RS_CL72EN 32
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_WAIT_RS_SPEED 64
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_AN_IGNORE_LINK 128
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_AN_GOOD_CHECK 256
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_AN_GOOD 512
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_AN_FAIL 1024
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_AN_DEAD 2048
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_WAIT_PD_SPEED 4096
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_PD_IGNORE_LINK 8192
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_PD_GOOD_CHECK 16384
#define AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS_TLA_SEQ_FSM_STATUS_SW_SPEED_CHANGE 32768


/****************************************************************************
 * AN_X4_SW_MGMT :: int
 */
/* AN_X4_SW_MGMT :: int :: reserved0 [15:04] */
#define AN_X4_SW_MGMT_INT_RESERVED0_MASK                           0xfff0
#define AN_X4_SW_MGMT_INT_RESERVED0_ALIGN                          0
#define AN_X4_SW_MGMT_INT_RESERVED0_BITS                           12
#define AN_X4_SW_MGMT_INT_RESERVED0_SHIFT                          4

/* AN_X4_SW_MGMT :: int :: an_good_chk_int [03:03] */
#define AN_X4_SW_MGMT_INT_AN_GOOD_CHK_INT_MASK                     0x0008
#define AN_X4_SW_MGMT_INT_AN_GOOD_CHK_INT_ALIGN                    0
#define AN_X4_SW_MGMT_INT_AN_GOOD_CHK_INT_BITS                     1
#define AN_X4_SW_MGMT_INT_AN_GOOD_CHK_INT_SHIFT                    3

/* AN_X4_SW_MGMT :: int :: an_completed_sw_int [02:02] */
#define AN_X4_SW_MGMT_INT_AN_COMPLETED_SW_INT_MASK                 0x0004
#define AN_X4_SW_MGMT_INT_AN_COMPLETED_SW_INT_ALIGN                0
#define AN_X4_SW_MGMT_INT_AN_COMPLETED_SW_INT_BITS                 1
#define AN_X4_SW_MGMT_INT_AN_COMPLETED_SW_INT_SHIFT                2

/* AN_X4_SW_MGMT :: int :: ld_page_req_int [01:01] */
#define AN_X4_SW_MGMT_INT_LD_PAGE_REQ_INT_MASK                     0x0002
#define AN_X4_SW_MGMT_INT_LD_PAGE_REQ_INT_ALIGN                    0
#define AN_X4_SW_MGMT_INT_LD_PAGE_REQ_INT_BITS                     1
#define AN_X4_SW_MGMT_INT_LD_PAGE_REQ_INT_SHIFT                    1

/* AN_X4_SW_MGMT :: int :: lp_page_rdy_int [00:00] */
#define AN_X4_SW_MGMT_INT_LP_PAGE_RDY_INT_MASK                     0x0001
#define AN_X4_SW_MGMT_INT_LP_PAGE_RDY_INT_ALIGN                    0
#define AN_X4_SW_MGMT_INT_LP_PAGE_RDY_INT_BITS                     1
#define AN_X4_SW_MGMT_INT_LP_PAGE_RDY_INT_SHIFT                    0


/****************************************************************************
 * AN_X4_SW_MGMT :: int_en
 */
/* AN_X4_SW_MGMT :: int_en :: reserved0 [15:04] */
#define AN_X4_SW_MGMT_INT_EN_RESERVED0_MASK                        0xfff0
#define AN_X4_SW_MGMT_INT_EN_RESERVED0_ALIGN                       0
#define AN_X4_SW_MGMT_INT_EN_RESERVED0_BITS                        12
#define AN_X4_SW_MGMT_INT_EN_RESERVED0_SHIFT                       4

/* AN_X4_SW_MGMT :: int_en :: an_good_chk_en [03:03] */
#define AN_X4_SW_MGMT_INT_EN_AN_GOOD_CHK_EN_MASK                   0x0008
#define AN_X4_SW_MGMT_INT_EN_AN_GOOD_CHK_EN_ALIGN                  0
#define AN_X4_SW_MGMT_INT_EN_AN_GOOD_CHK_EN_BITS                   1
#define AN_X4_SW_MGMT_INT_EN_AN_GOOD_CHK_EN_SHIFT                  3

/* AN_X4_SW_MGMT :: int_en :: an_completed_sw_en [02:02] */
#define AN_X4_SW_MGMT_INT_EN_AN_COMPLETED_SW_EN_MASK               0x0004
#define AN_X4_SW_MGMT_INT_EN_AN_COMPLETED_SW_EN_ALIGN              0
#define AN_X4_SW_MGMT_INT_EN_AN_COMPLETED_SW_EN_BITS               1
#define AN_X4_SW_MGMT_INT_EN_AN_COMPLETED_SW_EN_SHIFT              2

/* AN_X4_SW_MGMT :: int_en :: ld_page_req_en [01:01] */
#define AN_X4_SW_MGMT_INT_EN_LD_PAGE_REQ_EN_MASK                   0x0002
#define AN_X4_SW_MGMT_INT_EN_LD_PAGE_REQ_EN_ALIGN                  0
#define AN_X4_SW_MGMT_INT_EN_LD_PAGE_REQ_EN_BITS                   1
#define AN_X4_SW_MGMT_INT_EN_LD_PAGE_REQ_EN_SHIFT                  1

/* AN_X4_SW_MGMT :: int_en :: lp_page_rdy_en [00:00] */
#define AN_X4_SW_MGMT_INT_EN_LP_PAGE_RDY_EN_MASK                   0x0001
#define AN_X4_SW_MGMT_INT_EN_LP_PAGE_RDY_EN_ALIGN                  0
#define AN_X4_SW_MGMT_INT_EN_LP_PAGE_RDY_EN_BITS                   1
#define AN_X4_SW_MGMT_INT_EN_LP_PAGE_RDY_EN_SHIFT                  0


/****************************************************************************
 * AN_X4_SW_MGMT :: sw_an_resolve
 */
/* AN_X4_SW_MGMT :: sw_an_resolve :: reserved0 [15:09] */
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_RESERVED0_MASK                 0xfe00
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_RESERVED0_ALIGN                0
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_RESERVED0_BITS                 7
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_RESERVED0_SHIFT                9

/* AN_X4_SW_MGMT :: sw_an_resolve :: enable_hw_speed_change [08:08] */
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_ENABLE_HW_SPEED_CHANGE_MASK    0x0100
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_ENABLE_HW_SPEED_CHANGE_ALIGN   0
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_ENABLE_HW_SPEED_CHANGE_BITS    1
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_ENABLE_HW_SPEED_CHANGE_SHIFT   8

/* AN_X4_SW_MGMT :: sw_an_resolve :: sw_an_resolved_speed [07:00] */
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_SW_AN_RESOLVED_SPEED_MASK      0x00ff
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_SW_AN_RESOLVED_SPEED_ALIGN     0
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_SW_AN_RESOLVED_SPEED_BITS      8
#define AN_X4_SW_MGMT_SW_AN_RESOLVE_SW_AN_RESOLVED_SPEED_SHIFT     0


/****************************************************************************
 * AN_X4_SW_MGMT :: wait_ack_complete
 */
/* AN_X4_SW_MGMT :: wait_ack_complete :: reserved0 [15:02] */
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_RESERVED0_MASK             0xfffc
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_RESERVED0_ALIGN            0
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_RESERVED0_BITS             14
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_RESERVED0_SHIFT            2

/* AN_X4_SW_MGMT :: wait_ack_complete :: send_ack [01:01] */
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_SEND_ACK_MASK              0x0002
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_SEND_ACK_ALIGN             0
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_SEND_ACK_BITS              1
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_SEND_ACK_SHIFT             1

/* AN_X4_SW_MGMT :: wait_ack_complete :: wait_for_ack_en [00:00] */
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_WAIT_FOR_ACK_EN_MASK       0x0001
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_WAIT_FOR_ACK_EN_ALIGN      0
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_WAIT_FOR_ACK_EN_BITS       1
#define AN_X4_SW_MGMT_WAIT_ACK_COMPLETE_WAIT_FOR_ACK_EN_SHIFT      0


/****************************************************************************
 * TSC_WC4_TSC_USER4_ilkn_x4_control0
 */
/****************************************************************************
 * ilkn_x4_control0 :: ilkn_control0
 */
/* ilkn_x4_control0 :: ilkn_control0 :: credit_en [15:15] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_CREDIT_EN_MASK              0x8000
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_CREDIT_EN_ALIGN             0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_CREDIT_EN_BITS              1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_CREDIT_EN_SHIFT             15

/* ilkn_x4_control0 :: ilkn_control0 :: reserved0 [14:10] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED0_MASK              0x7c00
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED0_ALIGN             0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED0_BITS              5
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED0_SHIFT             10

/* ilkn_x4_control0 :: ilkn_control0 :: soft_rst_rx [09:09] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_MASK            0x0200
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_ALIGN           0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_BITS            1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_SHIFT           9

/* ilkn_x4_control0 :: ilkn_control0 :: soft_rst_tx [08:08] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_MASK            0x0100
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_ALIGN           0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_BITS            1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_SHIFT           8

/* ilkn_x4_control0 :: ilkn_control0 :: inv_rx_order [07:07] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_MASK           0x0080
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_ALIGN          0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_BITS           1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_SHIFT          7

/* ilkn_x4_control0 :: ilkn_control0 :: inv_tx_order [06:06] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_MASK           0x0040
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_ALIGN          0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_BITS           1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_SHIFT          6

/* ilkn_x4_control0 :: ilkn_control0 :: reserved1 [05:05] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED1_MASK              0x0020
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED1_ALIGN             0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED1_BITS              1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_RESERVED1_SHIFT             5

/* ilkn_x4_control0 :: ilkn_control0 :: ilkn_sel [04:04] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_ILKN_SEL_MASK               0x0010
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_ILKN_SEL_ALIGN              0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_ILKN_SEL_BITS               1
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_ILKN_SEL_SHIFT              4

/* ilkn_x4_control0 :: ilkn_control0 :: wm [03:00] */
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_WM_MASK                     0x000f
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_WM_ALIGN                    0
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_WM_BITS                     4
#define ILKN_X4_CONTROL0_ILKN_CONTROL0_WM_SHIFT                    0


/****************************************************************************
 * TSC_WC4_TSC_USER4_ilkn_x4_status0
 */
/****************************************************************************
 * ilkn_x4_status0 :: ilkn_status0
 */
/* ilkn_x4_status0 :: ilkn_status0 :: reserved0 [15:08] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_RESERVED0_MASK                0xff00
#define ILKN_X4_STATUS0_ILKN_STATUS0_RESERVED0_ALIGN               0
#define ILKN_X4_STATUS0_ILKN_STATUS0_RESERVED0_BITS                8
#define ILKN_X4_STATUS0_ILKN_STATUS0_RESERVED0_SHIFT               8

/* ilkn_x4_status0 :: ilkn_status0 :: txfifo_underrun [07:07] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_MASK          0x0080
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_ALIGN         0
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_BITS          1
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_SHIFT         7

/* ilkn_x4_status0 :: ilkn_status0 :: txfifo_overrun [06:06] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_MASK           0x0040
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_ALIGN          0
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_BITS           1
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_SHIFT          6

/* ilkn_x4_status0 :: ilkn_status0 :: txfifo_full [05:05] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_FULL_MASK              0x0020
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_FULL_ALIGN             0
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_FULL_BITS              1
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_FULL_SHIFT             5

/* ilkn_x4_status0 :: ilkn_status0 :: txfifo_empty [04:04] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_MASK             0x0010
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_ALIGN            0
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_BITS             1
#define ILKN_X4_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_SHIFT            4

/* ilkn_x4_status0 :: ilkn_status0 :: rxfifo_underrun [03:03] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_MASK          0x0008
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_ALIGN         0
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_BITS          1
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_SHIFT         3

/* ilkn_x4_status0 :: ilkn_status0 :: rxfifo_overrun [02:02] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_MASK           0x0004
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_ALIGN          0
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_BITS           1
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_SHIFT          2

/* ilkn_x4_status0 :: ilkn_status0 :: rxfifo_full [01:01] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_FULL_MASK              0x0002
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_FULL_ALIGN             0
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_FULL_BITS              1
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_FULL_SHIFT             1

/* ilkn_x4_status0 :: ilkn_status0 :: rxfifo_empty [00:00] */
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_MASK             0x0001
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_ALIGN            0
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_BITS             1
#define ILKN_X4_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_SHIFT            0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_CL91_Status0
 */
/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_algn_fsm_state
 */
/* RX_X4_CL91_Status0 :: fec_algn_fsm_state :: reserved0 [15:10] */
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_RESERVED0_MASK       0xfc00
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_RESERVED0_ALIGN      0
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_RESERVED0_BITS       6
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_RESERVED0_SHIFT      10

/* RX_X4_CL91_Status0 :: fec_algn_fsm_state :: cl91_fec_algn_fsm_latched_state [09:03] */
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_MASK 0x03f8
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_BITS 7
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_SHIFT 3
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_LOSS_OF_ALIGNMENT 0
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_DESKEW 1
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_DESKEW_FAIL 2
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_ALIGN_ACQUIRED 3
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_CW_GOOD 4
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_CW_BAD 5
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LATCHED_STATE_THREE_BAD 6

/* RX_X4_CL91_Status0 :: fec_algn_fsm_state :: cl91_fec_algn_fsm_live_state [02:00] */
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_MASK 0x0007
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_BITS 3
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_SHIFT 0
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_LOSS_OF_ALIGNMENT 0
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_DESKEW 1
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_DESKEW_FAIL 2
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_ALIGN_ACQUIRED 3
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_CW_GOOD 4
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_CW_BAD 5
#define RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE_CL91_FEC_ALGN_FSM_LIVE_STATE_THREE_BAD 6


/****************************************************************************
 * RX_X4_CL91_Status0 :: cl91_rxp_status
 */
/* RX_X4_CL91_Status0 :: cl91_rxp_status :: reserved0 [15:11] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESERVED0_MASK          0xf800
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESERVED0_ALIGN         0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESERVED0_BITS          5
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESERVED0_SHIFT         11

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: fec_byp_ind_ability [10:10] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_IND_ABILITY_MASK 0x0400
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_IND_ABILITY_ALIGN 0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_IND_ABILITY_BITS 1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_IND_ABILITY_SHIFT 10

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: fec_byp_corr_ability [09:09] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_CORR_ABILITY_MASK 0x0200
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_CORR_ABILITY_ALIGN 0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_CORR_ABILITY_BITS 1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_BYP_CORR_ABILITY_SHIFT 9

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: hi_ser_LH [08:08] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LH_MASK          0x0100
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LH_ALIGN         0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LH_BITS          1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LH_SHIFT         8

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: hi_ser_LL [07:07] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LL_MASK          0x0080
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LL_ALIGN         0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LL_BITS          1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LL_SHIFT         7

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: hi_ser_live [06:06] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LIVE_MASK        0x0040
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LIVE_ALIGN       0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LIVE_BITS        1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_HI_SER_LIVE_SHIFT       6

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: fec_align_status_LH [05:05] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LH_MASK 0x0020
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LH_ALIGN 0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LH_BITS 1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LH_SHIFT 5

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: fec_align_status_LL [04:04] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LL_MASK 0x0010
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LL_ALIGN 0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LL_BITS 1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LL_SHIFT 4

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: fec_align_status_live [03:03] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LIVE_MASK 0x0008
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LIVE_ALIGN 0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LIVE_BITS 1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_FEC_ALIGN_STATUS_LIVE_SHIFT 3

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: restart_lock_LH [02:02] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LH_MASK    0x0004
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LH_ALIGN   0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LH_BITS    1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LH_SHIFT   2

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: restart_lock_LL [01:01] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LL_MASK    0x0002
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LL_ALIGN   0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LL_BITS    1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LL_SHIFT   1

/* RX_X4_CL91_Status0 :: cl91_rxp_status :: restart_lock_live [00:00] */
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LIVE_MASK  0x0001
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LIVE_ALIGN 0
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LIVE_BITS  1
#define RX_X4_CL91_STATUS0_CL91_RXP_STATUS_RESTART_LOCK_LIVE_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_corrected_counter_0
 */
/* RX_X4_CL91_Status0 :: fec_corrected_counter_0 :: cl91_fec_corr_cw_cntr_lower [15:00] */
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0_CL91_FEC_CORR_CW_CNTR_LOWER_MASK 0xffff
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0_CL91_FEC_CORR_CW_CNTR_LOWER_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0_CL91_FEC_CORR_CW_CNTR_LOWER_BITS 16
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0_CL91_FEC_CORR_CW_CNTR_LOWER_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_corrected_counter_1
 */
/* RX_X4_CL91_Status0 :: fec_corrected_counter_1 :: cl91_fec_corr_cw_cntr_upper [15:00] */
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1_CL91_FEC_CORR_CW_CNTR_UPPER_MASK 0xffff
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1_CL91_FEC_CORR_CW_CNTR_UPPER_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1_CL91_FEC_CORR_CW_CNTR_UPPER_BITS 16
#define RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1_CL91_FEC_CORR_CW_CNTR_UPPER_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_uncorrected_counter_0
 */
/* RX_X4_CL91_Status0 :: fec_uncorrected_counter_0 :: cl91_fec_uncorr_cw_cntr_lower [15:00] */
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0_CL91_FEC_UNCORR_CW_CNTR_LOWER_MASK 0xffff
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0_CL91_FEC_UNCORR_CW_CNTR_LOWER_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0_CL91_FEC_UNCORR_CW_CNTR_LOWER_BITS 16
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0_CL91_FEC_UNCORR_CW_CNTR_LOWER_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_uncorrected_counter_1
 */
/* RX_X4_CL91_Status0 :: fec_uncorrected_counter_1 :: cl91_fec_uncorr_cw_cntr_upper [15:00] */
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1_CL91_FEC_UNCORR_CW_CNTR_UPPER_MASK 0xffff
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1_CL91_FEC_UNCORR_CW_CNTR_UPPER_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1_CL91_FEC_UNCORR_CW_CNTR_UPPER_BITS 16
#define RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1_CL91_FEC_UNCORR_CW_CNTR_UPPER_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_bit_error_counter_0
 */
/* RX_X4_CL91_Status0 :: fec_bit_error_counter_0 :: cl91_fec_corr_bit_cntr_lower [15:00] */
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0_CL91_FEC_CORR_BIT_CNTR_LOWER_MASK 0xffff
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0_CL91_FEC_CORR_BIT_CNTR_LOWER_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0_CL91_FEC_CORR_BIT_CNTR_LOWER_BITS 16
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0_CL91_FEC_CORR_BIT_CNTR_LOWER_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status0 :: fec_bit_error_counter_1
 */
/* RX_X4_CL91_Status0 :: fec_bit_error_counter_1 :: cl91_fec_corr_bit_cntr_upper [15:00] */
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1_CL91_FEC_CORR_BIT_CNTR_UPPER_MASK 0xffff
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1_CL91_FEC_CORR_BIT_CNTR_UPPER_ALIGN 0
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1_CL91_FEC_CORR_BIT_CNTR_UPPER_BITS 16
#define RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1_CL91_FEC_CORR_BIT_CNTR_UPPER_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_CL91_Status1
 */
/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_0
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_0 :: fec_symbol_error_counter_lower_0 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0_FEC_SYMBOL_ERROR_COUNTER_LOWER_0_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0_FEC_SYMBOL_ERROR_COUNTER_LOWER_0_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0_FEC_SYMBOL_ERROR_COUNTER_LOWER_0_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0_FEC_SYMBOL_ERROR_COUNTER_LOWER_0_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_0
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_0 :: fec_symbol_error_counter_upper_0 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0_FEC_SYMBOL_ERROR_COUNTER_UPPER_0_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0_FEC_SYMBOL_ERROR_COUNTER_UPPER_0_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0_FEC_SYMBOL_ERROR_COUNTER_UPPER_0_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0_FEC_SYMBOL_ERROR_COUNTER_UPPER_0_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_1
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_1 :: fec_symbol_error_counter_lower_1 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1_FEC_SYMBOL_ERROR_COUNTER_LOWER_1_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1_FEC_SYMBOL_ERROR_COUNTER_LOWER_1_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1_FEC_SYMBOL_ERROR_COUNTER_LOWER_1_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1_FEC_SYMBOL_ERROR_COUNTER_LOWER_1_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_1
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_1 :: fec_symbol_error_counter_upper_1 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1_FEC_SYMBOL_ERROR_COUNTER_UPPER_1_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1_FEC_SYMBOL_ERROR_COUNTER_UPPER_1_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1_FEC_SYMBOL_ERROR_COUNTER_UPPER_1_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1_FEC_SYMBOL_ERROR_COUNTER_UPPER_1_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_2
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_2 :: fec_symbol_error_counter_lower_2 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2_FEC_SYMBOL_ERROR_COUNTER_LOWER_2_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2_FEC_SYMBOL_ERROR_COUNTER_LOWER_2_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2_FEC_SYMBOL_ERROR_COUNTER_LOWER_2_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2_FEC_SYMBOL_ERROR_COUNTER_LOWER_2_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_2
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_2 :: fec_symbol_error_counter_upper_2 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2_FEC_SYMBOL_ERROR_COUNTER_UPPER_2_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2_FEC_SYMBOL_ERROR_COUNTER_UPPER_2_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2_FEC_SYMBOL_ERROR_COUNTER_UPPER_2_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2_FEC_SYMBOL_ERROR_COUNTER_UPPER_2_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_3
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_low_3 :: fec_symbol_error_counter_lower_3 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3_FEC_SYMBOL_ERROR_COUNTER_LOWER_3_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3_FEC_SYMBOL_ERROR_COUNTER_LOWER_3_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3_FEC_SYMBOL_ERROR_COUNTER_LOWER_3_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3_FEC_SYMBOL_ERROR_COUNTER_LOWER_3_SHIFT 0


/****************************************************************************
 * RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_3
 */
/* RX_X4_CL91_Status1 :: cl91_fec_symb_err_cntr_up_3 :: fec_symbol_error_counter_upper_3 [15:00] */
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3_FEC_SYMBOL_ERROR_COUNTER_UPPER_3_MASK 0xffff
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3_FEC_SYMBOL_ERROR_COUNTER_UPPER_3_ALIGN 0
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3_FEC_SYMBOL_ERROR_COUNTER_UPPER_3_BITS 16
#define RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3_FEC_SYMBOL_ERROR_COUNTER_UPPER_3_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_ECC
 */
/****************************************************************************
 * RX_X4_ECC :: status_cl91_buffer_blk_0
 */
/* RX_X4_ECC :: status_cl91_buffer_blk_0 :: two_bit_err_event_cl91_buffer_blk_0 [15:15] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_MASK 0x8000
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_BITS 1
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_SHIFT 15

/* RX_X4_ECC :: status_cl91_buffer_blk_0 :: one_bit_err_event_cl91_buffer_blk_0 [14:14] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_MASK 0x4000
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_BITS 1
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0_SHIFT 14

/* RX_X4_ECC :: status_cl91_buffer_blk_0 :: err_event_address_cl91_buffer_blk_0 [13:00] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0_MASK 0x3fff
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0_BITS 14
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: status_cl91_buffer_blk_1
 */
/* RX_X4_ECC :: status_cl91_buffer_blk_1 :: two_bit_err_event_cl91_buffer_blk_1 [15:15] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_MASK 0x8000
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_BITS 1
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_SHIFT 15

/* RX_X4_ECC :: status_cl91_buffer_blk_1 :: one_bit_err_event_cl91_buffer_blk_1 [14:14] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_MASK 0x4000
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_BITS 1
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1_SHIFT 14

/* RX_X4_ECC :: status_cl91_buffer_blk_1 :: err_event_address_cl91_buffer_blk_1 [13:00] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1_MASK 0x3fff
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1_BITS 14
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: status_cl91_buffer_blk_2
 */
/* RX_X4_ECC :: status_cl91_buffer_blk_2 :: two_bit_err_event_cl91_buffer_blk_2 [15:15] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_MASK 0x8000
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_BITS 1
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_SHIFT 15

/* RX_X4_ECC :: status_cl91_buffer_blk_2 :: one_bit_err_event_cl91_buffer_blk_2 [14:14] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_MASK 0x4000
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_BITS 1
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2_SHIFT 14

/* RX_X4_ECC :: status_cl91_buffer_blk_2 :: err_event_address_cl91_buffer_blk_2 [13:00] */
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2_MASK 0x3fff
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2_ALIGN 0
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2_BITS 14
#define RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2_ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: status_deskew_mem_0
 */
/* RX_X4_ECC :: status_deskew_mem_0 :: two_bit_err_event_deskew_0 [15:15] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_TWO_BIT_ERR_EVENT_DESKEW_0_MASK 0x8000
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_TWO_BIT_ERR_EVENT_DESKEW_0_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_TWO_BIT_ERR_EVENT_DESKEW_0_BITS 1
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_TWO_BIT_ERR_EVENT_DESKEW_0_SHIFT 15

/* RX_X4_ECC :: status_deskew_mem_0 :: one_bit_err_event_deskew_0 [14:14] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ONE_BIT_ERR_EVENT_DESKEW_0_MASK 0x4000
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ONE_BIT_ERR_EVENT_DESKEW_0_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ONE_BIT_ERR_EVENT_DESKEW_0_BITS 1
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ONE_BIT_ERR_EVENT_DESKEW_0_SHIFT 14

/* RX_X4_ECC :: status_deskew_mem_0 :: err_event_address_deskew_0 [13:00] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ERR_EVENT_ADDRESS_DESKEW_0_MASK 0x3fff
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ERR_EVENT_ADDRESS_DESKEW_0_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ERR_EVENT_ADDRESS_DESKEW_0_BITS 14
#define RX_X4_ECC_STATUS_DESKEW_MEM_0_ERR_EVENT_ADDRESS_DESKEW_0_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: status_deskew_mem_1
 */
/* RX_X4_ECC :: status_deskew_mem_1 :: two_bit_err_event_deskew_1 [15:15] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_TWO_BIT_ERR_EVENT_DESKEW_1_MASK 0x8000
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_TWO_BIT_ERR_EVENT_DESKEW_1_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_TWO_BIT_ERR_EVENT_DESKEW_1_BITS 1
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_TWO_BIT_ERR_EVENT_DESKEW_1_SHIFT 15

/* RX_X4_ECC :: status_deskew_mem_1 :: one_bit_err_event_deskew_1 [14:14] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ONE_BIT_ERR_EVENT_DESKEW_1_MASK 0x4000
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ONE_BIT_ERR_EVENT_DESKEW_1_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ONE_BIT_ERR_EVENT_DESKEW_1_BITS 1
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ONE_BIT_ERR_EVENT_DESKEW_1_SHIFT 14

/* RX_X4_ECC :: status_deskew_mem_1 :: err_event_address_deskew_1 [13:00] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ERR_EVENT_ADDRESS_DESKEW_1_MASK 0x3fff
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ERR_EVENT_ADDRESS_DESKEW_1_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ERR_EVENT_ADDRESS_DESKEW_1_BITS 14
#define RX_X4_ECC_STATUS_DESKEW_MEM_1_ERR_EVENT_ADDRESS_DESKEW_1_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: status_deskew_mem_2
 */
/* RX_X4_ECC :: status_deskew_mem_2 :: two_bit_err_event_deskew_2 [15:15] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_TWO_BIT_ERR_EVENT_DESKEW_2_MASK 0x8000
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_TWO_BIT_ERR_EVENT_DESKEW_2_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_TWO_BIT_ERR_EVENT_DESKEW_2_BITS 1
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_TWO_BIT_ERR_EVENT_DESKEW_2_SHIFT 15

/* RX_X4_ECC :: status_deskew_mem_2 :: one_bit_err_event_deskew_2 [14:14] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ONE_BIT_ERR_EVENT_DESKEW_2_MASK 0x4000
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ONE_BIT_ERR_EVENT_DESKEW_2_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ONE_BIT_ERR_EVENT_DESKEW_2_BITS 1
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ONE_BIT_ERR_EVENT_DESKEW_2_SHIFT 14

/* RX_X4_ECC :: status_deskew_mem_2 :: err_event_address_deskew_2 [13:00] */
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ERR_EVENT_ADDRESS_DESKEW_2_MASK 0x3fff
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ERR_EVENT_ADDRESS_DESKEW_2_ALIGN 0
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ERR_EVENT_ADDRESS_DESKEW_2_BITS 14
#define RX_X4_ECC_STATUS_DESKEW_MEM_2_ERR_EVENT_ADDRESS_DESKEW_2_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: interrupt_status_1bit
 */
/* RX_X4_ECC :: interrupt_status_1bit :: reserved0 [15:06] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_MASK             0xffc0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_ALIGN            0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_BITS             10
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_RESERVED0_SHIFT            6

/* RX_X4_ECC :: interrupt_status_1bit :: deskew_mem_2_1bit_int_status [05:05] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_2_1BIT_INT_STATUS_MASK 0x0020
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_2_1BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_2_1BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_2_1BIT_INT_STATUS_SHIFT 5

/* RX_X4_ECC :: interrupt_status_1bit :: deskew_mem_1_1bit_int_status [04:04] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_1_1BIT_INT_STATUS_MASK 0x0010
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_1_1BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_1_1BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_1_1BIT_INT_STATUS_SHIFT 4

/* RX_X4_ECC :: interrupt_status_1bit :: deskew_mem_0_1bit_int_status [03:03] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_0_1BIT_INT_STATUS_MASK 0x0008
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_0_1BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_0_1BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_DESKEW_MEM_0_1BIT_INT_STATUS_SHIFT 3

/* RX_X4_ECC :: interrupt_status_1bit :: cl91_buffer_blk2_1bit_int_status [02:02] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK2_1BIT_INT_STATUS_MASK 0x0004
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK2_1BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK2_1BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK2_1BIT_INT_STATUS_SHIFT 2

/* RX_X4_ECC :: interrupt_status_1bit :: cl91_buffer_blk1_1bit_int_status [01:01] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK1_1BIT_INT_STATUS_MASK 0x0002
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK1_1BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK1_1BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK1_1BIT_INT_STATUS_SHIFT 1

/* RX_X4_ECC :: interrupt_status_1bit :: cl91_buffer_blk0_1bit_int_status [00:00] */
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK0_1BIT_INT_STATUS_MASK 0x0001
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK0_1BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK0_1BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_1BIT_CL91_BUFFER_BLK0_1BIT_INT_STATUS_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: interrupt_status_2bit
 */
/* RX_X4_ECC :: interrupt_status_2bit :: reserved0 [15:06] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_MASK             0xffc0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_ALIGN            0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_BITS             10
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_RESERVED0_SHIFT            6

/* RX_X4_ECC :: interrupt_status_2bit :: deskew_mem_2_2bit_int_status [05:05] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_2_2BIT_INT_STATUS_MASK 0x0020
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_2_2BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_2_2BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_2_2BIT_INT_STATUS_SHIFT 5

/* RX_X4_ECC :: interrupt_status_2bit :: deskew_mem_1_2bit_int_status [04:04] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_1_2BIT_INT_STATUS_MASK 0x0010
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_1_2BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_1_2BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_1_2BIT_INT_STATUS_SHIFT 4

/* RX_X4_ECC :: interrupt_status_2bit :: deskew_mem_0_2bit_int_status [03:03] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_0_2BIT_INT_STATUS_MASK 0x0008
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_0_2BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_0_2BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_DESKEW_MEM_0_2BIT_INT_STATUS_SHIFT 3

/* RX_X4_ECC :: interrupt_status_2bit :: cl91_buffer_blk2_2bit_int_status [02:02] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK2_2BIT_INT_STATUS_MASK 0x0004
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK2_2BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK2_2BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK2_2BIT_INT_STATUS_SHIFT 2

/* RX_X4_ECC :: interrupt_status_2bit :: cl91_buffer_blk1_2bit_int_status [01:01] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK1_2BIT_INT_STATUS_MASK 0x0002
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK1_2BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK1_2BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK1_2BIT_INT_STATUS_SHIFT 1

/* RX_X4_ECC :: interrupt_status_2bit :: cl91_buffer_blk0_2bit_int_status [00:00] */
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK0_2BIT_INT_STATUS_MASK 0x0001
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK0_2BIT_INT_STATUS_ALIGN 0
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK0_2BIT_INT_STATUS_BITS 1
#define RX_X4_ECC_INTERRUPT_STATUS_2BIT_CL91_BUFFER_BLK0_2BIT_INT_STATUS_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: interrupt_en_1bit
 */
/* RX_X4_ECC :: interrupt_en_1bit :: reserved0 [15:06] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_RESERVED0_MASK                 0xffc0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_RESERVED0_ALIGN                0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_RESERVED0_BITS                 10
#define RX_X4_ECC_INTERRUPT_EN_1BIT_RESERVED0_SHIFT                6

/* RX_X4_ECC :: interrupt_en_1bit :: deskew_mem_2_1bit_int_en [05:05] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_2_1BIT_INT_EN_MASK  0x0020
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_2_1BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_2_1BIT_INT_EN_BITS  1
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_2_1BIT_INT_EN_SHIFT 5

/* RX_X4_ECC :: interrupt_en_1bit :: deskew_mem_1_1bit_int_en [04:04] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_1_1BIT_INT_EN_MASK  0x0010
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_1_1BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_1_1BIT_INT_EN_BITS  1
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_1_1BIT_INT_EN_SHIFT 4

/* RX_X4_ECC :: interrupt_en_1bit :: deskew_mem_0_1bit_int_en [03:03] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_0_1BIT_INT_EN_MASK  0x0008
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_0_1BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_0_1BIT_INT_EN_BITS  1
#define RX_X4_ECC_INTERRUPT_EN_1BIT_DESKEW_MEM_0_1BIT_INT_EN_SHIFT 3

/* RX_X4_ECC :: interrupt_en_1bit :: cl91_buffer_blk2_1bit_int_en [02:02] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK2_1BIT_INT_EN_MASK 0x0004
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK2_1BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK2_1BIT_INT_EN_BITS 1
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK2_1BIT_INT_EN_SHIFT 2

/* RX_X4_ECC :: interrupt_en_1bit :: cl91_buffer_blk1_1bit_int_en [01:01] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK1_1BIT_INT_EN_MASK 0x0002
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK1_1BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK1_1BIT_INT_EN_BITS 1
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK1_1BIT_INT_EN_SHIFT 1

/* RX_X4_ECC :: interrupt_en_1bit :: cl91_buffer_blk0_1bit_int_en [00:00] */
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK0_1BIT_INT_EN_MASK 0x0001
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK0_1BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK0_1BIT_INT_EN_BITS 1
#define RX_X4_ECC_INTERRUPT_EN_1BIT_CL91_BUFFER_BLK0_1BIT_INT_EN_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: interrupt_en_2bit
 */
/* RX_X4_ECC :: interrupt_en_2bit :: reserved0 [15:06] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_RESERVED0_MASK                 0xffc0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_RESERVED0_ALIGN                0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_RESERVED0_BITS                 10
#define RX_X4_ECC_INTERRUPT_EN_2BIT_RESERVED0_SHIFT                6

/* RX_X4_ECC :: interrupt_en_2bit :: deskew_mem_2_2bit_int_en [05:05] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_2_2BIT_INT_EN_MASK  0x0020
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_2_2BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_2_2BIT_INT_EN_BITS  1
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_2_2BIT_INT_EN_SHIFT 5

/* RX_X4_ECC :: interrupt_en_2bit :: deskew_mem_1_2bit_int_en [04:04] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_1_2BIT_INT_EN_MASK  0x0010
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_1_2BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_1_2BIT_INT_EN_BITS  1
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_1_2BIT_INT_EN_SHIFT 4

/* RX_X4_ECC :: interrupt_en_2bit :: deskew_mem_0_2bit_int_en [03:03] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_0_2BIT_INT_EN_MASK  0x0008
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_0_2BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_0_2BIT_INT_EN_BITS  1
#define RX_X4_ECC_INTERRUPT_EN_2BIT_DESKEW_MEM_0_2BIT_INT_EN_SHIFT 3

/* RX_X4_ECC :: interrupt_en_2bit :: cl91_buffer_blk2_2bit_int_en [02:02] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK2_2BIT_INT_EN_MASK 0x0004
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK2_2BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK2_2BIT_INT_EN_BITS 1
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK2_2BIT_INT_EN_SHIFT 2

/* RX_X4_ECC :: interrupt_en_2bit :: cl91_buffer_blk1_2bit_int_en [01:01] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK1_2BIT_INT_EN_MASK 0x0002
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK1_2BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK1_2BIT_INT_EN_BITS 1
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK1_2BIT_INT_EN_SHIFT 1

/* RX_X4_ECC :: interrupt_en_2bit :: cl91_buffer_blk0_2bit_int_en [00:00] */
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK0_2BIT_INT_EN_MASK 0x0001
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK0_2BIT_INT_EN_ALIGN 0
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK0_2BIT_INT_EN_BITS 1
#define RX_X4_ECC_INTERRUPT_EN_2BIT_CL91_BUFFER_BLK0_2BIT_INT_EN_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: disable_ecc_mem
 */
/* RX_X4_ECC :: disable_ecc_mem :: reserved0 [15:06] */
#define RX_X4_ECC_DISABLE_ECC_MEM_RESERVED0_MASK                   0xffc0
#define RX_X4_ECC_DISABLE_ECC_MEM_RESERVED0_ALIGN                  0
#define RX_X4_ECC_DISABLE_ECC_MEM_RESERVED0_BITS                   10
#define RX_X4_ECC_DISABLE_ECC_MEM_RESERVED0_SHIFT                  6

/* RX_X4_ECC :: disable_ecc_mem :: disable_ecc_deskew_mem_2 [05:05] */
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_2_MASK    0x0020
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_2_ALIGN   0
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_2_BITS    1
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_2_SHIFT   5

/* RX_X4_ECC :: disable_ecc_mem :: disable_ecc_deskew_mem_1 [04:04] */
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_1_MASK    0x0010
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_1_ALIGN   0
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_1_BITS    1
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_1_SHIFT   4

/* RX_X4_ECC :: disable_ecc_mem :: disable_ecc_deskew_mem_0 [03:03] */
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_0_MASK    0x0008
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_0_ALIGN   0
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_0_BITS    1
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_DESKEW_MEM_0_SHIFT   3

/* RX_X4_ECC :: disable_ecc_mem :: disable_ecc_cl91_buffer_blk2 [02:02] */
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK2_MASK 0x0004
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK2_ALIGN 0
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK2_BITS 1
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK2_SHIFT 2

/* RX_X4_ECC :: disable_ecc_mem :: disable_ecc_cl91_buffer_blk1 [01:01] */
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK1_MASK 0x0002
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK1_ALIGN 0
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK1_BITS 1
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK1_SHIFT 1

/* RX_X4_ECC :: disable_ecc_mem :: disable_ecc_cl91_buffer_blk0 [00:00] */
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK0_MASK 0x0001
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK0_ALIGN 0
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK0_BITS 1
#define RX_X4_ECC_DISABLE_ECC_MEM_DISABLE_ECC_CL91_BUFFER_BLK0_SHIFT 0


/****************************************************************************
 * RX_X4_ECC :: corrupt
 */
/* RX_X4_ECC :: corrupt :: reserved0 [15:12] */
#define RX_X4_ECC_CORRUPT_RESERVED0_MASK                           0xf000
#define RX_X4_ECC_CORRUPT_RESERVED0_ALIGN                          0
#define RX_X4_ECC_CORRUPT_RESERVED0_BITS                           4
#define RX_X4_ECC_CORRUPT_RESERVED0_SHIFT                          12

/* RX_X4_ECC :: corrupt :: corrupt_ecc_deskew_mem_2 [11:10] */
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_2_MASK            0x0c00
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_2_ALIGN           0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_2_BITS            2
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_2_SHIFT           10

/* RX_X4_ECC :: corrupt :: corrupt_ecc_deskew_mem_1 [09:08] */
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_1_MASK            0x0300
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_1_ALIGN           0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_1_BITS            2
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_1_SHIFT           8

/* RX_X4_ECC :: corrupt :: corrupt_ecc_deskew_mem_0 [07:06] */
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_0_MASK            0x00c0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_0_ALIGN           0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_0_BITS            2
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_DESKEW_MEM_0_SHIFT           6

/* RX_X4_ECC :: corrupt :: corrupt_ecc_cl91_buffer_blk2 [05:04] */
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK2_MASK        0x0030
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK2_ALIGN       0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK2_BITS        2
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK2_SHIFT       4

/* RX_X4_ECC :: corrupt :: corrupt_ecc_cl91_buffer_blk1 [03:02] */
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK1_MASK        0x000c
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK1_ALIGN       0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK1_BITS        2
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK1_SHIFT       2

/* RX_X4_ECC :: corrupt :: corrupt_ecc_cl91_buffer_blk0 [01:00] */
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK0_MASK        0x0003
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK0_ALIGN       0
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK0_BITS        2
#define RX_X4_ECC_CORRUPT_CORRUPT_ECC_CL91_BUFFER_BLK0_SHIFT       0


/****************************************************************************
 * Datatype Definitions.
 */
#endif /* #ifndef TEF_TMP__ */

/* End of File */

