m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim
vdecoder
Z1 !s110 1575812470
!i10b 1
!s100 l`o6Vk1FmgP[lIU;:0FdH2
IFNMT`Wc?HLCT7FD=5?fl11
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1575810534
8C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/decoder.v
FC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/decoder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1575812470.000000
!s107 C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3|C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/decoder.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3}
Z7 tCvgOpt 0
vLab3
R1
!i10b 1
!s100 KF:nN9;88jfNCNDB1m;GG1
IUmehjH5XnA=EF>I@VOkOf0
R2
R0
w1575810004
8C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/Lab3.v
FC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/Lab3.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/Lab3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3|C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/Lab3.v|
!i113 1
R5
R6
R7
n@lab3
vLab3_vlg_tst
R1
!i10b 1
!s100 ]63lSE2HZJ[4U]6=i`NM03
In9F`IPbdfEBjbaoWJ_g6;3
R2
R0
w1575812372
8C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim/Lab3.vt
FC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim/Lab3.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim/Lab3.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim|C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim/Lab3.vt|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/simulation/modelsim}
R7
n@lab3_vlg_tst
vtaxi
R1
!i10b 1
!s100 F<ka_Q=7?15?X0U4g6bYC0
IEA?9nZlkPP[OReIOSe6]a1
R2
R0
w1575810574
8C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/taxi.v
FC:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/taxi.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/taxi.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3|C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/szxtsjsy/Lab3/taxi.v|
!i113 1
R5
R6
R7
