Analysis & Synthesis report for senior_proj
Fri Jul 10 18:32:31 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level_wrapper|freq_dect:v_freq_dect_inst|state
 11. State Machine - |top_level_wrapper|populate_fifo:pop_fifo_inst|state
 12. State Machine - |top_level_wrapper|rms_calc:v_rms_inst|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay
 17. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 18. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 19. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 20. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 21. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 22. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 23. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 24. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 25. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 26. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 27. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 28. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 29. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 30. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 31. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 32. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 33. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 34. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 35. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 36. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 37. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 38. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 39. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 40. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 41. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 42. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 43. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 44. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 45. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 46. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 47. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 48. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 49. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 50. Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 51. Source assignments for fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|altsyncram_b8e1:FIFOram
 52. Parameter Settings for User Entity Instance: rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component
 53. Parameter Settings for User Entity Instance: populate_fifo:pop_fifo_inst|mult:mult_inst|altsquare:altsquare_component
 54. Parameter Settings for User Entity Instance: fifo:fifo_inst|scfifo:scfifo_component
 55. scfifo Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge"
 57. Port Connectivity Checks: "zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect"
 58. Port Connectivity Checks: "fifo:fifo_inst"
 59. Port Connectivity Checks: "populate_fifo:pop_fifo_inst|edge_dect:edge_inst"
 60. Port Connectivity Checks: "rms_calc:v_rms_inst|sqrt:sqrt_inst"
 61. Port Connectivity Checks: "rms_calc:v_rms_inst"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 10 18:32:31 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; senior_proj                                ;
; Top-level Entity Name              ; top_level_wrapper                          ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 420                                        ;
;     Total combinational functions  ; 417                                        ;
;     Dedicated logic registers      ; 123                                        ;
; Total registers                    ; 123                                        ;
; Total pins                         ; 50                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 98,304                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; top_level_wrapper  ; senior_proj        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; ../hdl/zero_crossing_dect.vhd    ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/zero_crossing_dect.vhd             ;         ;
; ../hdl/top_level_wrapper.vhd     ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/top_level_wrapper.vhd              ;         ;
; ../hdl/rms_calc.vhd              ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/rms_calc.vhd                       ;         ;
; ../hdl/populate_fifo.vhd         ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/populate_fifo.vhd                  ;         ;
; ../hdl/genData.vhd               ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/genData.vhd                        ;         ;
; ../hdl/freq_dect.vhd             ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/freq_dect.vhd                      ;         ;
; ../hdl/edge_dect.vhd             ; yes             ; User VHDL File               ; D:/Donald/Documents/senior_proj/hdl/edge_dect.vhd                      ;         ;
; fifo.vhd                         ; yes             ; User Wizard-Generated File   ; D:/Donald/Documents/senior_proj/quartus_project/fifo.vhd               ;         ;
; mult.vhd                         ; yes             ; User Wizard-Generated File   ; D:/Donald/Documents/senior_proj/quartus_project/mult.vhd               ;         ;
; sqrt.vhd                         ; yes             ; User Wizard-Generated File   ; D:/Donald/Documents/senior_proj/quartus_project/sqrt.vhd               ;         ;
; altsqrt.tdf                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsqrt.tdf             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc          ;         ;
; db/add_sub_vqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_vqc.tdf     ;         ;
; db/add_sub_uqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_uqc.tdf     ;         ;
; db/add_sub_tqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_tqc.tdf     ;         ;
; db/add_sub_sqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_sqc.tdf     ;         ;
; db/add_sub_rqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_rqc.tdf     ;         ;
; db/add_sub_qqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_qqc.tdf     ;         ;
; db/add_sub_pqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_pqc.tdf     ;         ;
; db/add_sub_oqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_oqc.tdf     ;         ;
; db/add_sub_nqc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_nqc.tdf     ;         ;
; db/add_sub_fpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_fpc.tdf     ;         ;
; db/add_sub_epc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_epc.tdf     ;         ;
; db/add_sub_dpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_dpc.tdf     ;         ;
; db/add_sub_cpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_cpc.tdf     ;         ;
; db/add_sub_bpc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_bpc.tdf     ;         ;
; db/add_sub_apc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_apc.tdf     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/add_sub_8pc.tdf     ;         ;
; dffpipe.tdf                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.tdf             ;         ;
; altsquare.tdf                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsquare.tdf           ;         ;
; db/altsquare_27e.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/altsquare_27e.tdf   ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_un31.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/scfifo_un31.tdf     ;         ;
; db/a_dpfifo_5u31.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/a_dpfifo_5u31.tdf   ;         ;
; db/altsyncram_b8e1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/altsyncram_b8e1.tdf ;         ;
; db/cmpr_0u8.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/cmpr_0u8.tdf        ;         ;
; db/cntr_bbb.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/cntr_bbb.tdf        ;         ;
; db/cntr_ob7.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/cntr_ob7.tdf        ;         ;
; db/cntr_cbb.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Donald/Documents/senior_proj/quartus_project/db/cntr_cbb.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 420       ;
;                                             ;           ;
; Total combinational functions               ; 417       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 31        ;
;     -- 3 input functions                    ; 183       ;
;     -- <=2 input functions                  ; 203       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 226       ;
;     -- arithmetic mode                      ; 191       ;
;                                             ;           ;
; Total registers                             ; 123       ;
;     -- Dedicated logic registers            ; 123       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
; Total memory bits                           ; 98304     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 147       ;
; Total fan-out                               ; 1964      ;
; Average fan-out                             ; 2.96      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level_wrapper                          ; 417 (1)           ; 123 (0)      ; 98304       ; 0            ; 0       ; 0         ; 50   ; 0            ; |top_level_wrapper                                                                                                                     ; work         ;
;    |fifo:fifo_inst|                         ; 41 (0)            ; 38 (0)       ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst                                                                                                      ; work         ;
;       |scfifo:scfifo_component|             ; 41 (0)            ; 38 (0)       ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst|scfifo:scfifo_component                                                                              ; work         ;
;          |scfifo_un31:auto_generated|       ; 41 (0)            ; 38 (0)       ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated                                                   ; work         ;
;             |a_dpfifo_5u31:dpfifo|          ; 41 (18)           ; 38 (15)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo                              ; work         ;
;                |altsyncram_b8e1:FIFOram|    ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|altsyncram_b8e1:FIFOram      ; work         ;
;                |cntr_bbb:rd_ptr_msb|        ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_bbb:rd_ptr_msb          ; work         ;
;                |cntr_ob7:usedw_counter|     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_ob7:usedw_counter       ; work         ;
;    |rms_calc:v_rms_inst|                    ; 375 (151)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst                                                                                                 ; work         ;
;       |sqrt:sqrt_inst|                      ; 224 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst                                                                                  ; work         ;
;          |altsqrt:ALTSQRT_component|        ; 224 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component                                                        ; work         ;
;             |lpm_add_sub:subtractors[10]|   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                            ; work         ;
;                |add_sub_qqc:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated ; work         ;
;             |lpm_add_sub:subtractors[11]|   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                            ; work         ;
;                |add_sub_rqc:auto_generated| ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated ; work         ;
;             |lpm_add_sub:subtractors[12]|   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                            ; work         ;
;                |add_sub_sqc:auto_generated| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated ; work         ;
;             |lpm_add_sub:subtractors[13]|   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                            ; work         ;
;                |add_sub_tqc:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated ; work         ;
;             |lpm_add_sub:subtractors[14]|   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                            ; work         ;
;                |add_sub_uqc:auto_generated| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated ; work         ;
;             |lpm_add_sub:subtractors[5]|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                             ; work         ;
;                |add_sub_epc:auto_generated| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated  ; work         ;
;             |lpm_add_sub:subtractors[6]|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                             ; work         ;
;                |add_sub_fpc:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated  ; work         ;
;             |lpm_add_sub:subtractors[7]|    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                             ; work         ;
;                |add_sub_nqc:auto_generated| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated  ; work         ;
;             |lpm_add_sub:subtractors[8]|    ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                             ; work         ;
;                |add_sub_oqc:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated  ; work         ;
;             |lpm_add_sub:subtractors[9]|    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                             ; work         ;
;                |add_sub_pqc:auto_generated| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated  ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|altsyncram_b8e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 24           ; 4096         ; 24           ; 98304 ; None ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 15.0    ; N/A          ; N/A          ; |top_level_wrapper|fifo:fifo_inst                             ; fifo.vhd        ;
; Altera ; LPM_MULT     ; 15.0    ; N/A          ; N/A          ; |top_level_wrapper|populate_fifo:pop_fifo_inst|mult:mult_inst ; mult.vhd        ;
; Altera ; ALTSQRT      ; 15.0    ; N/A          ; N/A          ; |top_level_wrapper|rms_calc:v_rms_inst|sqrt:sqrt_inst         ; sqrt.vhd        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |top_level_wrapper|freq_dect:v_freq_dect_inst|state             ;
+-----------------------+-------------+-----------------------+-------------------+
; Name                  ; state.count ; state.latch_freq_dect ; state.reset_state ;
+-----------------------+-------------+-----------------------+-------------------+
; state.reset_state     ; 0           ; 0                     ; 0                 ;
; state.latch_freq_dect ; 0           ; 1                     ; 1                 ;
; state.count           ; 1           ; 0                     ; 1                 ;
+-----------------------+-------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top_level_wrapper|populate_fifo:pop_fifo_inst|state      ;
+----------------+-------------+--------------+----------------+------------+
; Name           ; state.store ; state.square ; state.subtract ; state.idle ;
+----------------+-------------+--------------+----------------+------------+
; state.idle     ; 0           ; 0            ; 0              ; 0          ;
; state.subtract ; 0           ; 0            ; 1              ; 1          ;
; state.square   ; 0           ; 1            ; 0              ; 1          ;
; state.store    ; 1           ; 0            ; 0              ; 1          ;
+----------------+-------------+--------------+----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_wrapper|rms_calc:v_rms_inst|state                                             ;
+-------------------+------------------+-----------------+-------------------+----------------+------------+
; Name              ; state.report_rms ; state.square_rt ; state.divide_by_n ; state.sum_data ; state.idle ;
+-------------------+------------------+-----------------+-------------------+----------------+------------+
; state.idle        ; 0                ; 0               ; 0                 ; 0              ; 0          ;
; state.sum_data    ; 0                ; 0               ; 0                 ; 1              ; 1          ;
; state.divide_by_n ; 0                ; 0               ; 1                 ; 0              ; 1          ;
; state.square_rt   ; 0                ; 1               ; 0                 ; 0              ; 1          ;
; state.report_rms  ; 1                ; 0               ; 0                 ; 0              ; 1          ;
+-------------------+------------------+-----------------+-------------------+----------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect|input_sig[0]                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|data_sub_offset[0..8]                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|edge_dect:edge_inst|input_sig[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect|input_sig[1]                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect|rising_edge_dect                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|edge_dect:edge_inst|input_sig[1]                                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|edge_dect:edge_inst|rising_edge_dect                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; zero_crossing_dect:v_zero_cross_inst|raw_zero_crossing                                                                        ; Stuck at GND due to stuck port clock_enable                                                                  ;
; zero_crossing_dect:v_zero_cross_inst|zero_crossing_reg[0..3]                                                                  ; Stuck at GND due to stuck port clock_enable                                                                  ;
; zero_crossing_dect:v_zero_cross_inst|zero_crossing_dect_sig                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[0..2]                                                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; rms_calc:v_rms_inst|fifo_sum_divide_reg[23..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge|input_sig[0]                                                         ; Stuck at GND due to stuck port data_in                                                                       ;
; rms_calc:v_rms_inst|rms[15]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge|input_sig[1]                                                         ; Stuck at GND due to stuck port data_in                                                                       ;
; freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge|rising_edge_dect                                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[3..11]                                                                         ; Stuck at GND due to stuck port data_in                                                                       ;
; rms_calc:v_rms_inst|rms[14]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[12]                                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; rms_calc:v_rms_inst|rms[13]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[13]                                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; rms_calc:v_rms_inst|rms[12]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[14..16]                                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|data_sub_offset[9]                                                                                ; Merged with populate_fifo:pop_fifo_inst|data_sub_offset[10]                                                  ;
; populate_fifo:pop_fifo_inst|data_sub_offset[10]                                                                               ; Merged with populate_fifo:pop_fifo_inst|data_sub_offset[11]                                                  ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[17,19..23]                                                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; freq_dect:v_freq_dect_inst|freq_dect[0..31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; freq_dect:v_freq_dect_inst|freq_dect_count[0..31]                                                                             ; Lost fanout                                                                                                  ;
; freq_dect:v_freq_dect_inst|state.latch_freq_dect                                                                              ; Lost fanout                                                                                                  ;
; freq_dect:v_freq_dect_inst|state.count                                                                                        ; Lost fanout                                                                                                  ;
; populate_fifo:pop_fifo_inst|state.idle                                                                                        ; Lost fanout                                                                                                  ;
; populate_fifo:pop_fifo_inst|state.subtract                                                                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|data_sub_offset[11]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                  ;
; populate_fifo:pop_fifo_inst|state.square                                                                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|state.store                                                                                       ; Stuck at GND due to stuck port data_in                                                                       ;
; populate_fifo:pop_fifo_inst|wr_strb                                                                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[0..11] ; Stuck at GND due to stuck port clock_enable                                                                  ;
; populate_fifo:pop_fifo_inst|fifo_data_to_write[18]                                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|full_dff                               ; Lost fanout                                                                                                  ;
; freq_dect:v_freq_dect_inst|state.reset_state                                                                                  ; Lost fanout                                                                                                  ;
; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|usedw_is_0_dff                         ; Merged with fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|empty_dff ;
; Total Number of Removed Registers = 150                                                                                       ;                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                ;
+----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                      ;
+----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect|input_sig[0] ; Stuck at GND              ; zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect|rising_edge_dect,                                       ;
;                                                                                  ; due to stuck port data_in ; zero_crossing_dect:v_zero_cross_inst|raw_zero_crossing,                                                                     ;
;                                                                                  ;                           ; zero_crossing_dect:v_zero_cross_inst|zero_crossing_reg[3],                                                                  ;
;                                                                                  ;                           ; zero_crossing_dect:v_zero_cross_inst|zero_crossing_reg[2],                                                                  ;
;                                                                                  ;                           ; zero_crossing_dect:v_zero_cross_inst|zero_crossing_reg[1],                                                                  ;
;                                                                                  ;                           ; zero_crossing_dect:v_zero_cross_inst|zero_crossing_reg[0],                                                                  ;
;                                                                                  ;                           ; zero_crossing_dect:v_zero_cross_inst|zero_crossing_dect_sig,                                                                ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge|input_sig[0],                                                      ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge|rising_edge_dect,                                                  ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[31], freq_dect:v_freq_dect_inst|freq_dect[30],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[29], freq_dect:v_freq_dect_inst|freq_dect[28],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[27], freq_dect:v_freq_dect_inst|freq_dect[26],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[25], freq_dect:v_freq_dect_inst|freq_dect[24],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[23], freq_dect:v_freq_dect_inst|freq_dect[22],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[21], freq_dect:v_freq_dect_inst|freq_dect[20],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[19], freq_dect:v_freq_dect_inst|freq_dect[18],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[17], freq_dect:v_freq_dect_inst|freq_dect[16],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[15], freq_dect:v_freq_dect_inst|freq_dect[14],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[13], freq_dect:v_freq_dect_inst|freq_dect[12],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[11], freq_dect:v_freq_dect_inst|freq_dect[10],                                         ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[9], freq_dect:v_freq_dect_inst|freq_dect[8],                                           ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[7], freq_dect:v_freq_dect_inst|freq_dect[6],                                           ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[5], freq_dect:v_freq_dect_inst|freq_dect[4],                                           ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[3], freq_dect:v_freq_dect_inst|freq_dect[2],                                           ;
;                                                                                  ;                           ; freq_dect:v_freq_dect_inst|freq_dect[1], freq_dect:v_freq_dect_inst|freq_dect[0]                                            ;
; populate_fifo:pop_fifo_inst|state.subtract                                       ; Stuck at GND              ; populate_fifo:pop_fifo_inst|state.square, populate_fifo:pop_fifo_inst|state.store,                                          ;
;                                                                                  ; due to stuck port data_in ; populate_fifo:pop_fifo_inst|wr_strb,                                                                                        ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[1],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[2],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[3],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[4],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[5],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[6],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[7],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[8],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[9],  ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[10], ;
;                                                                                  ;                           ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr|counter_reg_bit[11]  ;
; populate_fifo:pop_fifo_inst|edge_dect:edge_inst|input_sig[0]                     ; Stuck at GND              ; populate_fifo:pop_fifo_inst|edge_dect:edge_inst|rising_edge_dect,                                                           ;
;                                                                                  ; due to stuck port data_in ; populate_fifo:pop_fifo_inst|data_sub_offset[11],                                                                            ;
;                                                                                  ;                           ; populate_fifo:pop_fifo_inst|fifo_data_to_write[18]                                                                          ;
; rms_calc:v_rms_inst|fifo_sum_divide_reg[31]                                      ; Stuck at GND              ; rms_calc:v_rms_inst|rms[14], rms_calc:v_rms_inst|rms[13],                                                                   ;
;                                                                                  ; due to stuck port data_in ; rms_calc:v_rms_inst|rms[12]                                                                                                 ;
; populate_fifo:pop_fifo_inst|data_sub_offset[7]                                   ; Stuck at GND              ; populate_fifo:pop_fifo_inst|fifo_data_to_write[23],                                                                         ;
;                                                                                  ; due to stuck port data_in ; populate_fifo:pop_fifo_inst|fifo_data_to_write[22]                                                                          ;
; populate_fifo:pop_fifo_inst|data_sub_offset[0]                                   ; Stuck at GND              ; populate_fifo:pop_fifo_inst|fifo_data_to_write[0],                                                                          ;
;                                                                                  ; due to stuck port data_in ; fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|full_dff                             ;
; populate_fifo:pop_fifo_inst|data_sub_offset[1]                                   ; Stuck at GND              ; populate_fifo:pop_fifo_inst|fifo_data_to_write[2]                                                                           ;
;                                                                                  ; due to stuck port data_in ;                                                                                                                             ;
; freq_dect:v_freq_dect_inst|state.count                                           ; Lost Fanouts              ; freq_dect:v_freq_dect_inst|state.reset_state                                                                                ;
+----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 59    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|altsyncram_b8e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                                   ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                                   ;
; PIPELINE       ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: populate_fifo:pop_fifo_inst|mult:mult_inst|altsquare:altsquare_component ;
+------------------+---------------+------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                               ;
+------------------+---------------+------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 12            ; Signed Integer                                                                     ;
; PIPELINE         ; 0             ; Signed Integer                                                                     ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                            ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                            ;
; RESULT_WIDTH     ; 24            ; Signed Integer                                                                     ;
; CBXI_PARAMETER   ; altsquare_27e ; Untyped                                                                            ;
+------------------+---------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------+
; Parameter Name          ; Value        ; Type                                       ;
+-------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                             ;
; lpm_width               ; 24           ; Signed Integer                             ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                             ;
; LPM_WIDTHU              ; 12           ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                    ;
; USE_EAB                 ; ON           ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                    ;
; CBXI_PARAMETER          ; scfifo_un31  ; Untyped                                    ;
+-------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; fifo:fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                           ;
;     -- lpm_width           ; 24                                     ;
;     -- LPM_NUMWORDS        ; 4096                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_dect:v_freq_dect_inst|edge_dect:zero_crosssing_edge"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; falling_edge_dect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zero_crossing_dect:v_zero_cross_inst|edge_dect:data_valid_edge_dect"                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; falling_edge_dect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_inst"                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "populate_fifo:pop_fifo_inst|edge_dect:edge_inst"                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; falling_edge_dect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rms_calc:v_rms_inst|sqrt:sqrt_inst"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rms_calc:v_rms_inst"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rms_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 123                         ;
;     CLR               ; 6                           ;
;     CLR SLD           ; 44                          ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 12                          ;
;     ENA SLD           ; 23                          ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 417                         ;
;     arith             ; 191                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 91                          ;
;     normal            ; 226                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 92                          ;
;         4 data inputs ; 31                          ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 30.80                       ;
; Average LUT depth     ; 15.39                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Jul 10 18:32:18 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off senior_proj -c senior_proj
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/zero_crossing_dect.vhd
    Info (12022): Found design unit 1: zero_crossing_dect-behav
    Info (12023): Found entity 1: zero_crossing_dect
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/top_level_wrapper.vhd
    Info (12022): Found design unit 1: top_level_wrapper-behav
    Info (12023): Found entity 1: top_level_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/rms_calc.vhd
    Info (12022): Found design unit 1: rms_calc-behav
    Info (12023): Found entity 1: rms_calc
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/populate_fifo.vhd
    Info (12022): Found design unit 1: populate_fifo-behav
    Info (12023): Found entity 1: populate_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/gendata.vhd
    Info (12022): Found design unit 1: genData-behav
    Info (12023): Found entity 1: genData
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/freq_dect.vhd
    Info (12022): Found design unit 1: freq_dect-behav
    Info (12023): Found entity 1: freq_dect
Info (12021): Found 2 design units, including 1 entities, in source file /donald/documents/senior_proj/hdl/edge_dect.vhd
    Info (12022): Found design unit 1: edge_dect-behav
    Info (12023): Found entity 1: edge_dect
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file mult.vhd
    Info (12022): Found design unit 1: mult-SYN
    Info (12023): Found entity 1: mult
Info (12021): Found 2 design units, including 1 entities, in source file sqrt.vhd
    Info (12022): Found design unit 1: sqrt-SYN
    Info (12023): Found entity 1: sqrt
Info (12127): Elaborating entity "top_level_wrapper" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level_wrapper.vhd(39): object "v_rms_valid" assigned a value but never read
Info (12128): Elaborating entity "rms_calc" for hierarchy "rms_calc:v_rms_inst"
Info (12128): Elaborating entity "sqrt" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst"
Info (12128): Elaborating entity "altsqrt" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "lpm_type" = "ALTSQRT"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "rms_calc:v_rms_inst|sqrt:sqrt_inst|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "genData" for hierarchy "genData:genDatainst"
Warning (10631): VHDL Process Statement warning at genData.vhd(56): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at genData.vhd(56): inferring latch(es) for signal or variable "data_out_valid", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_out_valid" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[0]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[1]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[2]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[3]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[4]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[5]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[6]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[7]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[8]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[9]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[10]" at genData.vhd(56)
Info (10041): Inferred latch for "data_out[11]" at genData.vhd(56)
Info (12128): Elaborating entity "populate_fifo" for hierarchy "populate_fifo:pop_fifo_inst"
Info (12128): Elaborating entity "edge_dect" for hierarchy "populate_fifo:pop_fifo_inst|edge_dect:edge_inst"
Info (12128): Elaborating entity "mult" for hierarchy "populate_fifo:pop_fifo_inst|mult:mult_inst"
Info (12128): Elaborating entity "altsquare" for hierarchy "populate_fifo:pop_fifo_inst|mult:mult_inst|altsquare:altsquare_component"
Info (12130): Elaborated megafunction instantiation "populate_fifo:pop_fifo_inst|mult:mult_inst|altsquare:altsquare_component"
Info (12133): Instantiated megafunction "populate_fifo:pop_fifo_inst|mult:mult_inst|altsquare:altsquare_component" with the following parameter:
    Info (12134): Parameter "data_width" = "12"
    Info (12134): Parameter "lpm_type" = "ALTSQUARE"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsquare_27e.tdf
    Info (12023): Found entity 1: altsquare_27e
Info (12128): Elaborating entity "altsquare_27e" for hierarchy "populate_fifo:pop_fifo_inst|mult:mult_inst|altsquare:altsquare_component|altsquare_27e:auto_generated"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo:fifo_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "fifo:fifo_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_un31.tdf
    Info (12023): Found entity 1: scfifo_un31
Info (12128): Elaborating entity "scfifo_un31" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5u31.tdf
    Info (12023): Found entity 1: a_dpfifo_5u31
Info (12128): Elaborating entity "a_dpfifo_5u31" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8e1.tdf
    Info (12023): Found entity 1: altsyncram_b8e1
Info (12128): Elaborating entity "altsyncram_b8e1" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|altsyncram_b8e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf
    Info (12023): Found entity 1: cmpr_0u8
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cmpr_0u8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cmpr_0u8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbb.tdf
    Info (12023): Found entity 1: cntr_bbb
Info (12128): Elaborating entity "cntr_bbb" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_bbb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ob7.tdf
    Info (12023): Found entity 1: cntr_ob7
Info (12128): Elaborating entity "cntr_ob7" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_ob7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cbb.tdf
    Info (12023): Found entity 1: cntr_cbb
Info (12128): Elaborating entity "cntr_cbb" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_un31:auto_generated|a_dpfifo_5u31:dpfifo|cntr_cbb:wr_ptr"
Info (12128): Elaborating entity "zero_crossing_dect" for hierarchy "zero_crossing_dect:v_zero_cross_inst"
Info (12128): Elaborating entity "freq_dect" for hierarchy "freq_dect:v_freq_dect_inst"
Info (13014): Ignored 146 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
    Info (13019): Ignored 130 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rms_out[12]" is stuck at GND
    Warning (13410): Pin "rms_out[13]" is stuck at GND
    Warning (13410): Pin "rms_out[14]" is stuck at GND
    Warning (13410): Pin "rms_out[15]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[0]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[1]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[2]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[3]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[4]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[5]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[6]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[7]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[8]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[9]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[10]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[11]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[12]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[13]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[14]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[15]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[16]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[17]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[18]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[19]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[20]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[21]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[22]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[23]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[24]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[25]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[26]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[27]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[28]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[29]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[30]" is stuck at GND
    Warning (13410): Pin "freq_dect_out[31]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 507 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 433 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 734 megabytes
    Info: Processing ended: Fri Jul 10 18:32:31 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


