Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 18:32:23 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                         WorstPath to Src                                                                        |                                                                                               Path #1                                                                                              | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                           6.250 |                                                                                                                                                                                              6.250 |              6.250 |
| Path Delay                |                                                                                                                                                          16.408 |                                                                                                                                                                                             19.520 |              0.562 |
| Logic Delay               | 2.837(18%)                                                                                                                                                      | 4.503(24%)                                                                                                                                                                                         | 0.093(17%)         |
| Net Delay                 | 13.571(82%)                                                                                                                                                     | 15.017(76%)                                                                                                                                                                                        | 0.469(83%)         |
| Clock Skew                |                                                                                                                                                          -0.110 |                                                                                                                                                                                             -0.156 |             -0.081 |
| Slack                     |                                                                                                                                                         -10.276 |                                                                                                                                                                                            -13.434 |              5.598 |
| Timing Exception          |                                                                                                                                                                 |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 19% x 3%                                                                                                                                                        | 24% x 2%                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (1, 1)                                                                                                                                                          | (1, 0)                                                                                                                                                                                             | (1, 0)             |
| Cumulative Fanout         |                                                                                                                                                             314 |                                                                                                                                                                                                413 |                  1 |
| Fixed Loc                 |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                              30 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                              30 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                           | clk_user           |
| End Point Clock           | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                           | clk_user           |
| DSP Block                 | None                                                                                                                                                            | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                            | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                               4 |                                                                                                                                                                                                  4 |                  0 |
| SLR Crossings             |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                              51 |                                                                                                                                                                                                 58 |                  1 |
| Dont Touch                |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                        | sr_p.sr_1_11.roi_ret_923/C                                                                                                                                                                         | sr_p.sr_1[251]/C   |
| End Point Pin             | sr_p.sr_1_11.roi_ret_923/D                                                                                                                                      | sr_p.sr_1[251]/D                                                                                                                                                                                   | sr_p.sr_2[251]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                         WorstPath to Src                                                                        |                                                                                                 Path #2                                                                                                 | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                           6.250 |                                                                                                                                                                                                   6.250 |              6.250 |
| Path Delay                |                                                                                                                                                          16.408 |                                                                                                                                                                                                  19.487 |              0.605 |
| Logic Delay               | 2.837(18%)                                                                                                                                                      | 4.679(25%)                                                                                                                                                                                              | 0.097(17%)         |
| Net Delay                 | 13.571(82%)                                                                                                                                                     | 14.808(75%)                                                                                                                                                                                             | 0.508(83%)         |
| Clock Skew                |                                                                                                                                                          -0.110 |                                                                                                                                                                                                  -0.169 |             -0.082 |
| Slack                     |                                                                                                                                                         -10.276 |                                                                                                                                                                                                 -13.414 |              5.554 |
| Timing Exception          |                                                                                                                                                                 |                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 19% x 3%                                                                                                                                                        | 22% x 2%                                                                                                                                                                                                | 3% x 0%            |
| Clock Region Distance     | (1, 1)                                                                                                                                                          | (1, 0)                                                                                                                                                                                                  | (1, 0)             |
| Cumulative Fanout         |                                                                                                                                                             314 |                                                                                                                                                                                                     414 |                  1 |
| Fixed Loc                 |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                                                                                                                                                              30 |                                                                                                                                                                                                      38 |                  0 |
| Routes                    |                                                                                                                                                              30 |                                                                                                                                                                                                      38 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                                | clk_user           |
| End Point Clock           | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                                | clk_user           |
| DSP Block                 | None                                                                                                                                                            | None                                                                                                                                                                                                    | None               |
| BRAM                      | None                                                                                                                                                            | None                                                                                                                                                                                                    | None               |
| IO Crossings              |                                                                                                                                                               4 |                                                                                                                                                                                                       4 |                  0 |
| SLR Crossings             |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                                                                                                                                                              51 |                                                                                                                                                                                                      58 |                  1 |
| Dont Touch                |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                        | sr_p.sr_1_11.roi_ret_923/C                                                                                                                                                                              | sr_p.sr_1[249]/C   |
| End Point Pin             | sr_p.sr_1_11.roi_ret_923/D                                                                                                                                      | sr_p.sr_1[249]/D                                                                                                                                                                                        | sr_p.sr_2[249]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                            Path #3                                                                                            |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |               0.657 |                                                                                                                                                                                        19.532 |                                                                                                                                                                                   18.447 |
| Logic Delay               | 0.099(16%)          | 4.294(22%)                                                                                                                                                                                    | 4.011(22%)                                                                                                                                                                               |
| Net Delay                 | 0.558(84%)          | 15.238(78%)                                                                                                                                                                                   | 14.436(78%)                                                                                                                                                                              |
| Clock Skew                |              -0.119 |                                                                                                                                                                                        -0.123 |                                                                                                                                                                                   -0.114 |
| Slack                     |               5.466 |                                                                                                                                                                                       -13.413 |                                                                                                                                                                                  -12.319 |
| Timing Exception          |                     |                                                                                                                                                                                               |                                                                                                                                                                                          |
| Bounding Box Size         | 3% x 0%             | 23% x 2%                                                                                                                                                                                      | 22% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                   4 |                                                                                                                                                                                           337 |                                                                                                                                                                                      418 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                   0 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Routes                    |                   1 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| BRAM                      | None                | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| IO Crossings              |                   0 |                                                                                                                                                                                             4 |                                                                                                                                                                                        4 |
| SLR Crossings             |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| High Fanout               |                   4 |                                                                                                                                                                                            52 |                                                                                                                                                                                       59 |
| Dont Touch                |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                           | sr_p.sr_1_15.roi_ret_27547/C                                                                                                                                                             |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1_15.roi_ret_27547/D                                                                                                                                                                  | sr_p.sr_1[251]/D                                                                                                                                                                         |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #4                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                     6.250 |
| Path Delay                |               0.657 |                                                                                                                                                                                             19.508 |                     2.091 |
| Logic Delay               | 0.099(16%)          | 4.251(22%)                                                                                                                                                                                         | 0.457(22%)                |
| Net Delay                 | 0.558(84%)          | 15.257(78%)                                                                                                                                                                                        | 1.634(78%)                |
| Clock Skew                |              -0.119 |                                                                                                                                                                                             -0.112 |                    -0.178 |
| Slack                     |               5.466 |                                                                                                                                                                                            -13.378 |                     3.973 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                           |
| Bounding Box Size         | 3% x 0%             | 21% x 2%                                                                                                                                                                                           | 17% x 0%                  |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                             | (1, 0)                    |
| Cumulative Fanout         |                   4 |                                                                                                                                                                                                367 |                         4 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed              |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                         3 |
| Routes                    |                   1 |                                                                                                                                                                                                 37 |                         3 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 FDRE  |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                  |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                  |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                      |
| BRAM                      | None                | None                                                                                                                                                                                               | None                      |
| IO Crossings              |                   0 |                                                                                                                                                                                                  4 |                         1 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                   4 |                                                                                                                                                                                                 57 |                         1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                | sr_p.sr_1_7.roi_ret_163/C |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1_7.roi_ret_163/D                                                                                                                                                                          | sr_p.sr_1[122]/D          |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                         WorstPath to Src                                                                        |                                                                                               Path #5                                                                                              | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                           6.250 |                                                                                                                                                                                              6.250 |              6.250 |
| Path Delay                |                                                                                                                                                          16.408 |                                                                                                                                                                                             19.456 |              0.445 |
| Logic Delay               | 2.837(18%)                                                                                                                                                      | 4.673(25%)                                                                                                                                                                                         | 0.096(22%)         |
| Net Delay                 | 13.571(82%)                                                                                                                                                     | 14.783(75%)                                                                                                                                                                                        | 0.349(78%)         |
| Clock Skew                |                                                                                                                                                          -0.110 |                                                                                                                                                                                             -0.135 |             -0.037 |
| Slack                     |                                                                                                                                                         -10.276 |                                                                                                                                                                                            -13.349 |              5.760 |
| Timing Exception          |                                                                                                                                                                 |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 19% x 3%                                                                                                                                                        | 25% x 2%                                                                                                                                                                                           | 0% x 1%            |
| Clock Region Distance     | (1, 1)                                                                                                                                                          | (2, 0)                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                             314 |                                                                                                                                                                                                414 |                  1 |
| Fixed Loc                 |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                              30 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                              30 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                           | clk_user           |
| End Point Clock           | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                           | clk_user           |
| DSP Block                 | None                                                                                                                                                            | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                            | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                               4 |                                                                                                                                                                                                  4 |                  0 |
| SLR Crossings             |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                              51 |                                                                                                                                                                                                 58 |                  1 |
| Dont Touch                |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                               0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                        | sr_p.sr_1_11.roi_ret_923/C                                                                                                                                                                         | sr_p.sr_1[247]/C   |
| End Point Pin             | sr_p.sr_1_11.roi_ret_923/D                                                                                                                                      | sr_p.sr_1[247]/D                                                                                                                                                                                   | sr_p.sr_2[247]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #6                                                                                              |    WorstPath from Dst    |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                    6.250 |
| Path Delay                |               0.657 |                                                                                                                                                                                             19.476 |                    2.594 |
| Logic Delay               | 0.099(16%)          | 4.173(22%)                                                                                                                                                                                         | 0.567(22%)               |
| Net Delay                 | 0.558(84%)          | 15.303(78%)                                                                                                                                                                                        | 2.027(78%)               |
| Clock Skew                |              -0.119 |                                                                                                                                                                                             -0.111 |                   -0.211 |
| Slack                     |               5.466 |                                                                                                                                                                                            -13.345 |                    3.436 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                          |
| Bounding Box Size         | 3% x 0%             | 21% x 2%                                                                                                                                                                                           | 17% x 0%                 |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                             | (1, 0)                   |
| Cumulative Fanout         |                   4 |                                                                                                                                                                                                367 |                        4 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                        3 |
| Routes                    |                   1 |                                                                                                                                                                                                 37 |                        3 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                 |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                     |
| BRAM                      | None                | None                                                                                                                                                                                               | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                  4 |                        1 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                        0 |
| High Fanout               |                   4 |                                                                                                                                                                                                 57 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                | sr_p.sr_1_7.pt_ret_76/C  |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1_7.pt_ret_76/D                                                                                                                                                                            | sr_p.sr_1[117]/D         |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #7                                                                                              |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |               0.657 |                                                                                                                                                                                             19.511 |                                                                                                                                                                                             18.811 |
| Logic Delay               | 0.099(16%)          | 4.401(23%)                                                                                                                                                                                         | 4.313(23%)                                                                                                                                                                                         |
| Net Delay                 | 0.558(84%)          | 15.110(77%)                                                                                                                                                                                        | 14.498(77%)                                                                                                                                                                                        |
| Clock Skew                |              -0.119 |                                                                                                                                                                                             -0.068 |                                                                                                                                                                                             -0.176 |
| Slack                     |               5.466 |                                                                                                                                                                                            -13.337 |                                                                                                                                                                                            -12.745 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                                                                                                                                                                                                    |
| Bounding Box Size         | 3% x 0%             | 23% x 2%                                                                                                                                                                                           | 28% x 2%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                   4 |                                                                                                                                                                                                324 |                                                                                                                                                                                                390 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                 37 |
| Routes                    |                   1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                                                  4 |                                                                                                                                                                                                  4 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| High Fanout               |                   4 |                                                                                                                                                                                                 52 |                                                                                                                                                                                                 59 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                | sr_p.sr_1_15.roi_ret_27833/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1_15.roi_ret_27833/D                                                                                                                                                                       | sr_p.sr_1[251]/D                                                                                                                                                                                   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #8                                                                                              |      WorstPath from Dst     |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                       6.250 |
| Path Delay                |               0.657 |                                                                                                                                                                                             19.470 |                       2.928 |
| Logic Delay               | 0.099(16%)          | 4.173(22%)                                                                                                                                                                                         | 0.565(20%)                  |
| Net Delay                 | 0.558(84%)          | 15.297(78%)                                                                                                                                                                                        | 2.363(80%)                  |
| Clock Skew                |              -0.119 |                                                                                                                                                                                             -0.108 |                      -0.103 |
| Slack                     |               5.466 |                                                                                                                                                                                            -13.336 |                       3.211 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                             |
| Bounding Box Size         | 3% x 0%             | 21% x 2%                                                                                                                                                                                           | 18% x 0%                    |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                             | (0, 0)                      |
| Cumulative Fanout         |                   4 |                                                                                                                                                                                                367 |                           4 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                           0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                           3 |
| Routes                    |                   1 |                                                                                                                                                                                                 37 |                           3 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE    |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                    |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                    |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                        |
| BRAM                      | None                | None                                                                                                                                                                                               | None                        |
| IO Crossings              |                   0 |                                                                                                                                                                                                  4 |                           3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                           0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                           0 |
| High Fanout               |                   4 |                                                                                                                                                                                                 57 |                           1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                           0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                      |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                | sr_p.sr_1_7.sector_ret_59/C |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1_7.sector_ret_59/D                                                                                                                                                                        | sr_p.sr_1[113]/D            |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                               Path #9                                                                                              |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |                    0.639 |                                                                                                                                                                                             19.497 |                                                                                                                                                                                             18.401 |
| Logic Delay               | 0.097(16%)               | 4.886(26%)                                                                                                                                                                                         | 4.513(25%)                                                                                                                                                                                         |
| Net Delay                 | 0.542(84%)               | 14.611(74%)                                                                                                                                                                                        | 13.888(75%)                                                                                                                                                                                        |
| Clock Skew                |                   -0.047 |                                                                                                                                                                                             -0.070 |                                                                                                                                                                                             -0.170 |
| Slack                     |                    5.555 |                                                                                                                                                                                            -13.325 |                                                                                                                                                                                            -12.329 |
| Timing Exception          |                          |                                                                                                                                                                                                    |                                                                                                                                                                                                    |
| Bounding Box Size         | 0% x 0%                  | 22% x 3%                                                                                                                                                                                           | 24% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                403 |                                                                                                                                                                                                446 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                 37 |
| Routes                    |                        1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                               |
| BRAM                      | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                                                                                                  1 |                                                                                                                                                                                                  1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                 58 |                                                                                                                                                                                                 58 |
| Dont Touch                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[228]/C        | muon_cand_14.pt_0_rep1/C                                                                                                                                                                           | sr_p.sr_1_15.roi_ret_26932/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_14.pt_0_rep1/D | sr_p.sr_1_15.roi_ret_26932/D                                                                                                                                                                       | sr_p.sr_1[251]/D                                                                                                                                                                                   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                         WorstPath to Src                                                                        |                                                                                                 Path #10                                                                                                | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                           6.250 |                                                                                                                                                                                                   6.250 |              6.250 |
| Path Delay                |                                                                                                                                                          16.408 |                                                                                                                                                                                                  19.351 |              0.580 |
| Logic Delay               | 2.837(18%)                                                                                                                                                      | 4.566(24%)                                                                                                                                                                                              | 0.096(17%)         |
| Net Delay                 | 13.571(82%)                                                                                                                                                     | 14.785(76%)                                                                                                                                                                                             | 0.484(83%)         |
| Clock Skew                |                                                                                                                                                          -0.110 |                                                                                                                                                                                                  -0.205 |             -0.026 |
| Slack                     |                                                                                                                                                         -10.276 |                                                                                                                                                                                                 -13.314 |              5.636 |
| Timing Exception          |                                                                                                                                                                 |                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 19% x 3%                                                                                                                                                        | 24% x 2%                                                                                                                                                                                                | 1% x 0%            |
| Clock Region Distance     | (1, 1)                                                                                                                                                          | (1, 0)                                                                                                                                                                                                  | (1, 0)             |
| Cumulative Fanout         |                                                                                                                                                             314 |                                                                                                                                                                                                     414 |                  1 |
| Fixed Loc                 |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                                                                                                                                                              30 |                                                                                                                                                                                                      38 |                  0 |
| Routes                    |                                                                                                                                                              30 |                                                                                                                                                                                                      38 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                                | clk_user           |
| End Point Clock           | clk_user                                                                                                                                                        | clk_user                                                                                                                                                                                                | clk_user           |
| DSP Block                 | None                                                                                                                                                            | None                                                                                                                                                                                                    | None               |
| BRAM                      | None                                                                                                                                                            | None                                                                                                                                                                                                    | None               |
| IO Crossings              |                                                                                                                                                               4 |                                                                                                                                                                                                       4 |                  0 |
| SLR Crossings             |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                                                                                                                                                              51 |                                                                                                                                                                                                      58 |                  1 |
| Dont Touch                |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                                                                                                                                                               0 |                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | muon_cand_11.pt_1_rep1/C                                                                                                                                        | sr_p.sr_1_11.roi_ret_923/C                                                                                                                                                                              | sr_p.sr_1[248]/C   |
| End Point Pin             | sr_p.sr_1_11.roi_ret_923/D                                                                                                                                      | sr_p.sr_1[248]/D                                                                                                                                                                                        | sr_p.sr_2[248]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+----+----+----+-----+-----+-----+----+----+
| End Point Clock | Requirement | 28 | 29 | 30 |  31 | 32 | 33 | 34 |  35 |  36 |  37 | 38 | 39 |
+-----------------+-------------+----+----+----+-----+----+----+----+-----+-----+-----+----+----+
| clk_user        | 6.250ns     |  1 | 11 | 34 | 153 | 89 | 43 | 89 | 221 | 193 | 142 | 23 |  1 |
+-----------------+-------------+----+----+----+-----+----+----+----+-----+-----+-----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


