

================================================================
== Vitis HLS Report for 'Layer_norm_Pipeline_l_j7'
================================================================
* Date:           Tue Sep  5 02:10:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      806|      806|  8.060 us|  8.060 us|  806|  806|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j7    |      804|      804|        38|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 41 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v260, void @empty_34, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v261, void @empty_34, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i9_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i9"   --->   Operation 44 'read' 'i9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v172_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v172"   --->   Operation 45 'read' 'v172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v167_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v167"   --->   Operation 46 'read' 'v167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub_ln328_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln328"   --->   Operation 47 'read' 'sub_ln328_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j7"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc91"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j7_1 = load i10 %j7" [kernel.cpp:325]   --->   Operation 50 'load' 'j7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.77ns)   --->   "%icmp_ln325 = icmp_eq  i10 %j7_1, i10 768" [kernel.cpp:325]   --->   Operation 51 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln325 = add i10 %j7_1, i10 1" [kernel.cpp:325]   --->   Operation 53 'add' 'add_ln325' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %for.inc91.split_ifconv, void %for.inc94.exitStub" [kernel.cpp:325]   --->   Operation 54 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i10 %j7_1" [kernel.cpp:328]   --->   Operation 55 'zext' 'zext_ln328' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.81ns)   --->   "%add_ln328 = add i14 %sub_ln328_read, i14 %zext_ln328" [kernel.cpp:328]   --->   Operation 56 'add' 'add_ln328' <Predicate = (!icmp_ln325)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i14 %add_ln328" [kernel.cpp:328]   --->   Operation 57 'zext' 'zext_ln328_1' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v137_addr = getelementptr i32 %v137, i64 0, i64 %zext_ln328_1" [kernel.cpp:328]   --->   Operation 58 'getelementptr' 'v137_addr' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%v166 = load i14 %v137_addr" [kernel.cpp:328]   --->   Operation 59 'load' 'v166' <Predicate = (!icmp_ln325)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 60 [1/1] (0.95ns)   --->   "%switch_ln339 = switch i4 %i9_read, void %arrayidx902.0.0.021.case.11, i4 0, void %arrayidx902.0.0.021.case.0, i4 1, void %arrayidx902.0.0.021.case.1, i4 2, void %arrayidx902.0.0.021.case.2, i4 3, void %arrayidx902.0.0.021.case.3, i4 4, void %arrayidx902.0.0.021.case.4, i4 5, void %arrayidx902.0.0.021.case.5, i4 6, void %arrayidx902.0.0.021.case.6, i4 7, void %arrayidx902.0.0.021.case.7, i4 8, void %arrayidx902.0.0.021.case.8, i4 9, void %arrayidx902.0.0.021.case.9, i4 10, void %arrayidx902.0.0.021.case.10" [kernel.cpp:339]   --->   Operation 60 'switch' 'switch_ln339' <Predicate = (!icmp_ln325)> <Delay = 0.95>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln325 = store i10 %add_ln325, i10 %j7" [kernel.cpp:325]   --->   Operation 61 'store' 'store_ln325' <Predicate = (!icmp_ln325)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln325 = br void %for.inc91" [kernel.cpp:325]   --->   Operation 62 'br' 'br_ln325' <Predicate = (!icmp_ln325)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%v166 = load i14 %v137_addr" [kernel.cpp:328]   --->   Operation 63 'load' 'v166' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 64 [5/5] (7.25ns)   --->   "%v168 = fsub i32 %v166, i32 %v167_read" [kernel.cpp:330]   --->   Operation 64 'fsub' 'v168' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 65 [4/5] (7.25ns)   --->   "%v168 = fsub i32 %v166, i32 %v167_read" [kernel.cpp:330]   --->   Operation 65 'fsub' 'v168' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 66 [3/5] (7.25ns)   --->   "%v168 = fsub i32 %v166, i32 %v167_read" [kernel.cpp:330]   --->   Operation 66 'fsub' 'v168' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i10 %j7_1" [kernel.cpp:325]   --->   Operation 67 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%v260_addr = getelementptr i32 %v260, i64 0, i64 %zext_ln325" [kernel.cpp:327]   --->   Operation 68 'getelementptr' 'v260_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%v260_load = load i10 %v260_addr" [kernel.cpp:327]   --->   Operation 69 'load' 'v260_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 70 [2/5] (7.25ns)   --->   "%v168 = fsub i32 %v166, i32 %v167_read" [kernel.cpp:330]   --->   Operation 70 'fsub' 'v168' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%v260_load = load i10 %v260_addr" [kernel.cpp:327]   --->   Operation 71 'load' 'v260_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 72 [1/5] (7.25ns)   --->   "%v168 = fsub i32 %v166, i32 %v167_read" [kernel.cpp:330]   --->   Operation 72 'fsub' 'v168' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%v165 = bitcast i32 %v260_load" [kernel.cpp:327]   --->   Operation 73 'bitcast' 'v165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [4/4] (5.70ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:331]   --->   Operation 74 'fmul' 'v169' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 75 [3/4] (5.70ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:331]   --->   Operation 75 'fmul' 'v169' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 76 [2/4] (5.70ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:331]   --->   Operation 76 'fmul' 'v169' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 77 [1/4] (5.70ns)   --->   "%v169 = fmul i32 %v165, i32 %v168" [kernel.cpp:331]   --->   Operation 77 'fmul' 'v169' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 78 [16/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 78 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 79 [15/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 79 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 80 [14/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 80 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 81 [13/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 81 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 82 [12/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 82 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 83 [11/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 83 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 84 [10/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 84 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 85 [9/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 85 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 86 [8/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 86 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 87 [7/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 87 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 88 [6/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 88 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 89 [5/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 89 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 90 [4/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 90 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 91 [3/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 91 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 92 [2/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 92 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 93 [1/1] (0.00ns)   --->   "%v261_addr = getelementptr i32 %v261, i64 0, i64 %zext_ln325" [kernel.cpp:336]   --->   Operation 93 'getelementptr' 'v261_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 94 [2/2] (3.25ns)   --->   "%v261_load = load i10 %v261_addr" [kernel.cpp:336]   --->   Operation 94 'load' 'v261_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 95 [1/16] (6.07ns)   --->   "%v173 = fdiv i32 %v169, i32 %v172_read" [kernel.cpp:335]   --->   Operation 95 'fdiv' 'v173' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 96 [1/2] (3.25ns)   --->   "%v261_load = load i10 %v261_addr" [kernel.cpp:336]   --->   Operation 96 'load' 'v261_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 97 [1/1] (0.00ns)   --->   "%v174 = bitcast i32 %v261_load" [kernel.cpp:336]   --->   Operation 97 'bitcast' 'v174' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 98 [5/5] (7.25ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:337]   --->   Operation 98 'fadd' 'v175' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 99 [4/5] (7.25ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:337]   --->   Operation 99 'fadd' 'v175' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 100 [3/5] (7.25ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:337]   --->   Operation 100 'fadd' 'v175' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 101 [2/5] (7.25ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:337]   --->   Operation 101 'fadd' 'v175' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 102 [1/5] (7.25ns)   --->   "%v175 = fadd i32 %v173, i32 %v174" [kernel.cpp:337]   --->   Operation 102 'fadd' 'v175' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.43>
ST_33 : Operation 103 [2/2] (4.43ns)   --->   "%d = fpext i32 %v175"   --->   Operation 103 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.22>
ST_34 : Operation 104 [1/2] (4.43ns)   --->   "%d = fpext i32 %v175"   --->   Operation 104 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 105 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 105 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 106 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 108 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 108 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 109 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 110 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 110 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.51>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 111 'zext' 'zext_ln501' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_43 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 112 'bitconcatenate' 'p_Result_43' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_43"   --->   Operation 113 'zext' 'zext_ln604' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 114 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, i54 %zext_ln604"   --->   Operation 114 'sub' 'man_V_3' <Predicate = (!icmp_ln606 & p_Result_s)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 115 [1/1] (0.94ns)   --->   "%man_V_4 = select i1 %p_Result_s, i54 %man_V_3, i54 %zext_ln604"   --->   Operation 115 'select' 'man_V_4' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 116 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 116 'sub' 'F2' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 117 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 117 'icmp' 'icmp_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 118 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4080"   --->   Operation 118 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 119 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 16, i12 %F2"   --->   Operation 119 'sub' 'sub_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 120 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 120 'select' 'sh_amt' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 121 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 16"   --->   Operation 121 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_4"   --->   Operation 122 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 123 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 124 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 125 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.19>
ST_36 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 126 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_36 : Operation 127 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 127 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 128 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24"   --->   Operation 128 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 129 'trunc' 'sext_ln616cast' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00>
ST_36 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast"   --->   Operation 130 'shl' 'shl_ln639' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0"   --->   Operation 131 'select' 'select_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 132 'xor' 'xor_ln606' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 133 'and' 'and_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 134 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638"   --->   Operation 134 'select' 'select_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.30>
ST_37 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 135 'zext' 'zext_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%ashr_ln621 = ashr i54 %man_V_4, i54 %zext_ln621"   --->   Operation 136 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 137 'trunc' 'trunc_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%bitcast_ln768 = bitcast i32 %v175"   --->   Operation 138 'bitcast' 'bitcast_ln768' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31"   --->   Operation 139 'bitselect' 'tmp' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln623 = select i1 %tmp, i24 16777215, i24 0"   --->   Operation 140 'select' 'select_ln623' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623"   --->   Operation 141 'select' 'select_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 142 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617"   --->   Operation 142 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 143 [1/1] (0.69ns) (out node of the LUT)   --->   "%v176_V = select i1 %icmp_ln606, i24 0, i24 %select_ln616"   --->   Operation 143 'select' 'v176_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln326 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_29" [kernel.cpp:326]   --->   Operation 144 'specpipeline' 'specpipeline_ln326' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln325 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:325]   --->   Operation 145 'specloopname' 'specloopname_ln325' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 146 [1/1] (0.00ns)   --->   "%v140_0_addr = getelementptr i24 %v140_0, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 146 'getelementptr' 'v140_0_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 147 [1/1] (0.00ns)   --->   "%v140_1_addr = getelementptr i24 %v140_1, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 147 'getelementptr' 'v140_1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 148 [1/1] (0.00ns)   --->   "%v140_2_addr = getelementptr i24 %v140_2, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 148 'getelementptr' 'v140_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 149 [1/1] (0.00ns)   --->   "%v140_3_addr = getelementptr i24 %v140_3, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 149 'getelementptr' 'v140_3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 150 [1/1] (0.00ns)   --->   "%v140_4_addr = getelementptr i24 %v140_4, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 150 'getelementptr' 'v140_4_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 151 [1/1] (0.00ns)   --->   "%v140_5_addr = getelementptr i24 %v140_5, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 151 'getelementptr' 'v140_5_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 152 [1/1] (0.00ns)   --->   "%v140_6_addr = getelementptr i24 %v140_6, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 152 'getelementptr' 'v140_6_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 153 [1/1] (0.00ns)   --->   "%v140_7_addr = getelementptr i24 %v140_7, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 153 'getelementptr' 'v140_7_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 154 [1/1] (0.00ns)   --->   "%v140_8_addr = getelementptr i24 %v140_8, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 154 'getelementptr' 'v140_8_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 155 [1/1] (0.00ns)   --->   "%v140_9_addr = getelementptr i24 %v140_9, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 155 'getelementptr' 'v140_9_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 156 [1/1] (0.00ns)   --->   "%v140_10_addr = getelementptr i24 %v140_10, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 156 'getelementptr' 'v140_10_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 157 [1/1] (0.00ns)   --->   "%v140_11_addr = getelementptr i24 %v140_11, i64 0, i64 %zext_ln325" [kernel.cpp:339]   --->   Operation 157 'getelementptr' 'v140_11_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_10_addr" [kernel.cpp:339]   --->   Operation 158 'store' 'store_ln339' <Predicate = (i9_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 159 'br' 'br_ln339' <Predicate = (i9_read == 10)> <Delay = 0.00>
ST_38 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_9_addr" [kernel.cpp:339]   --->   Operation 160 'store' 'store_ln339' <Predicate = (i9_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 161 'br' 'br_ln339' <Predicate = (i9_read == 9)> <Delay = 0.00>
ST_38 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_8_addr" [kernel.cpp:339]   --->   Operation 162 'store' 'store_ln339' <Predicate = (i9_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 163 'br' 'br_ln339' <Predicate = (i9_read == 8)> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_7_addr" [kernel.cpp:339]   --->   Operation 164 'store' 'store_ln339' <Predicate = (i9_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 165 'br' 'br_ln339' <Predicate = (i9_read == 7)> <Delay = 0.00>
ST_38 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_6_addr" [kernel.cpp:339]   --->   Operation 166 'store' 'store_ln339' <Predicate = (i9_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 167 'br' 'br_ln339' <Predicate = (i9_read == 6)> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_5_addr" [kernel.cpp:339]   --->   Operation 168 'store' 'store_ln339' <Predicate = (i9_read == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 169 'br' 'br_ln339' <Predicate = (i9_read == 5)> <Delay = 0.00>
ST_38 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_4_addr" [kernel.cpp:339]   --->   Operation 170 'store' 'store_ln339' <Predicate = (i9_read == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 171 'br' 'br_ln339' <Predicate = (i9_read == 4)> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_3_addr" [kernel.cpp:339]   --->   Operation 172 'store' 'store_ln339' <Predicate = (i9_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 173 'br' 'br_ln339' <Predicate = (i9_read == 3)> <Delay = 0.00>
ST_38 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_2_addr" [kernel.cpp:339]   --->   Operation 174 'store' 'store_ln339' <Predicate = (i9_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 175 'br' 'br_ln339' <Predicate = (i9_read == 2)> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_1_addr" [kernel.cpp:339]   --->   Operation 176 'store' 'store_ln339' <Predicate = (i9_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 177 'br' 'br_ln339' <Predicate = (i9_read == 1)> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_0_addr" [kernel.cpp:339]   --->   Operation 178 'store' 'store_ln339' <Predicate = (i9_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 179 'br' 'br_ln339' <Predicate = (i9_read == 0)> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln339 = store i24 %v176_V, i10 %v140_11_addr" [kernel.cpp:339]   --->   Operation 180 'store' 'store_ln339' <Predicate = (i9_read == 15) | (i9_read == 14) | (i9_read == 13) | (i9_read == 12) | (i9_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln339 = br void %arrayidx902.0.0.021.exit" [kernel.cpp:339]   --->   Operation 181 'br' 'br_ln339' <Predicate = (i9_read == 15) | (i9_read == 14) | (i9_read == 13) | (i9_read == 12) | (i9_read == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	'alloca' operation ('j7') [20]  (0 ns)
	'load' operation ('j7', kernel.cpp:325) on local variable 'j7' [30]  (0 ns)
	'add' operation ('add_ln328', kernel.cpp:328) [38]  (1.81 ns)
	'getelementptr' operation ('v137_addr', kernel.cpp:328) [40]  (0 ns)
	'load' operation ('v166', kernel.cpp:328) on array 'v137' [46]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v166', kernel.cpp:328) on array 'v137' [46]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:330) [47]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:330) [47]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:330) [47]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:330) [47]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v168', kernel.cpp:330) [47]  (7.26 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:331) [48]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:331) [48]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:331) [48]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v169', kernel.cpp:331) [48]  (5.7 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:335) [49]  (6.08 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:337) [53]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:337) [53]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:337) [53]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:337) [53]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:337) [53]  (7.26 ns)

 <State 33>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d') [54]  (4.44 ns)

 <State 34>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [54]  (4.44 ns)
	'icmp' operation ('icmp_ln606') [65]  (2.79 ns)

 <State 35>: 4.51ns
The critical path consists of the following:
	'sub' operation ('F2') [66]  (1.55 ns)
	'icmp' operation ('icmp_ln616') [67]  (1.99 ns)
	'and' operation ('and_ln616') [91]  (0.978 ns)

 <State 36>: 6.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln638') [82]  (1.99 ns)
	'select' operation ('select_ln638') [85]  (0 ns)
	'select' operation ('select_ln617') [88]  (4.2 ns)

 <State 37>: 5.31ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln621') [76]  (0 ns)
	'select' operation ('select_ln620') [81]  (0 ns)
	'select' operation ('select_ln616') [92]  (4.61 ns)
	'select' operation ('v176.V') [93]  (0.694 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v140_5_addr', kernel.cpp:339) [99]  (0 ns)
	'store' operation ('store_ln339', kernel.cpp:339) of variable 'v176.V' on array 'v140_5' [123]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
