// Seed: 1043081810
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output tri0 id_2
);
  logic [1 'b0 : -1] id_4;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input  wand  id_0,
    input  wire  id_1
    , id_11,
    input  uwire id_2,
    output uwire id_3,
    input  uwire module_2,
    output tri1  id_5,
    input  wire  id_6,
    input  wor   id_7,
    output tri   id_8,
    input  wand  id_9
);
  wire [1 'b0 : 1 'b0] id_12;
  assign id_5 = -1 & 1;
  module_0 modCall_1 ();
endmodule
