
camera_sync.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fc0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003258  08003258  00004258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003268  08003268  00004268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800326c  0800326c  0000426c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08003270  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000006c  24000010  08003280  00005010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400007c  08003280  0000507c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c56e  00000000  00000000  0000503e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000018f6  00000000  00000000  000115ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ba0  00000000  00000000  00012ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000008f7  00000000  00000000  00013a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003615f  00000000  00000000  0001433f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000cd38  00000000  00000000  0004a49e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015d2dd  00000000  00000000  000571d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001b44b3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000309c  00000000  00000000  001b44f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000004b  00000000  00000000  001b7594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003240 	.word	0x08003240

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08003240 	.word	0x08003240

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002dc:	f000 f940 	bl	8000560 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e0:	f000 fafc 	bl	80008dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e4:	f000 f80c 	bl	8000300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e8:	f000 f920 	bl	800052c <MX_GPIO_Init>
  MX_TIM1_Init();
 80002ec:	f000 f872 	bl	80003d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80002f0:	2100      	movs	r1, #0
 80002f2:	4802      	ldr	r0, [pc, #8]	@ (80002fc <main+0x24>)
 80002f4:	f001 ff18 	bl	8002128 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002f8:	bf00      	nop
 80002fa:	e7fd      	b.n	80002f8 <main+0x20>
 80002fc:	2400002c 	.word	0x2400002c

08000300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b09c      	sub	sp, #112	@ 0x70
 8000304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000306:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800030a:	224c      	movs	r2, #76	@ 0x4c
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f002 ff6a 	bl	80031e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	2220      	movs	r2, #32
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f002 ff64 	bl	80031e8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000320:	2002      	movs	r0, #2
 8000322:	f000 fe85 	bl	8001030 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000326:	2300      	movs	r3, #0
 8000328:	603b      	str	r3, [r7, #0]
 800032a:	4b28      	ldr	r3, [pc, #160]	@ (80003cc <SystemClock_Config+0xcc>)
 800032c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800032e:	4a27      	ldr	r2, [pc, #156]	@ (80003cc <SystemClock_Config+0xcc>)
 8000330:	f023 0301 	bic.w	r3, r3, #1
 8000334:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000336:	4b25      	ldr	r3, [pc, #148]	@ (80003cc <SystemClock_Config+0xcc>)
 8000338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800033a:	f003 0301 	and.w	r3, r3, #1
 800033e:	603b      	str	r3, [r7, #0]
 8000340:	4b23      	ldr	r3, [pc, #140]	@ (80003d0 <SystemClock_Config+0xd0>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000348:	4a21      	ldr	r2, [pc, #132]	@ (80003d0 <SystemClock_Config+0xd0>)
 800034a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800034e:	6193      	str	r3, [r2, #24]
 8000350:	4b1f      	ldr	r3, [pc, #124]	@ (80003d0 <SystemClock_Config+0xd0>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000358:	603b      	str	r3, [r7, #0]
 800035a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800035c:	bf00      	nop
 800035e:	4b1c      	ldr	r3, [pc, #112]	@ (80003d0 <SystemClock_Config+0xd0>)
 8000360:	699b      	ldr	r3, [r3, #24]
 8000362:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800036a:	d1f8      	bne.n	800035e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800036c:	2302      	movs	r3, #2
 800036e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000370:	2301      	movs	r3, #1
 8000372:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000374:	2340      	movs	r3, #64	@ 0x40
 8000376:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000378:	2300      	movs	r3, #0
 800037a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800037c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000380:	4618      	mov	r0, r3
 8000382:	f000 fe8f 	bl	80010a4 <HAL_RCC_OscConfig>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800038c:	f000 f914 	bl	80005b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000390:	233f      	movs	r3, #63	@ 0x3f
 8000392:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000394:	2300      	movs	r3, #0
 8000396:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000398:	2300      	movs	r3, #0
 800039a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800039c:	2300      	movs	r3, #0
 800039e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80003a0:	2300      	movs	r3, #0
 80003a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80003a4:	2300      	movs	r3, #0
 80003a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80003a8:	2300      	movs	r3, #0
 80003aa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003b0:	1d3b      	adds	r3, r7, #4
 80003b2:	2101      	movs	r1, #1
 80003b4:	4618      	mov	r0, r3
 80003b6:	f001 facf 	bl	8001958 <HAL_RCC_ClockConfig>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80003c0:	f000 f8fa 	bl	80005b8 <Error_Handler>
  }
}
 80003c4:	bf00      	nop
 80003c6:	3770      	adds	r7, #112	@ 0x70
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	58000400 	.word	0x58000400
 80003d0:	58024800 	.word	0x58024800

080003d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b09a      	sub	sp, #104	@ 0x68
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003da:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80003de:	2200      	movs	r2, #0
 80003e0:	601a      	str	r2, [r3, #0]
 80003e2:	605a      	str	r2, [r3, #4]
 80003e4:	609a      	str	r2, [r3, #8]
 80003e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003e8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80003ec:	2200      	movs	r2, #0
 80003ee:	601a      	str	r2, [r3, #0]
 80003f0:	605a      	str	r2, [r3, #4]
 80003f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
 80003fc:	605a      	str	r2, [r3, #4]
 80003fe:	609a      	str	r2, [r3, #8]
 8000400:	60da      	str	r2, [r3, #12]
 8000402:	611a      	str	r2, [r3, #16]
 8000404:	615a      	str	r2, [r3, #20]
 8000406:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000408:	1d3b      	adds	r3, r7, #4
 800040a:	222c      	movs	r2, #44	@ 0x2c
 800040c:	2100      	movs	r1, #0
 800040e:	4618      	mov	r0, r3
 8000410:	f002 feea 	bl	80031e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000414:	4b43      	ldr	r3, [pc, #268]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000416:	4a44      	ldr	r2, [pc, #272]	@ (8000528 <MX_TIM1_Init+0x154>)
 8000418:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 800041a:	4b42      	ldr	r3, [pc, #264]	@ (8000524 <MX_TIM1_Init+0x150>)
 800041c:	223f      	movs	r2, #63	@ 0x3f
 800041e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000420:	4b40      	ldr	r3, [pc, #256]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 16666;
 8000426:	4b3f      	ldr	r3, [pc, #252]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000428:	f244 121a 	movw	r2, #16666	@ 0x411a
 800042c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800042e:	4b3d      	ldr	r3, [pc, #244]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000430:	2200      	movs	r2, #0
 8000432:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000434:	4b3b      	ldr	r3, [pc, #236]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000436:	2200      	movs	r2, #0
 8000438:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800043a:	4b3a      	ldr	r3, [pc, #232]	@ (8000524 <MX_TIM1_Init+0x150>)
 800043c:	2200      	movs	r2, #0
 800043e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000440:	4838      	ldr	r0, [pc, #224]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000442:	f001 fdb9 	bl	8001fb8 <HAL_TIM_Base_Init>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800044c:	f000 f8b4 	bl	80005b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000450:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000454:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000456:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800045a:	4619      	mov	r1, r3
 800045c:	4831      	ldr	r0, [pc, #196]	@ (8000524 <MX_TIM1_Init+0x150>)
 800045e:	f002 f885 	bl	800256c <HAL_TIM_ConfigClockSource>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000468:	f000 f8a6 	bl	80005b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800046c:	482d      	ldr	r0, [pc, #180]	@ (8000524 <MX_TIM1_Init+0x150>)
 800046e:	f001 fdfa 	bl	8002066 <HAL_TIM_PWM_Init>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000478:	f000 f89e 	bl	80005b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800047c:	2300      	movs	r3, #0
 800047e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000480:	2300      	movs	r3, #0
 8000482:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000484:	2300      	movs	r3, #0
 8000486:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000488:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800048c:	4619      	mov	r1, r3
 800048e:	4825      	ldr	r0, [pc, #148]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000490:	f002 fd9e 	bl	8002fd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800049a:	f000 f88d 	bl	80005b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800049e:	2360      	movs	r3, #96	@ 0x60
 80004a0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 10;
 80004a2:	230a      	movs	r3, #10
 80004a4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004a6:	2300      	movs	r3, #0
 80004a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004aa:	2300      	movs	r3, #0
 80004ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004ae:	2300      	movs	r3, #0
 80004b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004b2:	2300      	movs	r3, #0
 80004b4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004b6:	2300      	movs	r3, #0
 80004b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004be:	2200      	movs	r2, #0
 80004c0:	4619      	mov	r1, r3
 80004c2:	4818      	ldr	r0, [pc, #96]	@ (8000524 <MX_TIM1_Init+0x150>)
 80004c4:	f001 ff3e 	bl	8002344 <HAL_TIM_PWM_ConfigChannel>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80004ce:	f000 f873 	bl	80005b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004d2:	2300      	movs	r3, #0
 80004d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004d6:	2300      	movs	r3, #0
 80004d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004da:	2300      	movs	r3, #0
 80004dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004de:	2300      	movs	r3, #0
 80004e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004e2:	2300      	movs	r3, #0
 80004e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004ec:	2300      	movs	r3, #0
 80004ee:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004f0:	2300      	movs	r3, #0
 80004f2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80004f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80004fa:	2300      	movs	r3, #0
 80004fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	4619      	mov	r1, r3
 8000506:	4807      	ldr	r0, [pc, #28]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000508:	f002 fdf0 	bl	80030ec <HAL_TIMEx_ConfigBreakDeadTime>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000512:	f000 f851 	bl	80005b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000516:	4803      	ldr	r0, [pc, #12]	@ (8000524 <MX_TIM1_Init+0x150>)
 8000518:	f000 f890 	bl	800063c <HAL_TIM_MspPostInit>

}
 800051c:	bf00      	nop
 800051e:	3768      	adds	r7, #104	@ 0x68
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	2400002c 	.word	0x2400002c
 8000528:	40010000 	.word	0x40010000

0800052c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000532:	4b0a      	ldr	r3, [pc, #40]	@ (800055c <MX_GPIO_Init+0x30>)
 8000534:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000538:	4a08      	ldr	r2, [pc, #32]	@ (800055c <MX_GPIO_Init+0x30>)
 800053a:	f043 0310 	orr.w	r3, r3, #16
 800053e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000542:	4b06      	ldr	r3, [pc, #24]	@ (800055c <MX_GPIO_Init+0x30>)
 8000544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000548:	f003 0310 	and.w	r3, r3, #16
 800054c:	607b      	str	r3, [r7, #4]
 800054e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	58024400 	.word	0x58024400

08000560 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000566:	463b      	mov	r3, r7
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000572:	f000 fb35 	bl	8000be0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000576:	2301      	movs	r3, #1
 8000578:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800057a:	2300      	movs	r3, #0
 800057c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800057e:	2300      	movs	r3, #0
 8000580:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000582:	231f      	movs	r3, #31
 8000584:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000586:	2387      	movs	r3, #135	@ 0x87
 8000588:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800058a:	2300      	movs	r3, #0
 800058c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800058e:	2300      	movs	r3, #0
 8000590:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000592:	2301      	movs	r3, #1
 8000594:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000596:	2301      	movs	r3, #1
 8000598:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800059a:	2300      	movs	r3, #0
 800059c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800059e:	2300      	movs	r3, #0
 80005a0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80005a2:	463b      	mov	r3, r7
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 fb53 	bl	8000c50 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80005aa:	2004      	movs	r0, #4
 80005ac:	f000 fb30 	bl	8000c10 <HAL_MPU_Enable>

}
 80005b0:	bf00      	nop
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005bc:	b672      	cpsid	i
}
 80005be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <Error_Handler+0x8>

080005c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ca:	4b0a      	ldr	r3, [pc, #40]	@ (80005f4 <HAL_MspInit+0x30>)
 80005cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80005d0:	4a08      	ldr	r2, [pc, #32]	@ (80005f4 <HAL_MspInit+0x30>)
 80005d2:	f043 0302 	orr.w	r3, r3, #2
 80005d6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80005da:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <HAL_MspInit+0x30>)
 80005dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80005e0:	f003 0302 	and.w	r3, r3, #2
 80005e4:	607b      	str	r3, [r7, #4]
 80005e6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e8:	bf00      	nop
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	58024400 	.word	0x58024400

080005f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a0b      	ldr	r2, [pc, #44]	@ (8000634 <HAL_TIM_Base_MspInit+0x3c>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d10e      	bne.n	8000628 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800060a:	4b0b      	ldr	r3, [pc, #44]	@ (8000638 <HAL_TIM_Base_MspInit+0x40>)
 800060c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000610:	4a09      	ldr	r2, [pc, #36]	@ (8000638 <HAL_TIM_Base_MspInit+0x40>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800061a:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <HAL_TIM_Base_MspInit+0x40>)
 800061c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000620:	f003 0301 	and.w	r3, r3, #1
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	40010000 	.word	0x40010000
 8000638:	58024400 	.word	0x58024400

0800063c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000644:	f107 030c 	add.w	r3, r7, #12
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a13      	ldr	r2, [pc, #76]	@ (80006a8 <HAL_TIM_MspPostInit+0x6c>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d11f      	bne.n	800069e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800065e:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <HAL_TIM_MspPostInit+0x70>)
 8000660:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000664:	4a11      	ldr	r2, [pc, #68]	@ (80006ac <HAL_TIM_MspPostInit+0x70>)
 8000666:	f043 0310 	orr.w	r3, r3, #16
 800066a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800066e:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <HAL_TIM_MspPostInit+0x70>)
 8000670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000674:	f003 0310 	and.w	r3, r3, #16
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800067c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000680:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000682:	2302      	movs	r3, #2
 8000684:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2300      	movs	r3, #0
 800068c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800068e:	2301      	movs	r3, #1
 8000690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000692:	f107 030c 	add.w	r3, r7, #12
 8000696:	4619      	mov	r1, r3
 8000698:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <HAL_TIM_MspPostInit+0x74>)
 800069a:	f000 fb19 	bl	8000cd0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800069e:	bf00      	nop
 80006a0:	3720      	adds	r7, #32
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40010000 	.word	0x40010000
 80006ac:	58024400 	.word	0x58024400
 80006b0:	58021000 	.word	0x58021000

080006b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <NMI_Handler+0x4>

080006bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <HardFault_Handler+0x4>

080006c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <MemManage_Handler+0x4>

080006cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <BusFault_Handler+0x4>

080006d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <UsageFault_Handler+0x4>

080006dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr

080006ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006ee:	bf00      	nop
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr

080006f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr

08000706 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800070a:	f000 f959 	bl	80009c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000718:	4b43      	ldr	r3, [pc, #268]	@ (8000828 <SystemInit+0x114>)
 800071a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800071e:	4a42      	ldr	r2, [pc, #264]	@ (8000828 <SystemInit+0x114>)
 8000720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000728:	4b40      	ldr	r3, [pc, #256]	@ (800082c <SystemInit+0x118>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f003 030f 	and.w	r3, r3, #15
 8000730:	2b06      	cmp	r3, #6
 8000732:	d807      	bhi.n	8000744 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000734:	4b3d      	ldr	r3, [pc, #244]	@ (800082c <SystemInit+0x118>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f023 030f 	bic.w	r3, r3, #15
 800073c:	4a3b      	ldr	r2, [pc, #236]	@ (800082c <SystemInit+0x118>)
 800073e:	f043 0307 	orr.w	r3, r3, #7
 8000742:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000744:	4b3a      	ldr	r3, [pc, #232]	@ (8000830 <SystemInit+0x11c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a39      	ldr	r2, [pc, #228]	@ (8000830 <SystemInit+0x11c>)
 800074a:	f043 0301 	orr.w	r3, r3, #1
 800074e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000750:	4b37      	ldr	r3, [pc, #220]	@ (8000830 <SystemInit+0x11c>)
 8000752:	2200      	movs	r2, #0
 8000754:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000756:	4b36      	ldr	r3, [pc, #216]	@ (8000830 <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4935      	ldr	r1, [pc, #212]	@ (8000830 <SystemInit+0x11c>)
 800075c:	4b35      	ldr	r3, [pc, #212]	@ (8000834 <SystemInit+0x120>)
 800075e:	4013      	ands	r3, r2
 8000760:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000762:	4b32      	ldr	r3, [pc, #200]	@ (800082c <SystemInit+0x118>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f003 0308 	and.w	r3, r3, #8
 800076a:	2b00      	cmp	r3, #0
 800076c:	d007      	beq.n	800077e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800076e:	4b2f      	ldr	r3, [pc, #188]	@ (800082c <SystemInit+0x118>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f023 030f 	bic.w	r3, r3, #15
 8000776:	4a2d      	ldr	r2, [pc, #180]	@ (800082c <SystemInit+0x118>)
 8000778:	f043 0307 	orr.w	r3, r3, #7
 800077c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800077e:	4b2c      	ldr	r3, [pc, #176]	@ (8000830 <SystemInit+0x11c>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000784:	4b2a      	ldr	r3, [pc, #168]	@ (8000830 <SystemInit+0x11c>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800078a:	4b29      	ldr	r3, [pc, #164]	@ (8000830 <SystemInit+0x11c>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000790:	4b27      	ldr	r3, [pc, #156]	@ (8000830 <SystemInit+0x11c>)
 8000792:	4a29      	ldr	r2, [pc, #164]	@ (8000838 <SystemInit+0x124>)
 8000794:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000796:	4b26      	ldr	r3, [pc, #152]	@ (8000830 <SystemInit+0x11c>)
 8000798:	4a28      	ldr	r2, [pc, #160]	@ (800083c <SystemInit+0x128>)
 800079a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800079c:	4b24      	ldr	r3, [pc, #144]	@ (8000830 <SystemInit+0x11c>)
 800079e:	4a28      	ldr	r2, [pc, #160]	@ (8000840 <SystemInit+0x12c>)
 80007a0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80007a2:	4b23      	ldr	r3, [pc, #140]	@ (8000830 <SystemInit+0x11c>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80007a8:	4b21      	ldr	r3, [pc, #132]	@ (8000830 <SystemInit+0x11c>)
 80007aa:	4a25      	ldr	r2, [pc, #148]	@ (8000840 <SystemInit+0x12c>)
 80007ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80007ae:	4b20      	ldr	r3, [pc, #128]	@ (8000830 <SystemInit+0x11c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80007b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000830 <SystemInit+0x11c>)
 80007b6:	4a22      	ldr	r2, [pc, #136]	@ (8000840 <SystemInit+0x12c>)
 80007b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80007ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000830 <SystemInit+0x11c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80007c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <SystemInit+0x11c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a1a      	ldr	r2, [pc, #104]	@ (8000830 <SystemInit+0x11c>)
 80007c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <SystemInit+0x11c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80007d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000844 <SystemInit+0x130>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000848 <SystemInit+0x134>)
 80007d8:	4013      	ands	r3, r2
 80007da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80007de:	d202      	bcs.n	80007e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007e0:	4b1a      	ldr	r3, [pc, #104]	@ (800084c <SystemInit+0x138>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007e6:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <SystemInit+0x11c>)
 80007e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d113      	bne.n	800081c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <SystemInit+0x11c>)
 80007f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007fa:	4a0d      	ldr	r2, [pc, #52]	@ (8000830 <SystemInit+0x11c>)
 80007fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000800:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000804:	4b12      	ldr	r3, [pc, #72]	@ (8000850 <SystemInit+0x13c>)
 8000806:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800080a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800080c:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <SystemInit+0x11c>)
 800080e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <SystemInit+0x11c>)
 8000814:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000818:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00
 800082c:	52002000 	.word	0x52002000
 8000830:	58024400 	.word	0x58024400
 8000834:	eaf6ed7f 	.word	0xeaf6ed7f
 8000838:	02020200 	.word	0x02020200
 800083c:	01ff0000 	.word	0x01ff0000
 8000840:	01010280 	.word	0x01010280
 8000844:	5c001000 	.word	0x5c001000
 8000848:	ffff0000 	.word	0xffff0000
 800084c:	51008108 	.word	0x51008108
 8000850:	52004000 	.word	0x52004000

08000854 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000858:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <ExitRun0Mode+0x2c>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	4a08      	ldr	r2, [pc, #32]	@ (8000880 <ExitRun0Mode+0x2c>)
 800085e:	f043 0302 	orr.w	r3, r3, #2
 8000862:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000864:	bf00      	nop
 8000866:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <ExitRun0Mode+0x2c>)
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800086e:	2b00      	cmp	r3, #0
 8000870:	d0f9      	beq.n	8000866 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000872:	bf00      	nop
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	58024800 	.word	0x58024800

08000884 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000884:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80008c0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000888:	f7ff ffe4 	bl	8000854 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800088c:	f7ff ff42 	bl	8000714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000890:	480c      	ldr	r0, [pc, #48]	@ (80008c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000892:	490d      	ldr	r1, [pc, #52]	@ (80008c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000894:	4a0d      	ldr	r2, [pc, #52]	@ (80008cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000896:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000898:	e002      	b.n	80008a0 <LoopCopyDataInit>

0800089a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800089a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800089c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800089e:	3304      	adds	r3, #4

080008a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008a4:	d3f9      	bcc.n	800089a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008a6:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008a8:	4c0a      	ldr	r4, [pc, #40]	@ (80008d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008ac:	e001      	b.n	80008b2 <LoopFillZerobss>

080008ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008b0:	3204      	adds	r2, #4

080008b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008b4:	d3fb      	bcc.n	80008ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008b6:	f002 fc9f 	bl	80031f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008ba:	f7ff fd0d 	bl	80002d8 <main>
  bx  lr
 80008be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80008c0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80008c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80008c8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80008cc:	08003270 	.word	0x08003270
  ldr r2, =_sbss
 80008d0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80008d4:	2400007c 	.word	0x2400007c

080008d8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008d8:	e7fe      	b.n	80008d8 <ADC3_IRQHandler>
	...

080008dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e2:	2003      	movs	r0, #3
 80008e4:	f000 f94a 	bl	8000b7c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80008e8:	f001 f9ec 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 80008ec:	4602      	mov	r2, r0
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <HAL_Init+0x68>)
 80008f0:	699b      	ldr	r3, [r3, #24]
 80008f2:	0a1b      	lsrs	r3, r3, #8
 80008f4:	f003 030f 	and.w	r3, r3, #15
 80008f8:	4913      	ldr	r1, [pc, #76]	@ (8000948 <HAL_Init+0x6c>)
 80008fa:	5ccb      	ldrb	r3, [r1, r3]
 80008fc:	f003 031f 	and.w	r3, r3, #31
 8000900:	fa22 f303 	lsr.w	r3, r2, r3
 8000904:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000906:	4b0f      	ldr	r3, [pc, #60]	@ (8000944 <HAL_Init+0x68>)
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	f003 030f 	and.w	r3, r3, #15
 800090e:	4a0e      	ldr	r2, [pc, #56]	@ (8000948 <HAL_Init+0x6c>)
 8000910:	5cd3      	ldrb	r3, [r2, r3]
 8000912:	f003 031f 	and.w	r3, r3, #31
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	fa22 f303 	lsr.w	r3, r2, r3
 800091c:	4a0b      	ldr	r2, [pc, #44]	@ (800094c <HAL_Init+0x70>)
 800091e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000920:	4a0b      	ldr	r2, [pc, #44]	@ (8000950 <HAL_Init+0x74>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000926:	200f      	movs	r0, #15
 8000928:	f000 f814 	bl	8000954 <HAL_InitTick>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000932:	2301      	movs	r3, #1
 8000934:	e002      	b.n	800093c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000936:	f7ff fe45 	bl	80005c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800093a:	2300      	movs	r3, #0
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	58024400 	.word	0x58024400
 8000948:	08003258 	.word	0x08003258
 800094c:	24000004 	.word	0x24000004
 8000950:	24000000 	.word	0x24000000

08000954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800095c:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <HAL_InitTick+0x60>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d101      	bne.n	8000968 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000964:	2301      	movs	r3, #1
 8000966:	e021      	b.n	80009ac <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <HAL_InitTick+0x64>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <HAL_InitTick+0x60>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	4619      	mov	r1, r3
 8000972:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000976:	fbb3 f3f1 	udiv	r3, r3, r1
 800097a:	fbb2 f3f3 	udiv	r3, r2, r3
 800097e:	4618      	mov	r0, r3
 8000980:	f000 f921 	bl	8000bc6 <HAL_SYSTICK_Config>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
 800098c:	e00e      	b.n	80009ac <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2b0f      	cmp	r3, #15
 8000992:	d80a      	bhi.n	80009aa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000994:	2200      	movs	r2, #0
 8000996:	6879      	ldr	r1, [r7, #4]
 8000998:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800099c:	f000 f8f9 	bl	8000b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a0:	4a06      	ldr	r2, [pc, #24]	@ (80009bc <HAL_InitTick+0x68>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e000      	b.n	80009ac <HAL_InitTick+0x58>
    return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2400000c 	.word	0x2400000c
 80009b8:	24000000 	.word	0x24000000
 80009bc:	24000008 	.word	0x24000008

080009c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <HAL_IncTick+0x20>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	461a      	mov	r2, r3
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_IncTick+0x24>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4413      	add	r3, r2
 80009d0:	4a04      	ldr	r2, [pc, #16]	@ (80009e4 <HAL_IncTick+0x24>)
 80009d2:	6013      	str	r3, [r2, #0]
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	2400000c 	.word	0x2400000c
 80009e4:	24000078 	.word	0x24000078

080009e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  return uwTick;
 80009ec:	4b03      	ldr	r3, [pc, #12]	@ (80009fc <HAL_GetTick+0x14>)
 80009ee:	681b      	ldr	r3, [r3, #0]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	24000078 	.word	0x24000078

08000a00 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a04:	4b03      	ldr	r3, [pc, #12]	@ (8000a14 <HAL_GetREVID+0x14>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	0c1b      	lsrs	r3, r3, #16
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	5c001000 	.word	0x5c001000

08000a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a28:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <__NVIC_SetPriorityGrouping+0x40>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a2e:	68ba      	ldr	r2, [r7, #8]
 8000a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a34:	4013      	ands	r3, r2
 8000a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <__NVIC_SetPriorityGrouping+0x44>)
 8000a42:	4313      	orrs	r3, r2
 8000a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a46:	4a04      	ldr	r2, [pc, #16]	@ (8000a58 <__NVIC_SetPriorityGrouping+0x40>)
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	60d3      	str	r3, [r2, #12]
}
 8000a4c:	bf00      	nop
 8000a4e:	3714      	adds	r7, #20
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00
 8000a5c:	05fa0000 	.word	0x05fa0000

08000a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a64:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <__NVIC_GetPriorityGrouping+0x18>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	0a1b      	lsrs	r3, r3, #8
 8000a6a:	f003 0307 	and.w	r3, r3, #7
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	6039      	str	r1, [r7, #0]
 8000a86:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	db0a      	blt.n	8000aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	490c      	ldr	r1, [pc, #48]	@ (8000ac8 <__NVIC_SetPriority+0x4c>)
 8000a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a9a:	0112      	lsls	r2, r2, #4
 8000a9c:	b2d2      	uxtb	r2, r2
 8000a9e:	440b      	add	r3, r1
 8000aa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aa4:	e00a      	b.n	8000abc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	4908      	ldr	r1, [pc, #32]	@ (8000acc <__NVIC_SetPriority+0x50>)
 8000aac:	88fb      	ldrh	r3, [r7, #6]
 8000aae:	f003 030f 	and.w	r3, r3, #15
 8000ab2:	3b04      	subs	r3, #4
 8000ab4:	0112      	lsls	r2, r2, #4
 8000ab6:	b2d2      	uxtb	r2, r2
 8000ab8:	440b      	add	r3, r1
 8000aba:	761a      	strb	r2, [r3, #24]
}
 8000abc:	bf00      	nop
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	e000e100 	.word	0xe000e100
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b089      	sub	sp, #36	@ 0x24
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	60f8      	str	r0, [r7, #12]
 8000ad8:	60b9      	str	r1, [r7, #8]
 8000ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f003 0307 	and.w	r3, r3, #7
 8000ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae4:	69fb      	ldr	r3, [r7, #28]
 8000ae6:	f1c3 0307 	rsb	r3, r3, #7
 8000aea:	2b04      	cmp	r3, #4
 8000aec:	bf28      	it	cs
 8000aee:	2304      	movcs	r3, #4
 8000af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	3304      	adds	r3, #4
 8000af6:	2b06      	cmp	r3, #6
 8000af8:	d902      	bls.n	8000b00 <NVIC_EncodePriority+0x30>
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	3b03      	subs	r3, #3
 8000afe:	e000      	b.n	8000b02 <NVIC_EncodePriority+0x32>
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	43da      	mvns	r2, r3
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	401a      	ands	r2, r3
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b22:	43d9      	mvns	r1, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b28:	4313      	orrs	r3, r2
         );
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3724      	adds	r7, #36	@ 0x24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
	...

08000b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b48:	d301      	bcc.n	8000b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e00f      	b.n	8000b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b78 <SysTick_Config+0x40>)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	3b01      	subs	r3, #1
 8000b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b56:	210f      	movs	r1, #15
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b5c:	f7ff ff8e 	bl	8000a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b60:	4b05      	ldr	r3, [pc, #20]	@ (8000b78 <SysTick_Config+0x40>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b66:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <SysTick_Config+0x40>)
 8000b68:	2207      	movs	r2, #7
 8000b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	e000e010 	.word	0xe000e010

08000b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ff47 	bl	8000a18 <__NVIC_SetPriorityGrouping>
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b086      	sub	sp, #24
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	4603      	mov	r3, r0
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
 8000b9e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ba0:	f7ff ff5e 	bl	8000a60 <__NVIC_GetPriorityGrouping>
 8000ba4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	68b9      	ldr	r1, [r7, #8]
 8000baa:	6978      	ldr	r0, [r7, #20]
 8000bac:	f7ff ff90 	bl	8000ad0 <NVIC_EncodePriority>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff ff5f 	bl	8000a7c <__NVIC_SetPriority>
}
 8000bbe:	bf00      	nop
 8000bc0:	3718      	adds	r7, #24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b082      	sub	sp, #8
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff ffb2 	bl	8000b38 <SysTick_Config>
 8000bd4:	4603      	mov	r3, r0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
	...

08000be0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000be4:	f3bf 8f5f 	dmb	sy
}
 8000be8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <HAL_MPU_Disable+0x28>)
 8000bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bee:	4a06      	ldr	r2, [pc, #24]	@ (8000c08 <HAL_MPU_Disable+0x28>)
 8000bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000bf4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000bf6:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_MPU_Disable+0x2c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	605a      	str	r2, [r3, #4]
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00
 8000c0c:	e000ed90 	.word	0xe000ed90

08000c10 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000c18:	4a0b      	ldr	r2, [pc, #44]	@ (8000c48 <HAL_MPU_Enable+0x38>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000c22:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <HAL_MPU_Enable+0x3c>)
 8000c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c26:	4a09      	ldr	r2, [pc, #36]	@ (8000c4c <HAL_MPU_Enable+0x3c>)
 8000c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c2c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000c2e:	f3bf 8f4f 	dsb	sy
}
 8000c32:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c34:	f3bf 8f6f 	isb	sy
}
 8000c38:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000ed90 	.word	0xe000ed90
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	785a      	ldrb	r2, [r3, #1]
 8000c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ccc <HAL_MPU_ConfigRegion+0x7c>)
 8000c5e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <HAL_MPU_ConfigRegion+0x7c>)
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	4a19      	ldr	r2, [pc, #100]	@ (8000ccc <HAL_MPU_ConfigRegion+0x7c>)
 8000c66:	f023 0301 	bic.w	r3, r3, #1
 8000c6a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000c6c:	4a17      	ldr	r2, [pc, #92]	@ (8000ccc <HAL_MPU_ConfigRegion+0x7c>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	7b1b      	ldrb	r3, [r3, #12]
 8000c78:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	7adb      	ldrb	r3, [r3, #11]
 8000c7e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000c80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	7a9b      	ldrb	r3, [r3, #10]
 8000c86:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000c88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	7b5b      	ldrb	r3, [r3, #13]
 8000c8e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000c90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	7b9b      	ldrb	r3, [r3, #14]
 8000c96:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000c98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	7bdb      	ldrb	r3, [r3, #15]
 8000c9e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ca0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	7a5b      	ldrb	r3, [r3, #9]
 8000ca6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ca8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	7a1b      	ldrb	r3, [r3, #8]
 8000cae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000cb0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	7812      	ldrb	r2, [r2, #0]
 8000cb6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000cb8:	4a04      	ldr	r2, [pc, #16]	@ (8000ccc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000cba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000cbc:	6113      	str	r3, [r2, #16]
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed90 	.word	0xe000ed90

08000cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b089      	sub	sp, #36	@ 0x24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000cde:	4b89      	ldr	r3, [pc, #548]	@ (8000f04 <HAL_GPIO_Init+0x234>)
 8000ce0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000ce2:	e194      	b.n	800100e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	2101      	movs	r1, #1
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f000 8186 	beq.w	8001008 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f003 0303 	and.w	r3, r3, #3
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d005      	beq.n	8000d14 <HAL_GPIO_Init+0x44>
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f003 0303 	and.w	r3, r3, #3
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d130      	bne.n	8000d76 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	2203      	movs	r2, #3
 8000d20:	fa02 f303 	lsl.w	r3, r2, r3
 8000d24:	43db      	mvns	r3, r3
 8000d26:	69ba      	ldr	r2, [r7, #24]
 8000d28:	4013      	ands	r3, r2
 8000d2a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	68da      	ldr	r2, [r3, #12]
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	fa02 f303 	lsl.w	r3, r2, r3
 8000d38:	69ba      	ldr	r2, [r7, #24]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	4013      	ands	r3, r2
 8000d58:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	091b      	lsrs	r3, r3, #4
 8000d60:	f003 0201 	and.w	r2, r3, #1
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	69ba      	ldr	r2, [r7, #24]
 8000d74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f003 0303 	and.w	r3, r3, #3
 8000d7e:	2b03      	cmp	r3, #3
 8000d80:	d017      	beq.n	8000db2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	68db      	ldr	r3, [r3, #12]
 8000d86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43db      	mvns	r3, r3
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	4013      	ands	r3, r2
 8000d98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	689a      	ldr	r2, [r3, #8]
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	69ba      	ldr	r2, [r7, #24]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	69ba      	ldr	r2, [r7, #24]
 8000db0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f003 0303 	and.w	r3, r3, #3
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d123      	bne.n	8000e06 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	08da      	lsrs	r2, r3, #3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3208      	adds	r2, #8
 8000dc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	f003 0307 	and.w	r3, r3, #7
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	220f      	movs	r2, #15
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	4013      	ands	r3, r2
 8000de0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	691a      	ldr	r2, [r3, #16]
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	f003 0307 	and.w	r3, r3, #7
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	08da      	lsrs	r2, r3, #3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3208      	adds	r2, #8
 8000e00:	69b9      	ldr	r1, [r7, #24]
 8000e02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	2203      	movs	r2, #3
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	43db      	mvns	r3, r3
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 0203 	and.w	r2, r3, #3
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	69ba      	ldr	r2, [r7, #24]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f000 80e0 	beq.w	8001008 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e48:	4b2f      	ldr	r3, [pc, #188]	@ (8000f08 <HAL_GPIO_Init+0x238>)
 8000e4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e4e:	4a2e      	ldr	r2, [pc, #184]	@ (8000f08 <HAL_GPIO_Init+0x238>)
 8000e50:	f043 0302 	orr.w	r3, r3, #2
 8000e54:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e58:	4b2b      	ldr	r3, [pc, #172]	@ (8000f08 <HAL_GPIO_Init+0x238>)
 8000e5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e66:	4a29      	ldr	r2, [pc, #164]	@ (8000f0c <HAL_GPIO_Init+0x23c>)
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	089b      	lsrs	r3, r3, #2
 8000e6c:	3302      	adds	r3, #2
 8000e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f003 0303 	and.w	r3, r3, #3
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	220f      	movs	r2, #15
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43db      	mvns	r3, r3
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	4013      	ands	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a20      	ldr	r2, [pc, #128]	@ (8000f10 <HAL_GPIO_Init+0x240>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d052      	beq.n	8000f38 <HAL_GPIO_Init+0x268>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a1f      	ldr	r2, [pc, #124]	@ (8000f14 <HAL_GPIO_Init+0x244>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d031      	beq.n	8000efe <HAL_GPIO_Init+0x22e>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8000f18 <HAL_GPIO_Init+0x248>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d02b      	beq.n	8000efa <HAL_GPIO_Init+0x22a>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f1c <HAL_GPIO_Init+0x24c>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d025      	beq.n	8000ef6 <HAL_GPIO_Init+0x226>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a1c      	ldr	r2, [pc, #112]	@ (8000f20 <HAL_GPIO_Init+0x250>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d01f      	beq.n	8000ef2 <HAL_GPIO_Init+0x222>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f24 <HAL_GPIO_Init+0x254>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d019      	beq.n	8000eee <HAL_GPIO_Init+0x21e>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a1a      	ldr	r2, [pc, #104]	@ (8000f28 <HAL_GPIO_Init+0x258>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d013      	beq.n	8000eea <HAL_GPIO_Init+0x21a>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a19      	ldr	r2, [pc, #100]	@ (8000f2c <HAL_GPIO_Init+0x25c>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d00d      	beq.n	8000ee6 <HAL_GPIO_Init+0x216>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a18      	ldr	r2, [pc, #96]	@ (8000f30 <HAL_GPIO_Init+0x260>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d007      	beq.n	8000ee2 <HAL_GPIO_Init+0x212>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a17      	ldr	r2, [pc, #92]	@ (8000f34 <HAL_GPIO_Init+0x264>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_GPIO_Init+0x20e>
 8000eda:	2309      	movs	r3, #9
 8000edc:	e02d      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000ede:	230a      	movs	r3, #10
 8000ee0:	e02b      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000ee2:	2308      	movs	r3, #8
 8000ee4:	e029      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000ee6:	2307      	movs	r3, #7
 8000ee8:	e027      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000eea:	2306      	movs	r3, #6
 8000eec:	e025      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000eee:	2305      	movs	r3, #5
 8000ef0:	e023      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	e021      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e01f      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000efa:	2302      	movs	r3, #2
 8000efc:	e01d      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000efe:	2301      	movs	r3, #1
 8000f00:	e01b      	b.n	8000f3a <HAL_GPIO_Init+0x26a>
 8000f02:	bf00      	nop
 8000f04:	58000080 	.word	0x58000080
 8000f08:	58024400 	.word	0x58024400
 8000f0c:	58000400 	.word	0x58000400
 8000f10:	58020000 	.word	0x58020000
 8000f14:	58020400 	.word	0x58020400
 8000f18:	58020800 	.word	0x58020800
 8000f1c:	58020c00 	.word	0x58020c00
 8000f20:	58021000 	.word	0x58021000
 8000f24:	58021400 	.word	0x58021400
 8000f28:	58021800 	.word	0x58021800
 8000f2c:	58021c00 	.word	0x58021c00
 8000f30:	58022000 	.word	0x58022000
 8000f34:	58022400 	.word	0x58022400
 8000f38:	2300      	movs	r3, #0
 8000f3a:	69fa      	ldr	r2, [r7, #28]
 8000f3c:	f002 0203 	and.w	r2, r2, #3
 8000f40:	0092      	lsls	r2, r2, #2
 8000f42:	4093      	lsls	r3, r2
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f4a:	4938      	ldr	r1, [pc, #224]	@ (800102c <HAL_GPIO_Init+0x35c>)
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	089b      	lsrs	r3, r3, #2
 8000f50:	3302      	adds	r3, #2
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	43db      	mvns	r3, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d003      	beq.n	8000f7e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000f7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000fac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	3301      	adds	r3, #1
 800100c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa22 f303 	lsr.w	r3, r2, r3
 8001018:	2b00      	cmp	r3, #0
 800101a:	f47f ae63 	bne.w	8000ce4 <HAL_GPIO_Init+0x14>
  }
}
 800101e:	bf00      	nop
 8001020:	bf00      	nop
 8001022:	3724      	adds	r7, #36	@ 0x24
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	58000400 	.word	0x58000400

08001030 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001038:	4b19      	ldr	r3, [pc, #100]	@ (80010a0 <HAL_PWREx_ConfigSupply+0x70>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	2b04      	cmp	r3, #4
 8001042:	d00a      	beq.n	800105a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001044:	4b16      	ldr	r3, [pc, #88]	@ (80010a0 <HAL_PWREx_ConfigSupply+0x70>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	f003 0307 	and.w	r3, r3, #7
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	429a      	cmp	r2, r3
 8001050:	d001      	beq.n	8001056 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e01f      	b.n	8001096 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	e01d      	b.n	8001096 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800105a:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <HAL_PWREx_ConfigSupply+0x70>)
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	f023 0207 	bic.w	r2, r3, #7
 8001062:	490f      	ldr	r1, [pc, #60]	@ (80010a0 <HAL_PWREx_ConfigSupply+0x70>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4313      	orrs	r3, r2
 8001068:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800106a:	f7ff fcbd 	bl	80009e8 <HAL_GetTick>
 800106e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001070:	e009      	b.n	8001086 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001072:	f7ff fcb9 	bl	80009e8 <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001080:	d901      	bls.n	8001086 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e007      	b.n	8001096 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_PWREx_ConfigSupply+0x70>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800108e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001092:	d1ee      	bne.n	8001072 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	58024800 	.word	0x58024800

080010a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08c      	sub	sp, #48	@ 0x30
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d102      	bne.n	80010b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	f000 bc48 	b.w	8001948 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 8088 	beq.w	80011d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010c6:	4b99      	ldr	r3, [pc, #612]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80010ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80010d0:	4b96      	ldr	r3, [pc, #600]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80010d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80010d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010d8:	2b10      	cmp	r3, #16
 80010da:	d007      	beq.n	80010ec <HAL_RCC_OscConfig+0x48>
 80010dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010de:	2b18      	cmp	r3, #24
 80010e0:	d111      	bne.n	8001106 <HAL_RCC_OscConfig+0x62>
 80010e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010e4:	f003 0303 	and.w	r3, r3, #3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d10c      	bne.n	8001106 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ec:	4b8f      	ldr	r3, [pc, #572]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06d      	beq.n	80011d4 <HAL_RCC_OscConfig+0x130>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d169      	bne.n	80011d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	f000 bc21 	b.w	8001948 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800110e:	d106      	bne.n	800111e <HAL_RCC_OscConfig+0x7a>
 8001110:	4b86      	ldr	r3, [pc, #536]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a85      	ldr	r2, [pc, #532]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	e02e      	b.n	800117c <HAL_RCC_OscConfig+0xd8>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d10c      	bne.n	8001140 <HAL_RCC_OscConfig+0x9c>
 8001126:	4b81      	ldr	r3, [pc, #516]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a80      	ldr	r2, [pc, #512]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800112c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	4b7e      	ldr	r3, [pc, #504]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a7d      	ldr	r2, [pc, #500]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001138:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800113c:	6013      	str	r3, [r2, #0]
 800113e:	e01d      	b.n	800117c <HAL_RCC_OscConfig+0xd8>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001148:	d10c      	bne.n	8001164 <HAL_RCC_OscConfig+0xc0>
 800114a:	4b78      	ldr	r3, [pc, #480]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a77      	ldr	r2, [pc, #476]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001150:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	4b75      	ldr	r3, [pc, #468]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a74      	ldr	r2, [pc, #464]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800115c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001160:	6013      	str	r3, [r2, #0]
 8001162:	e00b      	b.n	800117c <HAL_RCC_OscConfig+0xd8>
 8001164:	4b71      	ldr	r3, [pc, #452]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a70      	ldr	r2, [pc, #448]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800116a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	4b6e      	ldr	r3, [pc, #440]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a6d      	ldr	r2, [pc, #436]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001176:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800117a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d013      	beq.n	80011ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001184:	f7ff fc30 	bl	80009e8 <HAL_GetTick>
 8001188:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800118a:	e008      	b.n	800119e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800118c:	f7ff fc2c 	bl	80009e8 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b64      	cmp	r3, #100	@ 0x64
 8001198:	d901      	bls.n	800119e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e3d4      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800119e:	4b63      	ldr	r3, [pc, #396]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d0f0      	beq.n	800118c <HAL_RCC_OscConfig+0xe8>
 80011aa:	e014      	b.n	80011d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ac:	f7ff fc1c 	bl	80009e8 <HAL_GetTick>
 80011b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011b4:	f7ff fc18 	bl	80009e8 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b64      	cmp	r3, #100	@ 0x64
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e3c0      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011c6:	4b59      	ldr	r3, [pc, #356]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1f0      	bne.n	80011b4 <HAL_RCC_OscConfig+0x110>
 80011d2:	e000      	b.n	80011d6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f000 80ca 	beq.w	8001378 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011e4:	4b51      	ldr	r3, [pc, #324]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80011ec:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011ee:	4b4f      	ldr	r3, [pc, #316]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80011f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011f2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <HAL_RCC_OscConfig+0x166>
 80011fa:	6a3b      	ldr	r3, [r7, #32]
 80011fc:	2b18      	cmp	r3, #24
 80011fe:	d156      	bne.n	80012ae <HAL_RCC_OscConfig+0x20a>
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	f003 0303 	and.w	r3, r3, #3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d151      	bne.n	80012ae <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800120a:	4b48      	ldr	r3, [pc, #288]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	d005      	beq.n	8001222 <HAL_RCC_OscConfig+0x17e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e392      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001222:	4b42      	ldr	r3, [pc, #264]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 0219 	bic.w	r2, r3, #25
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	493f      	ldr	r1, [pc, #252]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001230:	4313      	orrs	r3, r2
 8001232:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	f7ff fbd8 	bl	80009e8 <HAL_GetTick>
 8001238:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800123c:	f7ff fbd4 	bl	80009e8 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e37c      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800124e:	4b37      	ldr	r3, [pc, #220]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0304 	and.w	r3, r3, #4
 8001256:	2b00      	cmp	r3, #0
 8001258:	d0f0      	beq.n	800123c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125a:	f7ff fbd1 	bl	8000a00 <HAL_GetREVID>
 800125e:	4603      	mov	r3, r0
 8001260:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001264:	4293      	cmp	r3, r2
 8001266:	d817      	bhi.n	8001298 <HAL_RCC_OscConfig+0x1f4>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	2b40      	cmp	r3, #64	@ 0x40
 800126e:	d108      	bne.n	8001282 <HAL_RCC_OscConfig+0x1de>
 8001270:	4b2e      	ldr	r3, [pc, #184]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001278:	4a2c      	ldr	r2, [pc, #176]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800127a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800127e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001280:	e07a      	b.n	8001378 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001282:	4b2a      	ldr	r3, [pc, #168]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	691b      	ldr	r3, [r3, #16]
 800128e:	031b      	lsls	r3, r3, #12
 8001290:	4926      	ldr	r1, [pc, #152]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001292:	4313      	orrs	r3, r2
 8001294:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001296:	e06f      	b.n	8001378 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001298:	4b24      	ldr	r3, [pc, #144]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	061b      	lsls	r3, r3, #24
 80012a6:	4921      	ldr	r1, [pc, #132]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80012a8:	4313      	orrs	r3, r2
 80012aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012ac:	e064      	b.n	8001378 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d047      	beq.n	8001346 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80012b6:	4b1d      	ldr	r3, [pc, #116]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f023 0219 	bic.w	r2, r3, #25
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	491a      	ldr	r1, [pc, #104]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80012c4:	4313      	orrs	r3, r2
 80012c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c8:	f7ff fb8e 	bl	80009e8 <HAL_GetTick>
 80012cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012d0:	f7ff fb8a 	bl	80009e8 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e332      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012e2:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f0      	beq.n	80012d0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ee:	f7ff fb87 	bl	8000a00 <HAL_GetREVID>
 80012f2:	4603      	mov	r3, r0
 80012f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d819      	bhi.n	8001330 <HAL_RCC_OscConfig+0x28c>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	2b40      	cmp	r3, #64	@ 0x40
 8001302:	d108      	bne.n	8001316 <HAL_RCC_OscConfig+0x272>
 8001304:	4b09      	ldr	r3, [pc, #36]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800130c:	4a07      	ldr	r2, [pc, #28]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 800130e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001312:	6053      	str	r3, [r2, #4]
 8001314:	e030      	b.n	8001378 <HAL_RCC_OscConfig+0x2d4>
 8001316:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	031b      	lsls	r3, r3, #12
 8001324:	4901      	ldr	r1, [pc, #4]	@ (800132c <HAL_RCC_OscConfig+0x288>)
 8001326:	4313      	orrs	r3, r2
 8001328:	604b      	str	r3, [r1, #4]
 800132a:	e025      	b.n	8001378 <HAL_RCC_OscConfig+0x2d4>
 800132c:	58024400 	.word	0x58024400
 8001330:	4b9a      	ldr	r3, [pc, #616]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	061b      	lsls	r3, r3, #24
 800133e:	4997      	ldr	r1, [pc, #604]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001340:	4313      	orrs	r3, r2
 8001342:	604b      	str	r3, [r1, #4]
 8001344:	e018      	b.n	8001378 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001346:	4b95      	ldr	r3, [pc, #596]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a94      	ldr	r2, [pc, #592]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800134c:	f023 0301 	bic.w	r3, r3, #1
 8001350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001352:	f7ff fb49 	bl	80009e8 <HAL_GetTick>
 8001356:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001358:	e008      	b.n	800136c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800135a:	f7ff fb45 	bl	80009e8 <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	2b02      	cmp	r3, #2
 8001366:	d901      	bls.n	800136c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001368:	2303      	movs	r3, #3
 800136a:	e2ed      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800136c:	4b8b      	ldr	r3, [pc, #556]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0304 	and.w	r3, r3, #4
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1f0      	bne.n	800135a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0310 	and.w	r3, r3, #16
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 80a9 	beq.w	80014d8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001386:	4b85      	ldr	r3, [pc, #532]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800138e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001390:	4b82      	ldr	r3, [pc, #520]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001394:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	2b08      	cmp	r3, #8
 800139a:	d007      	beq.n	80013ac <HAL_RCC_OscConfig+0x308>
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	2b18      	cmp	r3, #24
 80013a0:	d13a      	bne.n	8001418 <HAL_RCC_OscConfig+0x374>
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	f003 0303 	and.w	r3, r3, #3
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d135      	bne.n	8001418 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013ac:	4b7b      	ldr	r3, [pc, #492]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d005      	beq.n	80013c4 <HAL_RCC_OscConfig+0x320>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	2b80      	cmp	r3, #128	@ 0x80
 80013be:	d001      	beq.n	80013c4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e2c1      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013c4:	f7ff fb1c 	bl	8000a00 <HAL_GetREVID>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f241 0203 	movw	r2, #4099	@ 0x1003
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d817      	bhi.n	8001402 <HAL_RCC_OscConfig+0x35e>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a1b      	ldr	r3, [r3, #32]
 80013d6:	2b20      	cmp	r3, #32
 80013d8:	d108      	bne.n	80013ec <HAL_RCC_OscConfig+0x348>
 80013da:	4b70      	ldr	r3, [pc, #448]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80013e2:	4a6e      	ldr	r2, [pc, #440]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80013e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80013e8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013ea:	e075      	b.n	80014d8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013ec:	4b6b      	ldr	r3, [pc, #428]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a1b      	ldr	r3, [r3, #32]
 80013f8:	069b      	lsls	r3, r3, #26
 80013fa:	4968      	ldr	r1, [pc, #416]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80013fc:	4313      	orrs	r3, r2
 80013fe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001400:	e06a      	b.n	80014d8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001402:	4b66      	ldr	r3, [pc, #408]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	061b      	lsls	r3, r3, #24
 8001410:	4962      	ldr	r1, [pc, #392]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001412:	4313      	orrs	r3, r2
 8001414:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001416:	e05f      	b.n	80014d8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d042      	beq.n	80014a6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001420:	4b5e      	ldr	r3, [pc, #376]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a5d      	ldr	r2, [pc, #372]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800142a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800142c:	f7ff fadc 	bl	80009e8 <HAL_GetTick>
 8001430:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001434:	f7ff fad8 	bl	80009e8 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e280      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001446:	4b55      	ldr	r3, [pc, #340]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800144e:	2b00      	cmp	r3, #0
 8001450:	d0f0      	beq.n	8001434 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001452:	f7ff fad5 	bl	8000a00 <HAL_GetREVID>
 8001456:	4603      	mov	r3, r0
 8001458:	f241 0203 	movw	r2, #4099	@ 0x1003
 800145c:	4293      	cmp	r3, r2
 800145e:	d817      	bhi.n	8001490 <HAL_RCC_OscConfig+0x3ec>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	2b20      	cmp	r3, #32
 8001466:	d108      	bne.n	800147a <HAL_RCC_OscConfig+0x3d6>
 8001468:	4b4c      	ldr	r3, [pc, #304]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001470:	4a4a      	ldr	r2, [pc, #296]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001472:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001476:	6053      	str	r3, [r2, #4]
 8001478:	e02e      	b.n	80014d8 <HAL_RCC_OscConfig+0x434>
 800147a:	4b48      	ldr	r3, [pc, #288]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	069b      	lsls	r3, r3, #26
 8001488:	4944      	ldr	r1, [pc, #272]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800148a:	4313      	orrs	r3, r2
 800148c:	604b      	str	r3, [r1, #4]
 800148e:	e023      	b.n	80014d8 <HAL_RCC_OscConfig+0x434>
 8001490:	4b42      	ldr	r3, [pc, #264]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	061b      	lsls	r3, r3, #24
 800149e:	493f      	ldr	r1, [pc, #252]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80014a0:	4313      	orrs	r3, r2
 80014a2:	60cb      	str	r3, [r1, #12]
 80014a4:	e018      	b.n	80014d8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80014a6:	4b3d      	ldr	r3, [pc, #244]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a3c      	ldr	r2, [pc, #240]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80014ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80014b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b2:	f7ff fa99 	bl	80009e8 <HAL_GetTick>
 80014b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80014ba:	f7ff fa95 	bl	80009e8 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e23d      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014cc:	4b33      	ldr	r3, [pc, #204]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d036      	beq.n	8001552 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	695b      	ldr	r3, [r3, #20]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d019      	beq.n	8001520 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ec:	4b2b      	ldr	r3, [pc, #172]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80014ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014f0:	4a2a      	ldr	r2, [pc, #168]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f8:	f7ff fa76 	bl	80009e8 <HAL_GetTick>
 80014fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001500:	f7ff fa72 	bl	80009e8 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b02      	cmp	r3, #2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e21a      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001512:	4b22      	ldr	r3, [pc, #136]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f0      	beq.n	8001500 <HAL_RCC_OscConfig+0x45c>
 800151e:	e018      	b.n	8001552 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001520:	4b1e      	ldr	r3, [pc, #120]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001524:	4a1d      	ldr	r2, [pc, #116]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001526:	f023 0301 	bic.w	r3, r3, #1
 800152a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800152c:	f7ff fa5c 	bl	80009e8 <HAL_GetTick>
 8001530:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001534:	f7ff fa58 	bl	80009e8 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e200      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f0      	bne.n	8001534 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0320 	and.w	r3, r3, #32
 800155a:	2b00      	cmp	r3, #0
 800155c:	d039      	beq.n	80015d2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d01c      	beq.n	80015a0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001566:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a0c      	ldr	r2, [pc, #48]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800156c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001570:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001572:	f7ff fa39 	bl	80009e8 <HAL_GetTick>
 8001576:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800157a:	f7ff fa35 	bl	80009e8 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e1dd      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800158c:	4b03      	ldr	r3, [pc, #12]	@ (800159c <HAL_RCC_OscConfig+0x4f8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0f0      	beq.n	800157a <HAL_RCC_OscConfig+0x4d6>
 8001598:	e01b      	b.n	80015d2 <HAL_RCC_OscConfig+0x52e>
 800159a:	bf00      	nop
 800159c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015a0:	4b9b      	ldr	r3, [pc, #620]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a9a      	ldr	r2, [pc, #616]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80015a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80015aa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80015ac:	f7ff fa1c 	bl	80009e8 <HAL_GetTick>
 80015b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015b4:	f7ff fa18 	bl	80009e8 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e1c0      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015c6:	4b92      	ldr	r3, [pc, #584]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1f0      	bne.n	80015b4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0304 	and.w	r3, r3, #4
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f000 8081 	beq.w	80016e2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015e0:	4b8c      	ldr	r3, [pc, #560]	@ (8001814 <HAL_RCC_OscConfig+0x770>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a8b      	ldr	r2, [pc, #556]	@ (8001814 <HAL_RCC_OscConfig+0x770>)
 80015e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015ec:	f7ff f9fc 	bl	80009e8 <HAL_GetTick>
 80015f0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015f4:	f7ff f9f8 	bl	80009e8 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b64      	cmp	r3, #100	@ 0x64
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e1a0      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001606:	4b83      	ldr	r3, [pc, #524]	@ (8001814 <HAL_RCC_OscConfig+0x770>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0f0      	beq.n	80015f4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d106      	bne.n	8001628 <HAL_RCC_OscConfig+0x584>
 800161a:	4b7d      	ldr	r3, [pc, #500]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800161c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800161e:	4a7c      	ldr	r2, [pc, #496]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6713      	str	r3, [r2, #112]	@ 0x70
 8001626:	e02d      	b.n	8001684 <HAL_RCC_OscConfig+0x5e0>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10c      	bne.n	800164a <HAL_RCC_OscConfig+0x5a6>
 8001630:	4b77      	ldr	r3, [pc, #476]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001634:	4a76      	ldr	r2, [pc, #472]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	6713      	str	r3, [r2, #112]	@ 0x70
 800163c:	4b74      	ldr	r3, [pc, #464]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001640:	4a73      	ldr	r2, [pc, #460]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001642:	f023 0304 	bic.w	r3, r3, #4
 8001646:	6713      	str	r3, [r2, #112]	@ 0x70
 8001648:	e01c      	b.n	8001684 <HAL_RCC_OscConfig+0x5e0>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b05      	cmp	r3, #5
 8001650:	d10c      	bne.n	800166c <HAL_RCC_OscConfig+0x5c8>
 8001652:	4b6f      	ldr	r3, [pc, #444]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001656:	4a6e      	ldr	r2, [pc, #440]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6713      	str	r3, [r2, #112]	@ 0x70
 800165e:	4b6c      	ldr	r3, [pc, #432]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001662:	4a6b      	ldr	r2, [pc, #428]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6713      	str	r3, [r2, #112]	@ 0x70
 800166a:	e00b      	b.n	8001684 <HAL_RCC_OscConfig+0x5e0>
 800166c:	4b68      	ldr	r3, [pc, #416]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800166e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001670:	4a67      	ldr	r2, [pc, #412]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001672:	f023 0301 	bic.w	r3, r3, #1
 8001676:	6713      	str	r3, [r2, #112]	@ 0x70
 8001678:	4b65      	ldr	r3, [pc, #404]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800167a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800167c:	4a64      	ldr	r2, [pc, #400]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800167e:	f023 0304 	bic.w	r3, r3, #4
 8001682:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d015      	beq.n	80016b8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168c:	f7ff f9ac 	bl	80009e8 <HAL_GetTick>
 8001690:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001692:	e00a      	b.n	80016aa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001694:	f7ff f9a8 	bl	80009e8 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e14e      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016aa:	4b59      	ldr	r3, [pc, #356]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80016ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0ee      	beq.n	8001694 <HAL_RCC_OscConfig+0x5f0>
 80016b6:	e014      	b.n	80016e2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b8:	f7ff f996 	bl	80009e8 <HAL_GetTick>
 80016bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016be:	e00a      	b.n	80016d6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c0:	f7ff f992 	bl	80009e8 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e138      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80016d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1ee      	bne.n	80016c0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 812d 	beq.w	8001946 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80016ec:	4b48      	ldr	r3, [pc, #288]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016f4:	2b18      	cmp	r3, #24
 80016f6:	f000 80bd 	beq.w	8001874 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fe:	2b02      	cmp	r3, #2
 8001700:	f040 809e 	bne.w	8001840 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001704:	4b42      	ldr	r3, [pc, #264]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a41      	ldr	r2, [pc, #260]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800170a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800170e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001710:	f7ff f96a 	bl	80009e8 <HAL_GetTick>
 8001714:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001718:	f7ff f966 	bl	80009e8 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e10e      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800172a:	4b39      	ldr	r3, [pc, #228]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001736:	4b36      	ldr	r3, [pc, #216]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001738:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800173a:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <HAL_RCC_OscConfig+0x774>)
 800173c:	4013      	ands	r3, r2
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001746:	0112      	lsls	r2, r2, #4
 8001748:	430a      	orrs	r2, r1
 800174a:	4931      	ldr	r1, [pc, #196]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800174c:	4313      	orrs	r3, r2
 800174e:	628b      	str	r3, [r1, #40]	@ 0x28
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001754:	3b01      	subs	r3, #1
 8001756:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800175e:	3b01      	subs	r3, #1
 8001760:	025b      	lsls	r3, r3, #9
 8001762:	b29b      	uxth	r3, r3
 8001764:	431a      	orrs	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800176a:	3b01      	subs	r3, #1
 800176c:	041b      	lsls	r3, r3, #16
 800176e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001778:	3b01      	subs	r3, #1
 800177a:	061b      	lsls	r3, r3, #24
 800177c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001780:	4923      	ldr	r1, [pc, #140]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001782:	4313      	orrs	r3, r2
 8001784:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001786:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800178a:	4a21      	ldr	r2, [pc, #132]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 800178c:	f023 0301 	bic.w	r3, r3, #1
 8001790:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001792:	4b1f      	ldr	r3, [pc, #124]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001794:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001796:	4b21      	ldr	r3, [pc, #132]	@ (800181c <HAL_RCC_OscConfig+0x778>)
 8001798:	4013      	ands	r3, r2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800179e:	00d2      	lsls	r2, r2, #3
 80017a0:	491b      	ldr	r1, [pc, #108]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80017a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	f023 020c 	bic.w	r2, r3, #12
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b2:	4917      	ldr	r1, [pc, #92]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80017b8:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017bc:	f023 0202 	bic.w	r2, r3, #2
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c4:	4912      	ldr	r1, [pc, #72]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80017ca:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ce:	4a10      	ldr	r2, [pc, #64]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017da:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80017ee:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f2:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017fa:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a04      	ldr	r2, [pc, #16]	@ (8001810 <HAL_RCC_OscConfig+0x76c>)
 8001800:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001806:	f7ff f8ef 	bl	80009e8 <HAL_GetTick>
 800180a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800180c:	e011      	b.n	8001832 <HAL_RCC_OscConfig+0x78e>
 800180e:	bf00      	nop
 8001810:	58024400 	.word	0x58024400
 8001814:	58024800 	.word	0x58024800
 8001818:	fffffc0c 	.word	0xfffffc0c
 800181c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001820:	f7ff f8e2 	bl	80009e8 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e08a      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001832:	4b47      	ldr	r3, [pc, #284]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0x77c>
 800183e:	e082      	b.n	8001946 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001840:	4b43      	ldr	r3, [pc, #268]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a42      	ldr	r2, [pc, #264]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001846:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800184a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184c:	f7ff f8cc 	bl	80009e8 <HAL_GetTick>
 8001850:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001854:	f7ff f8c8 	bl	80009e8 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e070      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001866:	4b3a      	ldr	r3, [pc, #232]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x7b0>
 8001872:	e068      	b.n	8001946 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001874:	4b36      	ldr	r3, [pc, #216]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001878:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800187a:	4b35      	ldr	r3, [pc, #212]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001884:	2b01      	cmp	r3, #1
 8001886:	d031      	beq.n	80018ec <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	f003 0203 	and.w	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001892:	429a      	cmp	r2, r3
 8001894:	d12a      	bne.n	80018ec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d122      	bne.n	80018ec <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d11a      	bne.n	80018ec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	0a5b      	lsrs	r3, r3, #9
 80018ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d111      	bne.n	80018ec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	0c1b      	lsrs	r3, r3, #16
 80018cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018d4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d108      	bne.n	80018ec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	0e1b      	lsrs	r3, r3, #24
 80018de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018e6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d001      	beq.n	80018f0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e02b      	b.n	8001948 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80018f0:	4b17      	ldr	r3, [pc, #92]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 80018f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018f4:	08db      	lsrs	r3, r3, #3
 80018f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80018fa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	429a      	cmp	r2, r3
 8001904:	d01f      	beq.n	8001946 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001906:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190a:	4a11      	ldr	r2, [pc, #68]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001912:	f7ff f869 	bl	80009e8 <HAL_GetTick>
 8001916:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001918:	bf00      	nop
 800191a:	f7ff f865 	bl	80009e8 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001922:	4293      	cmp	r3, r2
 8001924:	d0f9      	beq.n	800191a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800192a:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <HAL_RCC_OscConfig+0x8b0>)
 800192c:	4013      	ands	r3, r2
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001932:	00d2      	lsls	r2, r2, #3
 8001934:	4906      	ldr	r1, [pc, #24]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001936:	4313      	orrs	r3, r2
 8001938:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800193a:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 800193c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193e:	4a04      	ldr	r2, [pc, #16]	@ (8001950 <HAL_RCC_OscConfig+0x8ac>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	3730      	adds	r7, #48	@ 0x30
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	58024400 	.word	0x58024400
 8001954:	ffff0007 	.word	0xffff0007

08001958 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e19c      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800196c:	4b8a      	ldr	r3, [pc, #552]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 030f 	and.w	r3, r3, #15
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d910      	bls.n	800199c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197a:	4b87      	ldr	r3, [pc, #540]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f023 020f 	bic.w	r2, r3, #15
 8001982:	4985      	ldr	r1, [pc, #532]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	4313      	orrs	r3, r2
 8001988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800198a:	4b83      	ldr	r3, [pc, #524]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d001      	beq.n	800199c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e184      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d010      	beq.n	80019ca <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	691a      	ldr	r2, [r3, #16]
 80019ac:	4b7b      	ldr	r3, [pc, #492]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d908      	bls.n	80019ca <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80019b8:	4b78      	ldr	r3, [pc, #480]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	4975      	ldr	r1, [pc, #468]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d010      	beq.n	80019f8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695a      	ldr	r2, [r3, #20]
 80019da:	4b70      	ldr	r3, [pc, #448]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d908      	bls.n	80019f8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80019e6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	496a      	ldr	r1, [pc, #424]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 80019f4:	4313      	orrs	r3, r2
 80019f6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0310 	and.w	r3, r3, #16
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d010      	beq.n	8001a26 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	699a      	ldr	r2, [r3, #24]
 8001a08:	4b64      	ldr	r3, [pc, #400]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d908      	bls.n	8001a26 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001a14:	4b61      	ldr	r3, [pc, #388]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a16:	69db      	ldr	r3, [r3, #28]
 8001a18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	495e      	ldr	r1, [pc, #376]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0320 	and.w	r3, r3, #32
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d010      	beq.n	8001a54 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	69da      	ldr	r2, [r3, #28]
 8001a36:	4b59      	ldr	r3, [pc, #356]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d908      	bls.n	8001a54 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001a42:	4b56      	ldr	r3, [pc, #344]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	4953      	ldr	r1, [pc, #332]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d010      	beq.n	8001a82 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	68da      	ldr	r2, [r3, #12]
 8001a64:	4b4d      	ldr	r3, [pc, #308]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 030f 	and.w	r3, r3, #15
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d908      	bls.n	8001a82 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a70:	4b4a      	ldr	r3, [pc, #296]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f023 020f 	bic.w	r2, r3, #15
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	4947      	ldr	r1, [pc, #284]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d055      	beq.n	8001b3a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a8e:	4b43      	ldr	r3, [pc, #268]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	4940      	ldr	r1, [pc, #256]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d107      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aa8:	4b3c      	ldr	r3, [pc, #240]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d121      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0f6      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d107      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ac0:	4b36      	ldr	r3, [pc, #216]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d115      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0ea      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d107      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ad8:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d109      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0de      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ae8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0d6      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001af8:	4b28      	ldr	r3, [pc, #160]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	f023 0207 	bic.w	r2, r3, #7
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	4925      	ldr	r1, [pc, #148]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b0a:	f7fe ff6d 	bl	80009e8 <HAL_GetTick>
 8001b0e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b10:	e00a      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b12:	f7fe ff69 	bl	80009e8 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e0be      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d1eb      	bne.n	8001b12 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d010      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d208      	bcs.n	8001b68 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b56:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f023 020f 	bic.w	r2, r3, #15
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	490e      	ldr	r1, [pc, #56]	@ (8001b9c <HAL_RCC_ClockConfig+0x244>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 030f 	and.w	r3, r3, #15
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d214      	bcs.n	8001ba0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b76:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 020f 	bic.w	r2, r3, #15
 8001b7e:	4906      	ldr	r1, [pc, #24]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b86:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <HAL_RCC_ClockConfig+0x240>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d005      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e086      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x34e>
 8001b98:	52002000 	.word	0x52002000
 8001b9c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0304 	and.w	r3, r3, #4
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d010      	beq.n	8001bce <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691a      	ldr	r2, [r3, #16]
 8001bb0:	4b3f      	ldr	r3, [pc, #252]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d208      	bcs.n	8001bce <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001bbc:	4b3c      	ldr	r3, [pc, #240]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	4939      	ldr	r1, [pc, #228]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0308 	and.w	r3, r3, #8
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d010      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	695a      	ldr	r2, [r3, #20]
 8001bde:	4b34      	ldr	r3, [pc, #208]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d208      	bcs.n	8001bfc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001bea:	4b31      	ldr	r3, [pc, #196]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	492e      	ldr	r1, [pc, #184]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0310 	and.w	r3, r3, #16
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d010      	beq.n	8001c2a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	699a      	ldr	r2, [r3, #24]
 8001c0c:	4b28      	ldr	r3, [pc, #160]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d208      	bcs.n	8001c2a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001c18:	4b25      	ldr	r3, [pc, #148]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4922      	ldr	r1, [pc, #136]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0320 	and.w	r3, r3, #32
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d010      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	69da      	ldr	r2, [r3, #28]
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d208      	bcs.n	8001c58 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001c46:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	4917      	ldr	r1, [pc, #92]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c58:	f000 f834 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	4b14      	ldr	r3, [pc, #80]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	0a1b      	lsrs	r3, r3, #8
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	4912      	ldr	r1, [pc, #72]	@ (8001cb4 <HAL_RCC_ClockConfig+0x35c>)
 8001c6a:	5ccb      	ldrb	r3, [r1, r3]
 8001c6c:	f003 031f 	and.w	r3, r3, #31
 8001c70:	fa22 f303 	lsr.w	r3, r2, r3
 8001c74:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <HAL_RCC_ClockConfig+0x358>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb4 <HAL_RCC_ClockConfig+0x35c>)
 8001c80:	5cd3      	ldrb	r3, [r2, r3]
 8001c82:	f003 031f 	and.w	r3, r3, #31
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb8 <HAL_RCC_ClockConfig+0x360>)
 8001c8e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c90:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <HAL_RCC_ClockConfig+0x364>)
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001c96:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <HAL_RCC_ClockConfig+0x368>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fe5a 	bl	8000954 <HAL_InitTick>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	58024400 	.word	0x58024400
 8001cb4:	08003258 	.word	0x08003258
 8001cb8:	24000004 	.word	0x24000004
 8001cbc:	24000000 	.word	0x24000000
 8001cc0:	24000008 	.word	0x24000008

08001cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	@ 0x24
 8001cc8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cca:	4bb3      	ldr	r3, [pc, #716]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001cd2:	2b18      	cmp	r3, #24
 8001cd4:	f200 8155 	bhi.w	8001f82 <HAL_RCC_GetSysClockFreq+0x2be>
 8001cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cde:	bf00      	nop
 8001ce0:	08001d45 	.word	0x08001d45
 8001ce4:	08001f83 	.word	0x08001f83
 8001ce8:	08001f83 	.word	0x08001f83
 8001cec:	08001f83 	.word	0x08001f83
 8001cf0:	08001f83 	.word	0x08001f83
 8001cf4:	08001f83 	.word	0x08001f83
 8001cf8:	08001f83 	.word	0x08001f83
 8001cfc:	08001f83 	.word	0x08001f83
 8001d00:	08001d6b 	.word	0x08001d6b
 8001d04:	08001f83 	.word	0x08001f83
 8001d08:	08001f83 	.word	0x08001f83
 8001d0c:	08001f83 	.word	0x08001f83
 8001d10:	08001f83 	.word	0x08001f83
 8001d14:	08001f83 	.word	0x08001f83
 8001d18:	08001f83 	.word	0x08001f83
 8001d1c:	08001f83 	.word	0x08001f83
 8001d20:	08001d71 	.word	0x08001d71
 8001d24:	08001f83 	.word	0x08001f83
 8001d28:	08001f83 	.word	0x08001f83
 8001d2c:	08001f83 	.word	0x08001f83
 8001d30:	08001f83 	.word	0x08001f83
 8001d34:	08001f83 	.word	0x08001f83
 8001d38:	08001f83 	.word	0x08001f83
 8001d3c:	08001f83 	.word	0x08001f83
 8001d40:	08001d77 	.word	0x08001d77
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d44:	4b94      	ldr	r3, [pc, #592]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0320 	and.w	r3, r3, #32
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d009      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001d50:	4b91      	ldr	r3, [pc, #580]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	08db      	lsrs	r3, r3, #3
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	4a90      	ldr	r2, [pc, #576]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d60:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001d62:	e111      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001d64:	4b8d      	ldr	r3, [pc, #564]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d66:	61bb      	str	r3, [r7, #24]
      break;
 8001d68:	e10e      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001d6a:	4b8d      	ldr	r3, [pc, #564]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001d6c:	61bb      	str	r3, [r7, #24]
      break;
 8001d6e:	e10b      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001d70:	4b8c      	ldr	r3, [pc, #560]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001d72:	61bb      	str	r3, [r7, #24]
      break;
 8001d74:	e108      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d76:	4b88      	ldr	r3, [pc, #544]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001d80:	4b85      	ldr	r3, [pc, #532]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d84:	091b      	lsrs	r3, r3, #4
 8001d86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d8a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d8c:	4b82      	ldr	r3, [pc, #520]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001d96:	4b80      	ldr	r3, [pc, #512]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d9a:	08db      	lsrs	r3, r3, #3
 8001d9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	fb02 f303 	mul.w	r3, r2, r3
 8001da6:	ee07 3a90 	vmov	s15, r3
 8001daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dae:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 80e1 	beq.w	8001f7c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	f000 8083 	beq.w	8001ec8 <HAL_RCC_GetSysClockFreq+0x204>
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	f200 80a1 	bhi.w	8001f0c <HAL_RCC_GetSysClockFreq+0x248>
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x114>
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d056      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001dd6:	e099      	b.n	8001f0c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001dd8:	4b6f      	ldr	r3, [pc, #444]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0320 	and.w	r3, r3, #32
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d02d      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001de4:	4b6c      	ldr	r3, [pc, #432]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	4a6b      	ldr	r2, [pc, #428]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
 8001df4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	ee07 3a90 	vmov	s15, r3
 8001dfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e0e:	4b62      	ldr	r3, [pc, #392]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e16:	ee07 3a90 	vmov	s15, r3
 8001e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e22:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8001fa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e3a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001e3e:	e087      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	ee07 3a90 	vmov	s15, r3
 8001e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e4a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001fac <HAL_RCC_GetSysClockFreq+0x2e8>
 8001e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e52:	4b51      	ldr	r3, [pc, #324]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e5a:	ee07 3a90 	vmov	s15, r3
 8001e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e62:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e66:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8001fa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e82:	e065      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	ee07 3a90 	vmov	s15, r3
 8001e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e8e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001fb0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001e92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e96:	4b40      	ldr	r3, [pc, #256]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e9e:	ee07 3a90 	vmov	s15, r3
 8001ea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ea6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001eaa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8001fa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001eae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001eb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001eba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ec2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001ec6:	e043      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	ee07 3a90 	vmov	s15, r3
 8001ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ed2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001fb4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001ed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001eda:	4b2f      	ldr	r3, [pc, #188]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ee2:	ee07 3a90 	vmov	s15, r3
 8001ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001eea:	ed97 6a02 	vldr	s12, [r7, #8]
 8001eee:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8001fa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001efa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001f0a:	e021      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	ee07 3a90 	vmov	s15, r3
 8001f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f16:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001fb0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001f1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f26:	ee07 3a90 	vmov	s15, r3
 8001f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001f32:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8001fa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001f36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001f4e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001f50:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	0a5b      	lsrs	r3, r3, #9
 8001f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	ee07 3a90 	vmov	s15, r3
 8001f64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f68:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f74:	ee17 3a90 	vmov	r3, s15
 8001f78:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001f7a:	e005      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
      break;
 8001f80:	e002      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001f82:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f84:	61bb      	str	r3, [r7, #24]
      break;
 8001f86:	bf00      	nop
  }

  return sysclockfreq;
 8001f88:	69bb      	ldr	r3, [r7, #24]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3724      	adds	r7, #36	@ 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	58024400 	.word	0x58024400
 8001f9c:	03d09000 	.word	0x03d09000
 8001fa0:	003d0900 	.word	0x003d0900
 8001fa4:	017d7840 	.word	0x017d7840
 8001fa8:	46000000 	.word	0x46000000
 8001fac:	4c742400 	.word	0x4c742400
 8001fb0:	4a742400 	.word	0x4a742400
 8001fb4:	4bbebc20 	.word	0x4bbebc20

08001fb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e049      	b.n	800205e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d106      	bne.n	8001fe4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7fe fb0a 	bl	80005f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3304      	adds	r3, #4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	f000 fbb0 	bl	800275c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e049      	b.n	800210c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d106      	bne.n	8002092 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f841 	bl	8002114 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	3304      	adds	r3, #4
 80020a2:	4619      	mov	r1, r3
 80020a4:	4610      	mov	r0, r2
 80020a6:	f000 fb59 	bl	800275c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d109      	bne.n	800214c <HAL_TIM_PWM_Start+0x24>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b01      	cmp	r3, #1
 8002142:	bf14      	ite	ne
 8002144:	2301      	movne	r3, #1
 8002146:	2300      	moveq	r3, #0
 8002148:	b2db      	uxtb	r3, r3
 800214a:	e03c      	b.n	80021c6 <HAL_TIM_PWM_Start+0x9e>
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	2b04      	cmp	r3, #4
 8002150:	d109      	bne.n	8002166 <HAL_TIM_PWM_Start+0x3e>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b01      	cmp	r3, #1
 800215c:	bf14      	ite	ne
 800215e:	2301      	movne	r3, #1
 8002160:	2300      	moveq	r3, #0
 8002162:	b2db      	uxtb	r3, r3
 8002164:	e02f      	b.n	80021c6 <HAL_TIM_PWM_Start+0x9e>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	2b08      	cmp	r3, #8
 800216a:	d109      	bne.n	8002180 <HAL_TIM_PWM_Start+0x58>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b01      	cmp	r3, #1
 8002176:	bf14      	ite	ne
 8002178:	2301      	movne	r3, #1
 800217a:	2300      	moveq	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	e022      	b.n	80021c6 <HAL_TIM_PWM_Start+0x9e>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	2b0c      	cmp	r3, #12
 8002184:	d109      	bne.n	800219a <HAL_TIM_PWM_Start+0x72>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b01      	cmp	r3, #1
 8002190:	bf14      	ite	ne
 8002192:	2301      	movne	r3, #1
 8002194:	2300      	moveq	r3, #0
 8002196:	b2db      	uxtb	r3, r3
 8002198:	e015      	b.n	80021c6 <HAL_TIM_PWM_Start+0x9e>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	2b10      	cmp	r3, #16
 800219e:	d109      	bne.n	80021b4 <HAL_TIM_PWM_Start+0x8c>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	bf14      	ite	ne
 80021ac:	2301      	movne	r3, #1
 80021ae:	2300      	moveq	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	e008      	b.n	80021c6 <HAL_TIM_PWM_Start+0x9e>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	bf14      	ite	ne
 80021c0:	2301      	movne	r3, #1
 80021c2:	2300      	moveq	r3, #0
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e0a1      	b.n	8002312 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d104      	bne.n	80021de <HAL_TIM_PWM_Start+0xb6>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2202      	movs	r2, #2
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80021dc:	e023      	b.n	8002226 <HAL_TIM_PWM_Start+0xfe>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2b04      	cmp	r3, #4
 80021e2:	d104      	bne.n	80021ee <HAL_TIM_PWM_Start+0xc6>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2202      	movs	r2, #2
 80021e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80021ec:	e01b      	b.n	8002226 <HAL_TIM_PWM_Start+0xfe>
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	2b08      	cmp	r3, #8
 80021f2:	d104      	bne.n	80021fe <HAL_TIM_PWM_Start+0xd6>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2202      	movs	r2, #2
 80021f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80021fc:	e013      	b.n	8002226 <HAL_TIM_PWM_Start+0xfe>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2b0c      	cmp	r3, #12
 8002202:	d104      	bne.n	800220e <HAL_TIM_PWM_Start+0xe6>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800220c:	e00b      	b.n	8002226 <HAL_TIM_PWM_Start+0xfe>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	2b10      	cmp	r3, #16
 8002212:	d104      	bne.n	800221e <HAL_TIM_PWM_Start+0xf6>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2202      	movs	r2, #2
 8002218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800221c:	e003      	b.n	8002226 <HAL_TIM_PWM_Start+0xfe>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2202      	movs	r2, #2
 8002222:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2201      	movs	r2, #1
 800222c:	6839      	ldr	r1, [r7, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f000 fea8 	bl	8002f84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a38      	ldr	r2, [pc, #224]	@ (800231c <HAL_TIM_PWM_Start+0x1f4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d013      	beq.n	8002266 <HAL_TIM_PWM_Start+0x13e>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a37      	ldr	r2, [pc, #220]	@ (8002320 <HAL_TIM_PWM_Start+0x1f8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d00e      	beq.n	8002266 <HAL_TIM_PWM_Start+0x13e>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a35      	ldr	r2, [pc, #212]	@ (8002324 <HAL_TIM_PWM_Start+0x1fc>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d009      	beq.n	8002266 <HAL_TIM_PWM_Start+0x13e>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a34      	ldr	r2, [pc, #208]	@ (8002328 <HAL_TIM_PWM_Start+0x200>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d004      	beq.n	8002266 <HAL_TIM_PWM_Start+0x13e>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a32      	ldr	r2, [pc, #200]	@ (800232c <HAL_TIM_PWM_Start+0x204>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d101      	bne.n	800226a <HAL_TIM_PWM_Start+0x142>
 8002266:	2301      	movs	r3, #1
 8002268:	e000      	b.n	800226c <HAL_TIM_PWM_Start+0x144>
 800226a:	2300      	movs	r3, #0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d007      	beq.n	8002280 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800227e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a25      	ldr	r2, [pc, #148]	@ (800231c <HAL_TIM_PWM_Start+0x1f4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d022      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002292:	d01d      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a25      	ldr	r2, [pc, #148]	@ (8002330 <HAL_TIM_PWM_Start+0x208>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d018      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a24      	ldr	r2, [pc, #144]	@ (8002334 <HAL_TIM_PWM_Start+0x20c>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d013      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a22      	ldr	r2, [pc, #136]	@ (8002338 <HAL_TIM_PWM_Start+0x210>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d00e      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002320 <HAL_TIM_PWM_Start+0x1f8>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d009      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a1e      	ldr	r2, [pc, #120]	@ (800233c <HAL_TIM_PWM_Start+0x214>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d004      	beq.n	80022d0 <HAL_TIM_PWM_Start+0x1a8>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a16      	ldr	r2, [pc, #88]	@ (8002324 <HAL_TIM_PWM_Start+0x1fc>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d115      	bne.n	80022fc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <HAL_TIM_PWM_Start+0x218>)
 80022d8:	4013      	ands	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2b06      	cmp	r3, #6
 80022e0:	d015      	beq.n	800230e <HAL_TIM_PWM_Start+0x1e6>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022e8:	d011      	beq.n	800230e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f042 0201 	orr.w	r2, r2, #1
 80022f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022fa:	e008      	b.n	800230e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	e000      	b.n	8002310 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800230e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40010000 	.word	0x40010000
 8002320:	40010400 	.word	0x40010400
 8002324:	40014000 	.word	0x40014000
 8002328:	40014400 	.word	0x40014400
 800232c:	40014800 	.word	0x40014800
 8002330:	40000400 	.word	0x40000400
 8002334:	40000800 	.word	0x40000800
 8002338:	40000c00 	.word	0x40000c00
 800233c:	40001800 	.word	0x40001800
 8002340:	00010007 	.word	0x00010007

08002344 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800235a:	2b01      	cmp	r3, #1
 800235c:	d101      	bne.n	8002362 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800235e:	2302      	movs	r3, #2
 8002360:	e0ff      	b.n	8002562 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2201      	movs	r2, #1
 8002366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b14      	cmp	r3, #20
 800236e:	f200 80f0 	bhi.w	8002552 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002372:	a201      	add	r2, pc, #4	@ (adr r2, 8002378 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002378:	080023cd 	.word	0x080023cd
 800237c:	08002553 	.word	0x08002553
 8002380:	08002553 	.word	0x08002553
 8002384:	08002553 	.word	0x08002553
 8002388:	0800240d 	.word	0x0800240d
 800238c:	08002553 	.word	0x08002553
 8002390:	08002553 	.word	0x08002553
 8002394:	08002553 	.word	0x08002553
 8002398:	0800244f 	.word	0x0800244f
 800239c:	08002553 	.word	0x08002553
 80023a0:	08002553 	.word	0x08002553
 80023a4:	08002553 	.word	0x08002553
 80023a8:	0800248f 	.word	0x0800248f
 80023ac:	08002553 	.word	0x08002553
 80023b0:	08002553 	.word	0x08002553
 80023b4:	08002553 	.word	0x08002553
 80023b8:	080024d1 	.word	0x080024d1
 80023bc:	08002553 	.word	0x08002553
 80023c0:	08002553 	.word	0x08002553
 80023c4:	08002553 	.word	0x08002553
 80023c8:	08002511 	.word	0x08002511
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68b9      	ldr	r1, [r7, #8]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fa62 	bl	800289c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699a      	ldr	r2, [r3, #24]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 0208 	orr.w	r2, r2, #8
 80023e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	699a      	ldr	r2, [r3, #24]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0204 	bic.w	r2, r2, #4
 80023f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6999      	ldr	r1, [r3, #24]
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	691a      	ldr	r2, [r3, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	619a      	str	r2, [r3, #24]
      break;
 800240a:	e0a5      	b.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68b9      	ldr	r1, [r7, #8]
 8002412:	4618      	mov	r0, r3
 8002414:	f000 fad2 	bl	80029bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	699a      	ldr	r2, [r3, #24]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699a      	ldr	r2, [r3, #24]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6999      	ldr	r1, [r3, #24]
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	021a      	lsls	r2, r3, #8
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	619a      	str	r2, [r3, #24]
      break;
 800244c:	e084      	b.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68b9      	ldr	r1, [r7, #8]
 8002454:	4618      	mov	r0, r3
 8002456:	f000 fb3b 	bl	8002ad0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	69da      	ldr	r2, [r3, #28]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f042 0208 	orr.w	r2, r2, #8
 8002468:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	69da      	ldr	r2, [r3, #28]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 0204 	bic.w	r2, r2, #4
 8002478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	69d9      	ldr	r1, [r3, #28]
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	691a      	ldr	r2, [r3, #16]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	61da      	str	r2, [r3, #28]
      break;
 800248c:	e064      	b.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68b9      	ldr	r1, [r7, #8]
 8002494:	4618      	mov	r0, r3
 8002496:	f000 fba3 	bl	8002be0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	69da      	ldr	r2, [r3, #28]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	69da      	ldr	r2, [r3, #28]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	69d9      	ldr	r1, [r3, #28]
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	021a      	lsls	r2, r3, #8
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	61da      	str	r2, [r3, #28]
      break;
 80024ce:	e043      	b.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 fbec 	bl	8002cb4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0208 	orr.w	r2, r2, #8
 80024ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 0204 	bic.w	r2, r2, #4
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	691a      	ldr	r2, [r3, #16]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800250e:	e023      	b.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68b9      	ldr	r1, [r7, #8]
 8002516:	4618      	mov	r0, r3
 8002518:	f000 fc30 	bl	8002d7c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800252a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800253a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	021a      	lsls	r2, r3, #8
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002550:	e002      	b.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	75fb      	strb	r3, [r7, #23]
      break;
 8002556:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002560:	7dfb      	ldrb	r3, [r7, #23]
}
 8002562:	4618      	mov	r0, r3
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop

0800256c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002576:	2300      	movs	r3, #0
 8002578:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002580:	2b01      	cmp	r3, #1
 8002582:	d101      	bne.n	8002588 <HAL_TIM_ConfigClockSource+0x1c>
 8002584:	2302      	movs	r3, #2
 8002586:	e0dc      	b.n	8002742 <HAL_TIM_ConfigClockSource+0x1d6>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	4b6a      	ldr	r3, [pc, #424]	@ (800274c <HAL_TIM_ConfigClockSource+0x1e0>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a64      	ldr	r2, [pc, #400]	@ (8002750 <HAL_TIM_ConfigClockSource+0x1e4>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	f000 80a9 	beq.w	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 80025c4:	4a62      	ldr	r2, [pc, #392]	@ (8002750 <HAL_TIM_ConfigClockSource+0x1e4>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	f200 80ae 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 80025cc:	4a61      	ldr	r2, [pc, #388]	@ (8002754 <HAL_TIM_ConfigClockSource+0x1e8>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	f000 80a1 	beq.w	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 80025d4:	4a5f      	ldr	r2, [pc, #380]	@ (8002754 <HAL_TIM_ConfigClockSource+0x1e8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	f200 80a6 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 80025dc:	4a5e      	ldr	r2, [pc, #376]	@ (8002758 <HAL_TIM_ConfigClockSource+0x1ec>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	f000 8099 	beq.w	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 80025e4:	4a5c      	ldr	r2, [pc, #368]	@ (8002758 <HAL_TIM_ConfigClockSource+0x1ec>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	f200 809e 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 80025ec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80025f0:	f000 8091 	beq.w	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 80025f4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80025f8:	f200 8096 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 80025fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002600:	f000 8089 	beq.w	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 8002604:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002608:	f200 808e 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 800260c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002610:	d03e      	beq.n	8002690 <HAL_TIM_ConfigClockSource+0x124>
 8002612:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002616:	f200 8087 	bhi.w	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 800261a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800261e:	f000 8086 	beq.w	800272e <HAL_TIM_ConfigClockSource+0x1c2>
 8002622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002626:	d87f      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002628:	2b70      	cmp	r3, #112	@ 0x70
 800262a:	d01a      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0xf6>
 800262c:	2b70      	cmp	r3, #112	@ 0x70
 800262e:	d87b      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002630:	2b60      	cmp	r3, #96	@ 0x60
 8002632:	d050      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x16a>
 8002634:	2b60      	cmp	r3, #96	@ 0x60
 8002636:	d877      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002638:	2b50      	cmp	r3, #80	@ 0x50
 800263a:	d03c      	beq.n	80026b6 <HAL_TIM_ConfigClockSource+0x14a>
 800263c:	2b50      	cmp	r3, #80	@ 0x50
 800263e:	d873      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002640:	2b40      	cmp	r3, #64	@ 0x40
 8002642:	d058      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x18a>
 8002644:	2b40      	cmp	r3, #64	@ 0x40
 8002646:	d86f      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002648:	2b30      	cmp	r3, #48	@ 0x30
 800264a:	d064      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 800264c:	2b30      	cmp	r3, #48	@ 0x30
 800264e:	d86b      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002650:	2b20      	cmp	r3, #32
 8002652:	d060      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 8002654:	2b20      	cmp	r3, #32
 8002656:	d867      	bhi.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
 8002658:	2b00      	cmp	r3, #0
 800265a:	d05c      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 800265c:	2b10      	cmp	r3, #16
 800265e:	d05a      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x1aa>
 8002660:	e062      	b.n	8002728 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002672:	f000 fc67 	bl	8002f44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002684:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	609a      	str	r2, [r3, #8]
      break;
 800268e:	e04f      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026a0:	f000 fc50 	bl	8002f44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026b2:	609a      	str	r2, [r3, #8]
      break;
 80026b4:	e03c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026c2:	461a      	mov	r2, r3
 80026c4:	f000 fbc0 	bl	8002e48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2150      	movs	r1, #80	@ 0x50
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 fc1a 	bl	8002f08 <TIM_ITRx_SetConfig>
      break;
 80026d4:	e02c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026e2:	461a      	mov	r2, r3
 80026e4:	f000 fbdf 	bl	8002ea6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2160      	movs	r1, #96	@ 0x60
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 fc0a 	bl	8002f08 <TIM_ITRx_SetConfig>
      break;
 80026f4:	e01c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002702:	461a      	mov	r2, r3
 8002704:	f000 fba0 	bl	8002e48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2140      	movs	r1, #64	@ 0x40
 800270e:	4618      	mov	r0, r3
 8002710:	f000 fbfa 	bl	8002f08 <TIM_ITRx_SetConfig>
      break;
 8002714:	e00c      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4619      	mov	r1, r3
 8002720:	4610      	mov	r0, r2
 8002722:	f000 fbf1 	bl	8002f08 <TIM_ITRx_SetConfig>
      break;
 8002726:	e003      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	73fb      	strb	r3, [r7, #15]
      break;
 800272c:	e000      	b.n	8002730 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800272e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002740:	7bfb      	ldrb	r3, [r7, #15]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	ffceff88 	.word	0xffceff88
 8002750:	00100040 	.word	0x00100040
 8002754:	00100030 	.word	0x00100030
 8002758:	00100020 	.word	0x00100020

0800275c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a43      	ldr	r2, [pc, #268]	@ (800287c <TIM_Base_SetConfig+0x120>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d013      	beq.n	800279c <TIM_Base_SetConfig+0x40>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800277a:	d00f      	beq.n	800279c <TIM_Base_SetConfig+0x40>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a40      	ldr	r2, [pc, #256]	@ (8002880 <TIM_Base_SetConfig+0x124>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d00b      	beq.n	800279c <TIM_Base_SetConfig+0x40>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a3f      	ldr	r2, [pc, #252]	@ (8002884 <TIM_Base_SetConfig+0x128>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d007      	beq.n	800279c <TIM_Base_SetConfig+0x40>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a3e      	ldr	r2, [pc, #248]	@ (8002888 <TIM_Base_SetConfig+0x12c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d003      	beq.n	800279c <TIM_Base_SetConfig+0x40>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a3d      	ldr	r2, [pc, #244]	@ (800288c <TIM_Base_SetConfig+0x130>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d108      	bne.n	80027ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a32      	ldr	r2, [pc, #200]	@ (800287c <TIM_Base_SetConfig+0x120>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d01f      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027bc:	d01b      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a2f      	ldr	r2, [pc, #188]	@ (8002880 <TIM_Base_SetConfig+0x124>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d017      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a2e      	ldr	r2, [pc, #184]	@ (8002884 <TIM_Base_SetConfig+0x128>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d013      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a2d      	ldr	r2, [pc, #180]	@ (8002888 <TIM_Base_SetConfig+0x12c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00f      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a2c      	ldr	r2, [pc, #176]	@ (800288c <TIM_Base_SetConfig+0x130>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d00b      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002890 <TIM_Base_SetConfig+0x134>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d007      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a2a      	ldr	r2, [pc, #168]	@ (8002894 <TIM_Base_SetConfig+0x138>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d003      	beq.n	80027f6 <TIM_Base_SetConfig+0x9a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a29      	ldr	r2, [pc, #164]	@ (8002898 <TIM_Base_SetConfig+0x13c>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d108      	bne.n	8002808 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	4313      	orrs	r3, r2
 8002806:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	4313      	orrs	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	689a      	ldr	r2, [r3, #8]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a14      	ldr	r2, [pc, #80]	@ (800287c <TIM_Base_SetConfig+0x120>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d00f      	beq.n	800284e <TIM_Base_SetConfig+0xf2>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a16      	ldr	r2, [pc, #88]	@ (800288c <TIM_Base_SetConfig+0x130>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00b      	beq.n	800284e <TIM_Base_SetConfig+0xf2>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a15      	ldr	r2, [pc, #84]	@ (8002890 <TIM_Base_SetConfig+0x134>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d007      	beq.n	800284e <TIM_Base_SetConfig+0xf2>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a14      	ldr	r2, [pc, #80]	@ (8002894 <TIM_Base_SetConfig+0x138>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d003      	beq.n	800284e <TIM_Base_SetConfig+0xf2>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a13      	ldr	r2, [pc, #76]	@ (8002898 <TIM_Base_SetConfig+0x13c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d103      	bne.n	8002856 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	691a      	ldr	r2, [r3, #16]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f043 0204 	orr.w	r2, r3, #4
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	601a      	str	r2, [r3, #0]
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40010000 	.word	0x40010000
 8002880:	40000400 	.word	0x40000400
 8002884:	40000800 	.word	0x40000800
 8002888:	40000c00 	.word	0x40000c00
 800288c:	40010400 	.word	0x40010400
 8002890:	40014000 	.word	0x40014000
 8002894:	40014400 	.word	0x40014400
 8002898:	40014800 	.word	0x40014800

0800289c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	f023 0201 	bic.w	r2, r3, #1
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	4b37      	ldr	r3, [pc, #220]	@ (80029a4 <TIM_OC1_SetConfig+0x108>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f023 0303 	bic.w	r3, r3, #3
 80028d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f023 0302 	bic.w	r3, r3, #2
 80028e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a2d      	ldr	r2, [pc, #180]	@ (80029a8 <TIM_OC1_SetConfig+0x10c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d00f      	beq.n	8002918 <TIM_OC1_SetConfig+0x7c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a2c      	ldr	r2, [pc, #176]	@ (80029ac <TIM_OC1_SetConfig+0x110>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d00b      	beq.n	8002918 <TIM_OC1_SetConfig+0x7c>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a2b      	ldr	r2, [pc, #172]	@ (80029b0 <TIM_OC1_SetConfig+0x114>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d007      	beq.n	8002918 <TIM_OC1_SetConfig+0x7c>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a2a      	ldr	r2, [pc, #168]	@ (80029b4 <TIM_OC1_SetConfig+0x118>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d003      	beq.n	8002918 <TIM_OC1_SetConfig+0x7c>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a29      	ldr	r2, [pc, #164]	@ (80029b8 <TIM_OC1_SetConfig+0x11c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d10c      	bne.n	8002932 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f023 0308 	bic.w	r3, r3, #8
 800291e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	4313      	orrs	r3, r2
 8002928:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f023 0304 	bic.w	r3, r3, #4
 8002930:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a1c      	ldr	r2, [pc, #112]	@ (80029a8 <TIM_OC1_SetConfig+0x10c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d00f      	beq.n	800295a <TIM_OC1_SetConfig+0xbe>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a1b      	ldr	r2, [pc, #108]	@ (80029ac <TIM_OC1_SetConfig+0x110>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00b      	beq.n	800295a <TIM_OC1_SetConfig+0xbe>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a1a      	ldr	r2, [pc, #104]	@ (80029b0 <TIM_OC1_SetConfig+0x114>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d007      	beq.n	800295a <TIM_OC1_SetConfig+0xbe>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a19      	ldr	r2, [pc, #100]	@ (80029b4 <TIM_OC1_SetConfig+0x118>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d003      	beq.n	800295a <TIM_OC1_SetConfig+0xbe>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a18      	ldr	r2, [pc, #96]	@ (80029b8 <TIM_OC1_SetConfig+0x11c>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d111      	bne.n	800297e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	621a      	str	r2, [r3, #32]
}
 8002998:	bf00      	nop
 800299a:	371c      	adds	r7, #28
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	fffeff8f 	.word	0xfffeff8f
 80029a8:	40010000 	.word	0x40010000
 80029ac:	40010400 	.word	0x40010400
 80029b0:	40014000 	.word	0x40014000
 80029b4:	40014400 	.word	0x40014400
 80029b8:	40014800 	.word	0x40014800

080029bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	f023 0210 	bic.w	r2, r3, #16
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4b34      	ldr	r3, [pc, #208]	@ (8002ab8 <TIM_OC2_SetConfig+0xfc>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f023 0320 	bic.w	r3, r3, #32
 8002a06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a29      	ldr	r2, [pc, #164]	@ (8002abc <TIM_OC2_SetConfig+0x100>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d003      	beq.n	8002a24 <TIM_OC2_SetConfig+0x68>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a28      	ldr	r2, [pc, #160]	@ (8002ac0 <TIM_OC2_SetConfig+0x104>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d10d      	bne.n	8002a40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a1e      	ldr	r2, [pc, #120]	@ (8002abc <TIM_OC2_SetConfig+0x100>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00f      	beq.n	8002a68 <TIM_OC2_SetConfig+0xac>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ac0 <TIM_OC2_SetConfig+0x104>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d00b      	beq.n	8002a68 <TIM_OC2_SetConfig+0xac>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac4 <TIM_OC2_SetConfig+0x108>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d007      	beq.n	8002a68 <TIM_OC2_SetConfig+0xac>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ac8 <TIM_OC2_SetConfig+0x10c>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d003      	beq.n	8002a68 <TIM_OC2_SetConfig+0xac>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a1a      	ldr	r2, [pc, #104]	@ (8002acc <TIM_OC2_SetConfig+0x110>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d113      	bne.n	8002a90 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	621a      	str	r2, [r3, #32]
}
 8002aaa:	bf00      	nop
 8002aac:	371c      	adds	r7, #28
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	feff8fff 	.word	0xfeff8fff
 8002abc:	40010000 	.word	0x40010000
 8002ac0:	40010400 	.word	0x40010400
 8002ac4:	40014000 	.word	0x40014000
 8002ac8:	40014400 	.word	0x40014400
 8002acc:	40014800 	.word	0x40014800

08002ad0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	4b33      	ldr	r3, [pc, #204]	@ (8002bc8 <TIM_OC3_SetConfig+0xf8>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f023 0303 	bic.w	r3, r3, #3
 8002b06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	021b      	lsls	r3, r3, #8
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a28      	ldr	r2, [pc, #160]	@ (8002bcc <TIM_OC3_SetConfig+0xfc>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d003      	beq.n	8002b36 <TIM_OC3_SetConfig+0x66>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a27      	ldr	r2, [pc, #156]	@ (8002bd0 <TIM_OC3_SetConfig+0x100>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d10d      	bne.n	8002b52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	021b      	lsls	r3, r3, #8
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a1d      	ldr	r2, [pc, #116]	@ (8002bcc <TIM_OC3_SetConfig+0xfc>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d00f      	beq.n	8002b7a <TIM_OC3_SetConfig+0xaa>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd0 <TIM_OC3_SetConfig+0x100>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d00b      	beq.n	8002b7a <TIM_OC3_SetConfig+0xaa>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd4 <TIM_OC3_SetConfig+0x104>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d007      	beq.n	8002b7a <TIM_OC3_SetConfig+0xaa>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8002bd8 <TIM_OC3_SetConfig+0x108>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d003      	beq.n	8002b7a <TIM_OC3_SetConfig+0xaa>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <TIM_OC3_SetConfig+0x10c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d113      	bne.n	8002ba2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	621a      	str	r2, [r3, #32]
}
 8002bbc:	bf00      	nop
 8002bbe:	371c      	adds	r7, #28
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	fffeff8f 	.word	0xfffeff8f
 8002bcc:	40010000 	.word	0x40010000
 8002bd0:	40010400 	.word	0x40010400
 8002bd4:	40014000 	.word	0x40014000
 8002bd8:	40014400 	.word	0x40014400
 8002bdc:	40014800 	.word	0x40014800

08002be0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	4b24      	ldr	r3, [pc, #144]	@ (8002c9c <TIM_OC4_SetConfig+0xbc>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	031b      	lsls	r3, r3, #12
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a19      	ldr	r2, [pc, #100]	@ (8002ca0 <TIM_OC4_SetConfig+0xc0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d00f      	beq.n	8002c60 <TIM_OC4_SetConfig+0x80>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a18      	ldr	r2, [pc, #96]	@ (8002ca4 <TIM_OC4_SetConfig+0xc4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d00b      	beq.n	8002c60 <TIM_OC4_SetConfig+0x80>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a17      	ldr	r2, [pc, #92]	@ (8002ca8 <TIM_OC4_SetConfig+0xc8>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d007      	beq.n	8002c60 <TIM_OC4_SetConfig+0x80>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a16      	ldr	r2, [pc, #88]	@ (8002cac <TIM_OC4_SetConfig+0xcc>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d003      	beq.n	8002c60 <TIM_OC4_SetConfig+0x80>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a15      	ldr	r2, [pc, #84]	@ (8002cb0 <TIM_OC4_SetConfig+0xd0>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d109      	bne.n	8002c74 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	019b      	lsls	r3, r3, #6
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	621a      	str	r2, [r3, #32]
}
 8002c8e:	bf00      	nop
 8002c90:	371c      	adds	r7, #28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	feff8fff 	.word	0xfeff8fff
 8002ca0:	40010000 	.word	0x40010000
 8002ca4:	40010400 	.word	0x40010400
 8002ca8:	40014000 	.word	0x40014000
 8002cac:	40014400 	.word	0x40014400
 8002cb0:	40014800 	.word	0x40014800

08002cb4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	4b21      	ldr	r3, [pc, #132]	@ (8002d64 <TIM_OC5_SetConfig+0xb0>)
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002cf4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	041b      	lsls	r3, r3, #16
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a18      	ldr	r2, [pc, #96]	@ (8002d68 <TIM_OC5_SetConfig+0xb4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00f      	beq.n	8002d2a <TIM_OC5_SetConfig+0x76>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a17      	ldr	r2, [pc, #92]	@ (8002d6c <TIM_OC5_SetConfig+0xb8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00b      	beq.n	8002d2a <TIM_OC5_SetConfig+0x76>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a16      	ldr	r2, [pc, #88]	@ (8002d70 <TIM_OC5_SetConfig+0xbc>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d007      	beq.n	8002d2a <TIM_OC5_SetConfig+0x76>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a15      	ldr	r2, [pc, #84]	@ (8002d74 <TIM_OC5_SetConfig+0xc0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d003      	beq.n	8002d2a <TIM_OC5_SetConfig+0x76>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a14      	ldr	r2, [pc, #80]	@ (8002d78 <TIM_OC5_SetConfig+0xc4>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d109      	bne.n	8002d3e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	621a      	str	r2, [r3, #32]
}
 8002d58:	bf00      	nop
 8002d5a:	371c      	adds	r7, #28
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	fffeff8f 	.word	0xfffeff8f
 8002d68:	40010000 	.word	0x40010000
 8002d6c:	40010400 	.word	0x40010400
 8002d70:	40014000 	.word	0x40014000
 8002d74:	40014400 	.word	0x40014400
 8002d78:	40014800 	.word	0x40014800

08002d7c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b087      	sub	sp, #28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	4b22      	ldr	r3, [pc, #136]	@ (8002e30 <TIM_OC6_SetConfig+0xb4>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	051b      	lsls	r3, r3, #20
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a19      	ldr	r2, [pc, #100]	@ (8002e34 <TIM_OC6_SetConfig+0xb8>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d00f      	beq.n	8002df4 <TIM_OC6_SetConfig+0x78>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a18      	ldr	r2, [pc, #96]	@ (8002e38 <TIM_OC6_SetConfig+0xbc>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d00b      	beq.n	8002df4 <TIM_OC6_SetConfig+0x78>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a17      	ldr	r2, [pc, #92]	@ (8002e3c <TIM_OC6_SetConfig+0xc0>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d007      	beq.n	8002df4 <TIM_OC6_SetConfig+0x78>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a16      	ldr	r2, [pc, #88]	@ (8002e40 <TIM_OC6_SetConfig+0xc4>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d003      	beq.n	8002df4 <TIM_OC6_SetConfig+0x78>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a15      	ldr	r2, [pc, #84]	@ (8002e44 <TIM_OC6_SetConfig+0xc8>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d109      	bne.n	8002e08 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	029b      	lsls	r3, r3, #10
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	621a      	str	r2, [r3, #32]
}
 8002e22:	bf00      	nop
 8002e24:	371c      	adds	r7, #28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	feff8fff 	.word	0xfeff8fff
 8002e34:	40010000 	.word	0x40010000
 8002e38:	40010400 	.word	0x40010400
 8002e3c:	40014000 	.word	0x40014000
 8002e40:	40014400 	.word	0x40014400
 8002e44:	40014800 	.word	0x40014800

08002e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b087      	sub	sp, #28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	f023 0201 	bic.w	r2, r3, #1
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f023 030a 	bic.w	r3, r3, #10
 8002e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	621a      	str	r2, [r3, #32]
}
 8002e9a:	bf00      	nop
 8002e9c:	371c      	adds	r7, #28
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b087      	sub	sp, #28
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	60f8      	str	r0, [r7, #12]
 8002eae:	60b9      	str	r1, [r7, #8]
 8002eb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
 8002eb6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	f023 0210 	bic.w	r2, r3, #16
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ed0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	031b      	lsls	r3, r3, #12
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ee2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	621a      	str	r2, [r3, #32]
}
 8002efa:	bf00      	nop
 8002efc:	371c      	adds	r7, #28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
	...

08002f08 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <TIM_ITRx_SetConfig+0x38>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	f043 0307 	orr.w	r3, r3, #7
 8002f2a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	609a      	str	r2, [r3, #8]
}
 8002f32:	bf00      	nop
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	ffcfff8f 	.word	0xffcfff8f

08002f44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b087      	sub	sp, #28
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
 8002f50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	021a      	lsls	r2, r3, #8
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	609a      	str	r2, [r3, #8]
}
 8002f78:	bf00      	nop
 8002f7a:	371c      	adds	r7, #28
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	2201      	movs	r2, #1
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a1a      	ldr	r2, [r3, #32]
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a1a      	ldr	r2, [r3, #32]
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f003 031f 	and.w	r3, r3, #31
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	621a      	str	r2, [r3, #32]
}
 8002fc2:	bf00      	nop
 8002fc4:	371c      	adds	r7, #28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
	...

08002fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d101      	bne.n	8002fe8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	e06d      	b.n	80030c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a30      	ldr	r2, [pc, #192]	@ (80030d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d004      	beq.n	800301c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a2f      	ldr	r2, [pc, #188]	@ (80030d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d108      	bne.n	800302e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003022:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003034:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a20      	ldr	r2, [pc, #128]	@ (80030d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d022      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800305a:	d01d      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a1d      	ldr	r2, [pc, #116]	@ (80030d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d018      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a1c      	ldr	r2, [pc, #112]	@ (80030dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d013      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a1a      	ldr	r2, [pc, #104]	@ (80030e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d00e      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a15      	ldr	r2, [pc, #84]	@ (80030d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d009      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a16      	ldr	r2, [pc, #88]	@ (80030e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d004      	beq.n	8003098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a15      	ldr	r2, [pc, #84]	@ (80030e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d10c      	bne.n	80030b2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800309e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	40010000 	.word	0x40010000
 80030d4:	40010400 	.word	0x40010400
 80030d8:	40000400 	.word	0x40000400
 80030dc:	40000800 	.word	0x40000800
 80030e0:	40000c00 	.word	0x40000c00
 80030e4:	40001800 	.word	0x40001800
 80030e8:	40014000 	.word	0x40014000

080030ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003100:	2b01      	cmp	r3, #1
 8003102:	d101      	bne.n	8003108 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003104:	2302      	movs	r3, #2
 8003106:	e065      	b.n	80031d4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	4313      	orrs	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	4313      	orrs	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	4313      	orrs	r3, r2
 8003138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4313      	orrs	r3, r2
 8003146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	4313      	orrs	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	4313      	orrs	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316e:	4313      	orrs	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	041b      	lsls	r3, r3, #16
 800317e:	4313      	orrs	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a16      	ldr	r2, [pc, #88]	@ (80031e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d004      	beq.n	8003196 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a14      	ldr	r2, [pc, #80]	@ (80031e4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d115      	bne.n	80031c2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	051b      	lsls	r3, r3, #20
 80031a2:	4313      	orrs	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	4313      	orrs	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	40010000 	.word	0x40010000
 80031e4:	40010400 	.word	0x40010400

080031e8 <memset>:
 80031e8:	4402      	add	r2, r0
 80031ea:	4603      	mov	r3, r0
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d100      	bne.n	80031f2 <memset+0xa>
 80031f0:	4770      	bx	lr
 80031f2:	f803 1b01 	strb.w	r1, [r3], #1
 80031f6:	e7f9      	b.n	80031ec <memset+0x4>

080031f8 <__libc_init_array>:
 80031f8:	b570      	push	{r4, r5, r6, lr}
 80031fa:	4d0d      	ldr	r5, [pc, #52]	@ (8003230 <__libc_init_array+0x38>)
 80031fc:	4c0d      	ldr	r4, [pc, #52]	@ (8003234 <__libc_init_array+0x3c>)
 80031fe:	1b64      	subs	r4, r4, r5
 8003200:	10a4      	asrs	r4, r4, #2
 8003202:	2600      	movs	r6, #0
 8003204:	42a6      	cmp	r6, r4
 8003206:	d109      	bne.n	800321c <__libc_init_array+0x24>
 8003208:	4d0b      	ldr	r5, [pc, #44]	@ (8003238 <__libc_init_array+0x40>)
 800320a:	4c0c      	ldr	r4, [pc, #48]	@ (800323c <__libc_init_array+0x44>)
 800320c:	f000 f818 	bl	8003240 <_init>
 8003210:	1b64      	subs	r4, r4, r5
 8003212:	10a4      	asrs	r4, r4, #2
 8003214:	2600      	movs	r6, #0
 8003216:	42a6      	cmp	r6, r4
 8003218:	d105      	bne.n	8003226 <__libc_init_array+0x2e>
 800321a:	bd70      	pop	{r4, r5, r6, pc}
 800321c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003220:	4798      	blx	r3
 8003222:	3601      	adds	r6, #1
 8003224:	e7ee      	b.n	8003204 <__libc_init_array+0xc>
 8003226:	f855 3b04 	ldr.w	r3, [r5], #4
 800322a:	4798      	blx	r3
 800322c:	3601      	adds	r6, #1
 800322e:	e7f2      	b.n	8003216 <__libc_init_array+0x1e>
 8003230:	08003268 	.word	0x08003268
 8003234:	08003268 	.word	0x08003268
 8003238:	08003268 	.word	0x08003268
 800323c:	0800326c 	.word	0x0800326c

08003240 <_init>:
 8003240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003242:	bf00      	nop
 8003244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003246:	bc08      	pop	{r3}
 8003248:	469e      	mov	lr, r3
 800324a:	4770      	bx	lr

0800324c <_fini>:
 800324c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800324e:	bf00      	nop
 8003250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003252:	bc08      	pop	{r3}
 8003254:	469e      	mov	lr, r3
 8003256:	4770      	bx	lr
