Fitter Route Stage Report for top
Fri May  8 23:21:16 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Estimated Delay Added for Hold Timing Summary
  4. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 3,910 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 2 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 1,319 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,240 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 925 / 1,214,760 ( < 1 % )   ;
; R32 interconnects            ; 5 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 7 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 1,367 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 2 / 704 ( < 1 % )           ;
; Spine clocks                 ; 2 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 163.8             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                 ; Destination Register                                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
; main_inst|main_land_lhs_true16_i_add_i_reg[7]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a7~reg0                             ; 0.454             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[25]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a25~reg0                            ; 0.450             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[27]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a27~reg0                            ; 0.430             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[3]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a3~reg0                             ; 0.426             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[5]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a5~reg0                             ; 0.424             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[9]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a9~reg0                             ; 0.424             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[4]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a4~reg0                             ; 0.421             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[21]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a21~reg0                            ; 0.417             ;
; main_inst|main_for_cond69_preheader_j67_0342_reg[1]                                                             ; main_inst|main_for_cond69_preheader_j67_0342_reg[3]~RTM                                                       ; 0.417             ;
; main_inst|main_for_cond84_preheader_j79_0340_reg[0]                                                             ; main_inst|main_for_cond84_preheader_j79_0340_reg[1]~RTMRTM                                                    ; 0.415             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[15]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a15~reg0                            ; 0.411             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[24]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a24~reg0                            ; 0.410             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[20]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a20~reg0                            ; 0.407             ;
; main_inst|main_for_cond84_preheader_j79_0340_reg[1]                                                             ; main_inst|main_for_cond84_preheader_j79_0340_reg[1]~RTMRTM                                                    ; 0.407             ;
; main_inst|main_for_cond69_preheader_j67_0342_reg[0]                                                             ; main_inst|main_for_cond69_preheader_j67_0342_reg[3]~RTM                                                       ; 0.403             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[26]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a26~reg0                            ; 0.398             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[8]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a8~reg0                             ; 0.397             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[13]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a13~reg0                            ; 0.396             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[23]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a23~reg0                            ; 0.386             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[0]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a0~reg0                             ; 0.382             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[10]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a10~reg0                            ; 0.380             ;
; main_inst|main_for_inc189_us_5_53_reg[7]                                                                        ; main_inst|main_for_inc189_us_5_scevgep21_reg[9]                                                               ; 0.377             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[2]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a2~reg0                             ; 0.373             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[17]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a17~reg0                            ; 0.362             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[1]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a1~reg0                             ; 0.362             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[28]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a28~reg0                            ; 0.361             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[6]                                                                   ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a6~reg0                             ; 0.353             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[11]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a11~reg0                            ; 0.349             ;
; main_inst|main_for_cond69_preheader_j67_0342_reg[1]~RTM                                                         ; main_inst|main_for_cond69_preheader_j67_0342_reg[3]~RTM                                                       ; 0.344             ;
; main_inst|main_for_body101_i_0338_reg[4]                                                                        ; main_inst|main_for_body101_i_0338_reg[4]~RTM                                                                  ; 0.340             ;
; main_inst|main_for_body101_i_0338_reg[0]                                                                        ; main_inst|main_for_body101_i_0338_reg[4]~RTM                                                                  ; 0.339             ;
; main_inst|main_for_inc189_us_5_53_reg[9]                                                                        ; main_inst|main_for_inc189_us_5_scevgep21_reg[11]                                                              ; 0.334             ;
; main_inst|main_for_inc189_us_5_45_reg[5]                                                                        ; main_inst|main_for_inc189_us_5_scevgep29_reg[7]                                                               ; 0.334             ;
; main_inst|main_entry_vla65321|altsyncram_component|auto_generated|ram_block1a0~port_a_address4FITTER_CREATED_FF ; main_inst|main_entry_vla65321|altsyncram_component|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0~reg1 ; 0.333             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_18                                                                 ; main_inst|main_for_body_i_26_reg[17]                                                                          ; 0.325             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[16]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a16~reg0                            ; 0.325             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[20]~RTM                                                          ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[20]                                                         ; 0.322             ;
; main_inst|main_for_cond118_preheader_20_reg[6]                                                                  ; main_inst|main_for_cond118_preheader_scevgep33_reg[8]                                                         ; 0.320             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_4                                                                  ; main_inst|main_for_body_i_26_reg[3]                                                                           ; 0.317             ;
; main_inst|main_for_body_i_i_27_reg[31]                                                                          ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[31]~RTM_37                                                     ; 0.317             ;
; main_inst|main_for_inc189_us_5_43_reg[10]                                                                       ; main_inst|main_for_inc189_us_5_scevgep38_reg[12]                                                              ; 0.316             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[10]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[10]~RTM                                                              ; 0.316             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[30]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[30]~RTM                                                        ; 0.316             ;
; main_inst|main_for_inc189_us_5_47_reg[10]                                                                       ; main_inst|main_for_inc189_us_5_scevgep27_reg[12]                                                              ; 0.315             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[12]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a12~reg0                            ; 0.315             ;
; main_inst|main_for_body101_i_0338_reg[1]                                                                        ; main_inst|main_for_body101_i_0338_reg[4]~RTM                                                                  ; 0.315             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[24]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[24]~RTM                                                        ; 0.315             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[3]                                                                  ; main_inst|main_for_inc_i_i_min_1_i_i_reg[3]~RTM                                                               ; 0.315             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[14]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a14~reg0                            ; 0.314             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[27]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[27]~RTM                                                              ; 0.314             ;
; main_inst|main_for_body_i_i_27_reg[11]                                                                          ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[11]~RTM                                                        ; 0.313             ;
; main_inst|main_for_body106_j_0337_reg[1]~RTM_19                                                                 ; main_inst|main_for_body106_11_reg[18]                                                                         ; 0.312             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[0]                                                                  ; main_inst|main_for_inc_i_i_min_1_i_i_reg[0]~RTM                                                               ; 0.312             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[5]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[5]~RTM                                                         ; 0.312             ;
; main_inst|main_for_cond118_preheader_22_reg[9]                                                                  ; main_inst|main_for_cond118_preheader_scevgep31_reg[11]                                                        ; 0.311             ;
; main_inst|main_if_end211_origem_1332_reg[5]~RTM_6                                                               ; main_inst|main_if_end211_origem_1332_reg[5]~RTM                                                               ; 0.310             ;
; main_inst|main_for_body106_j_0337_reg[0]                                                                        ; main_inst|main_for_body106_10_reg[0]                                                                          ; 0.310             ;
; main_inst|main_for_inc189_us_5_47_reg[8]                                                                        ; main_inst|main_for_inc189_us_5_scevgep27_reg[10]                                                              ; 0.310             ;
; main_inst|main_for_body_i_i_27_reg[2]                                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[2]~RTM_9                                                       ; 0.310             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[7]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[7]~RTM                                                         ; 0.310             ;
; main_inst|main_for_inc_i_i_min_1_i_i_reg[31]~RTM_1                                                              ; main_inst|main_for_body_i_i_min_011_i_i_reg[31]                                                               ; 0.308             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[22]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[22]~RTM                                                              ; 0.308             ;
; main_inst|main_for_cond118_preheader_17_reg[9]                                                                  ; main_inst|main_for_cond118_preheader_scevgep36_reg[11]                                                        ; 0.307             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[11]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[11]~RTM                                                              ; 0.307             ;
; main_inst|main_for_cond118_preheader_20_reg[8]                                                                  ; main_inst|main_for_cond118_preheader_scevgep33_reg[10]                                                        ; 0.306             ;
; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM_13                                                               ; main_inst|main_for_body11_i_v_055_i_reg[9]                                                                    ; 0.306             ;
; main_inst|main_for_cond118_preheader_21_reg[8]                                                                  ; main_inst|main_for_cond118_preheader_scevgep32_reg[10]                                                        ; 0.306             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[30]                                                                 ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[23]~RTM_6RTM_38                                                ; 0.306             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[24]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[24]~RTM                                                              ; 0.305             ;
; main_inst|main_for_body106_j_0337_reg[1]~RTM_9                                                                  ; main_inst|main_for_body106_11_reg[8]                                                                          ; 0.304             ;
; main_inst|main_if_end211_39_reg[5]~RTM_14                                                                       ; main_inst|main_if_end211_39_reg[5]~RTM                                                                        ; 0.303             ;
; main_inst|main_if_end211_origem_1332_reg[3]~RTM_4                                                               ; main_inst|main_if_end211_origem_1332_reg[3]~RTM                                                               ; 0.302             ;
; main_inst|main_for_body_i_i_27_reg[8]                                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[8]~RTM_15                                                      ; 0.302             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[26]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[26]~RTM                                                        ; 0.301             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[22]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[22]~RTM                                                        ; 0.301             ;
; main_inst|main_for_body_i_i_27_reg[5]                                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[5]~RTM_12                                                      ; 0.301             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_16                                                                 ; main_inst|main_for_body_i_26_reg[15]                                                                          ; 0.300             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[13]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[13]~RTM                                                              ; 0.300             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[23]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[23]~RTM                                                        ; 0.300             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[29]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[29]~RTM                                                        ; 0.299             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[5]                                                                  ; main_inst|main_for_inc_i_i_min_1_i_i_reg[5]~RTM                                                               ; 0.298             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[25]~RTM                                                          ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[25]                                                         ; 0.297             ;
; main_inst|main_for_cond118_preheader_15_reg[7]                                                                  ; main_inst|main_for_cond118_preheader_scevgep39_reg[9]                                                         ; 0.297             ;
; main_inst|main_for_body_i_i_27_reg[19]                                                                          ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[19]~RTM                                                        ; 0.297             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_8                                                                  ; main_inst|main_for_body_i_26_reg[7]                                                                           ; 0.296             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_27                                                                 ; main_inst|main_for_body_i_26_reg[26]                                                                          ; 0.295             ;
; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM_11                                                               ; main_inst|main_for_body11_i_v_055_i_reg[7]                                                                    ; 0.295             ;
; main_inst|main_for_inc189_us_5_45_reg[9]                                                                        ; main_inst|main_for_inc189_us_5_scevgep29_reg[11]                                                              ; 0.295             ;
; main_inst|main_if_end211_39_reg[3]~RTM_10                                                                       ; main_inst|main_if_end211_39_reg[3]~RTM                                                                        ; 0.294             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_10                                                                 ; main_inst|main_for_body_i_26_reg[9]                                                                           ; 0.293             ;
; main_inst|main_if_end211_origem_1332_reg[0]~RTM_1                                                               ; main_inst|main_if_end211_origem_1332_reg[0]~RTM                                                               ; 0.293             ;
; main_inst|main_if_end211_origem_1332_reg[4]~RTM_5                                                               ; main_inst|main_if_end211_origem_1332_reg[4]~RTM                                                               ; 0.292             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[0]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[0]~RTM                                                         ; 0.292             ;
; main_inst|main_land_lhs_true16_i_add_i_reg[18]                                                                  ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ram_block1a18~reg0                            ; 0.291             ;
; main_inst|main_for_body106_j_0337_reg[1]~RTM_30                                                                 ; main_inst|main_for_body106_11_reg[29]                                                                         ; 0.291             ;
; main_inst|main_for_cond118_preheader_15_reg[10]                                                                 ; main_inst|main_for_cond118_preheader_scevgep39_reg[12]                                                        ; 0.291             ;
; main_inst|main_dijkstra_exit_38_reg[3]                                                                          ; main_inst|main_if_end211_39_reg[3]~RTM_10                                                                     ; 0.291             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_30                                                                 ; main_inst|main_for_body_i_26_reg[29]                                                                          ; 0.290             ;
; main_inst|main_for_body_i_i_057_i_reg[1]~RTM_20                                                                 ; main_inst|main_for_body_i_26_reg[19]                                                                          ; 0.290             ;
; main_inst|main_for_body106_j_0337_reg[1]~RTM_10                                                                 ; main_inst|main_for_body106_11_reg[9]                                                                          ; 0.289             ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


