PHASE 2 UPDATES

- CpuBus2 finished (until debugging)
- Need to look at/properly implement IncPC operation for the ALU
- Create testbenches

Case 1: ld R1, $75          -----> 00000 0001 0000 0000000000001001011 -----> x"0080004B"
Case 2: ld R0, $45(R1)      -----> 00000 0000 0001 0000000000000101101 -----> x"0008002D"
Case 3: ldi R1, $75         -----> 00001 0001 0000 0000000000001001011 -----> x"0880004B"
Case 4: ldi R0, $45(R1)     -----> 00001 0000 0001 0000000000000101101 -----> x"0808002D"

Case 5: st $90, R4          -----> 00010 0100 0000 0000000000001011010 -----> x"1200005A"
Case 6: st $90(R4), R4      -----> 00010 0100 0100 0000000000001011010 -----> x"1220005A"

Case 7: addi R2, R3, -3     -----> 01100 0010 0011 1111111111111111101 -----> x"611FFFFD"
Case 8: andi R2, R3, $25    -----> 01101 0010 0011 0000000000000011001 -----> x"69180019"
Case 9: ori R2, R3, $25     -----> 01110 0010 0011 0000000000000011001 -----> x"71180019"

Case 10: brzr R6, 25         -----> 10011 0110 0000 0000000000000011001 -----> x"9B000019"
Case 11: brnz R6, 25         -----> 10011 0110 0001 0000000000000011001 -----> x"9B080019"
Case 12: brpl R6, 25         -----> 10011 0110 0010 0000000000000011001 -----> x"9B100019"
Case 13: brmi R6, 25         -----> 10011 0110 0011 0000000000000011001 -----> x"9B180019"

Case 14: jr R2               -----> 10100 0010 0000 0000000000000000000 -----> x"A1000000"
Case 15: jal R2              -----> 10101 0010 0000 0000000000000000000 -----> x"A9000000"

Case 16: mfhi R4             -----> 11000 0100 0000 0000000000000000000 -----> x"C2000000"
Case 17: mflo R6             -----> 11001 0110 0000 0000000000000000000 -----> x"CB000000"

Case 18: out R2              -----> 10111 0010 0000 0000000000000000000 -----> x"B9000000"
Case 19: in R3               -----> 10110 0011 0000 0000000000000000000 -----> x"B1800000"

slight issues - it takes 5 clock cycles to read from memory, theres nothing we can do to fix it, but the testbenches will need to be changed
