# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 296282657 # Weave simulation time
 time: # Simulator time breakdown
  init: 320188077552
  bound: 8552011433
  weave: 1260855018
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 12278 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 122780001 # Simulated unhalted cycles
   cCycles: 8046126 # Cycles due to contention stalls
   instrs: 100000768 # Simulated instructions
   uops: 119738858 # Retired micro-ops
   bbls: 21922029 # Basic blocks
   approxInstrs: 220518 # Instrs with approx uop decoding
   mispredBranches: 1067753 # Mispredicted branches
   condBranches: 17171629 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 24320948 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 1881308 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 689152 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 23543 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 11697154 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22669371 # Filtered GETS hits
   fhGETX: 15953865 # Filtered GETX hits
   hGETS: 1826376 # GETS hits
   hGETX: 985881 # GETX hits
   mGETS: 1523541 # GETS misses
   mGETXIM: 1975782 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 13631 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 99471372 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1121437 # GETS hits
   hGETX: 1215574 # GETX hits
   mGETS: 1091256 # GETS misses
   mGETXIM: 760208 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1812173 # Clean evictions (from lower level)
   PUTX: 2338106 # Dirty evictions (from lower level)
   INV: 46014 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 69283776 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 871844 # GETS hits
   hGETX: 703524 # GETX hits
   mGETS: 219412 # GETS misses
   mGETXIM: 56684 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 871287 # Clean evictions (from lower level)
   PUTX: 930068 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 24848640 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   part: # Vantage replacement policy stats
    ffaProms: 27631 # Promotions from unmanaged region
    updCycles: 122770000 # Cycles of updates experienced on size-cycle counters
    part-0: # Partition stats
     sz: 28396 # Actual size
     xSz: 32768 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 27776 # Target size
     stTgtSz: 27776 # Short-term target size (used with smoothedTransients)
     hits: 1575368 # Hits
     misses: 276096 # Misses
     dems: 236087 # Demotions
     evs: 39244 # Evictions
     szCycles: 3362175090000 # Cumulative per-cycle sum of sz
     xSzCycles: 3821567990000 # Cumulative per-cycle sum of xSz
    part-1: # Partition stats
     sz: 4372 # Actual size
     xSz: 0 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 0 # Target size
     stTgtSz: 0 # Short-term target size (used with smoothedTransients)
     hits: 0 # Hits
     misses: 0 # Misses
     dems: 0 # Demotions
     evs: 236852 # Evictions
     szCycles: 660752270000 # Cumulative per-cycle sum of sz
     xSzCycles: 201359370000 # Cumulative per-cycle sum of xSz
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 71366 # Read requests
   wr: 16220 # Write requests
   rdlat: 9574042 # Total latency experienced by read requests
   wrlat: 2387338 # Total latency experienced by write requests
   rdhits: 32 # Read row hits
   wrhits: 25 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 7
    13: 69059
    14: 589
    15: 450
    16: 196
    17: 45
    18: 46
    19: 51
    20: 50
    21: 37
    22: 43
    23: 42
    24: 37
    25: 38
    26: 27
    27: 33
    28: 30
    29: 29
    30: 39
    31: 40
    32: 43
    33: 38
    34: 47
    35: 46
    36: 51
    37: 41
    38: 43
    39: 40
    40: 43
    41: 35
    42: 29
    43: 12
    44: 1
    45: 2
    46: 5
    47: 0
    48: 0
    49: 0
    50: 0
    51: 2
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 66473 # Read requests
   wr: 17015 # Write requests
   rdlat: 8925460 # Total latency experienced by read requests
   wrlat: 2496213 # Total latency experienced by write requests
   rdhits: 41 # Read row hits
   wrhits: 18 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 4
    12: 14
    13: 64119
    14: 635
    15: 445
    16: 197
    17: 48
    18: 46
    19: 54
    20: 58
    21: 44
    22: 50
    23: 34
    24: 50
    25: 36
    26: 43
    27: 20
    28: 37
    29: 26
    30: 33
    31: 46
    32: 43
    33: 39
    34: 42
    35: 31
    36: 40
    37: 43
    38: 35
    39: 32
    40: 38
    41: 34
    42: 32
    43: 18
    44: 2
    45: 1
    46: 2
    47: 0
    48: 1
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 69094 # Read requests
   wr: 16629 # Write requests
   rdlat: 9266691 # Total latency experienced by read requests
   wrlat: 2458989 # Total latency experienced by write requests
   rdhits: 41 # Read row hits
   wrhits: 24 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 15
    13: 66859
    14: 512
    15: 504
    16: 213
    17: 45
    18: 30
    19: 38
    20: 48
    21: 44
    22: 33
    23: 40
    24: 49
    25: 17
    26: 34
    27: 30
    28: 23
    29: 30
    30: 32
    31: 32
    32: 35
    33: 31
    34: 43
    35: 51
    36: 40
    37: 53
    38: 54
    39: 40
    40: 28
    41: 33
    42: 34
    43: 10
    44: 3
    45: 1
    46: 2
    47: 1
    48: 3
    49: 0
    50: 0
    51: 0
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 69163 # Read requests
   wr: 16935 # Write requests
   rdlat: 9281076 # Total latency experienced by read requests
   wrlat: 2479727 # Total latency experienced by write requests
   rdhits: 28 # Read row hits
   wrhits: 28 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 7
    13: 66736
    14: 776
    15: 440
    16: 212
    17: 40
    18: 32
    19: 40
    20: 36
    21: 41
    22: 26
    23: 37
    24: 38
    25: 31
    26: 25
    27: 31
    28: 37
    29: 39
    30: 30
    31: 43
    32: 47
    33: 45
    34: 29
    35: 35
    36: 42
    37: 54
    38: 37
    39: 30
    40: 45
    41: 31
    42: 44
    43: 16
    44: 3
    45: 2
    46: 3
    47: 0
    48: 0
    49: 0
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 12278
  rqSzHist: # Run queue size histogram
   0: 12278
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 122780001
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000768
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
