INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/fullAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/segAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/new/turkeyCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkeyCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/new/conv2sc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2sc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2458] undeclared symbol teme2, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/topMod.v:93]
INFO: [VRFC 10-2458] undeclared symbol teme3, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/topMod.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.srcs/sim_1/new/topMod6sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod6sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
