<<<<<<< HEAD
work	"test.vhd"
=======
work	"adsu8_xilinx.vhd"
work	"adsu8_xilinx_unit.vhd"
work	"adsu8_xilinx_unit_d.vhd"
work	"adsu8_xilinx_unit_l.vhd"
work	"alu.vhd"
work	"logic_compound.vhd"
work	"logical_unit.vhd"
work	"r_shifter_8bit.vhd"
work	"result_mux.vhd"
>>>>>>> alu
