// Seed: 671794213
module module_0 (
    input tri id_0,
    input uwire id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wor id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri id_14,
    output wor id_15,
    input tri id_16,
    input tri1 id_17,
    input supply1 id_18,
    input wand id_19,
    output tri id_20,
    output tri1 id_21,
    input uwire id_22,
    input wire id_23,
    input wand id_24,
    input tri id_25,
    input uwire id_26,
    output supply0 id_27,
    input supply0 id_28,
    input supply1 id_29,
    input wor id_30
    , id_37, id_38,
    output tri0 id_31,
    output wand id_32,
    output wire id_33,
    output tri id_34,
    input wire id_35
);
  wire id_39;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd6,
    parameter id_21 = 32'd95
) (
    output tri1 id_0,
    output tri0 _id_1,
    input supply1 id_2,
    output wire id_3,
    output tri id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    output tri id_8
    , id_30,
    output tri0 id_9
    , id_31,
    output tri id_10,
    output supply1 id_11,
    input tri id_12,
    input uwire id_13,
    input wire id_14,
    output wire id_15,
    input wor id_16,
    input supply1 id_17,
    output tri id_18,
    input wand id_19,
    output wire id_20,
    input supply1 _id_21,
    output supply1 id_22,
    output supply0 id_23,
    output supply1 id_24,
    output wire id_25,
    input tri id_26,
    input tri1 id_27,
    output supply1 id_28
);
  parameter id_32 = 1;
  logic [-1 : id_1] id_33;
  wire id_34;
  assign id_25 = -1;
  always @(1, posedge 1);
  wire id_35;
  wire id_36;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_28,
      id_13,
      id_24,
      id_8,
      id_3,
      id_26,
      id_15,
      id_18,
      id_12,
      id_13,
      id_27,
      id_26,
      id_14,
      id_5,
      id_2,
      id_7,
      id_13,
      id_13,
      id_0,
      id_18,
      id_13,
      id_27,
      id_2,
      id_2,
      id_16,
      id_10,
      id_26,
      id_19,
      id_13,
      id_28,
      id_11,
      id_6,
      id_22,
      id_16
  );
  assign modCall_1.id_6 = 0;
  logic [1 : 1] id_37, id_38;
  logic [|  -1 : id_21] id_39;
endmodule
