$date
	Sun Aug 22 13:21:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_regCTRL $end
$var reg 1 ! clk $end
$var reg 5 " pos [4:0] $end
$var reg 1 # read $end
$var reg 1 $ resetn $end
$var reg 1 % value $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 5 & pos [4:0] $end
$var wire 1 # read $end
$var wire 1 $ resetn $end
$var wire 1 % value $end
$var reg 5 ' flags [4:0] $end
$var integer 32 ( index [31:0] $end
$upscope $end
$scope task enableRead $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
x%
x$
x#
bx "
1!
$end
#10000
0!
#20000
1!
#22000
b0 '
b101 (
0$
#30000
0!
#32000
1#
1$
#40000
b1 '
b0 "
b0 &
1%
1!
#50000
0!
#60000
b1001 '
b11 "
b11 &
1!
#70000
0!
#80000
b1000 '
b0 "
b0 &
0%
1!
#82000
