Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.725       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   498.822       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   997.555       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK              23.922       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              21.072       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE           47.705       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.339       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.365       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.341       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK               0.341       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              24.757       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE            0.497       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.379       0.000              0            298
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.550       0.000              0            298
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.610       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   499.164       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   998.213       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK              24.216       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              22.337       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE           48.252       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.257       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.285       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.265       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK               0.265       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              24.973       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE            0.596       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   998.058       0.000              0            298
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.431       0.000              0            298
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

