/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder8(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] , \in2[5] , \in2[6] , \in2[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  NAND2_X1 _103_ (
    .A1(_060_),
    .A2(_068_),
    .ZN(_073_)
  );
  XOR2_X1 _104_ (
    .A(_060_),
    .B(_068_),
    .Z(_074_)
  );
  OR2_X1 _105_ (
    .A1(_059_),
    .A2(_067_),
    .ZN(_075_)
  );
  XNOR2_X1 _106_ (
    .A(_059_),
    .B(_067_),
    .ZN(_076_)
  );
  NAND2_X1 _107_ (
    .A1(_058_),
    .A2(_066_),
    .ZN(_077_)
  );
  NOR2_X1 _108_ (
    .A1(_058_),
    .A2(_066_),
    .ZN(_078_)
  );
  NAND2_X1 _109_ (
    .A1(_057_),
    .A2(_065_),
    .ZN(_079_)
  );
  OAI21_X1 _110_ (
    .A(_077_),
    .B1(_078_),
    .B2(_079_),
    .ZN(_080_)
  );
  OR2_X1 _111_ (
    .A1(_080_),
    .A2(_076_),
    .ZN(_081_)
  );
  NAND3_X1 _112_ (
    .A1(_081_),
    .A2(_074_),
    .A3(_075_),
    .ZN(_082_)
  );
  NAND2_X1 _113_ (
    .A1(_082_),
    .A2(_073_),
    .ZN(_083_)
  );
  XNOR2_X1 _114_ (
    .A(_069_),
    .B(_061_),
    .ZN(_084_)
  );
  XNOR2_X1 _115_ (
    .A(_083_),
    .B(_084_),
    .ZN(_099_)
  );
  XNOR2_X1 _116_ (
    .A(_072_),
    .B(_064_),
    .ZN(_085_)
  );
  NOR2_X1 _117_ (
    .A1(_063_),
    .A2(_071_),
    .ZN(_086_)
  );
  NOR2_X1 _118_ (
    .A1(_062_),
    .A2(_070_),
    .ZN(_087_)
  );
  XOR2_X1 _119_ (
    .A(_062_),
    .B(_070_),
    .Z(_088_)
  );
  AOI21_X1 _120_ (
    .A(_087_),
    .B1(_099_),
    .B2(_088_),
    .ZN(_089_)
  );
  XNOR2_X1 _121_ (
    .A(_063_),
    .B(_071_),
    .ZN(_090_)
  );
  NOR2_X1 _122_ (
    .A1(_089_),
    .A2(_090_),
    .ZN(_091_)
  );
  NOR2_X1 _123_ (
    .A1(_091_),
    .A2(_086_),
    .ZN(_092_)
  );
  XNOR2_X1 _124_ (
    .A(_092_),
    .B(_085_),
    .ZN(_102_)
  );
  XNOR2_X1 _125_ (
    .A(_089_),
    .B(_090_),
    .ZN(_101_)
  );
  XNOR2_X1 _126_ (
    .A(_099_),
    .B(_088_),
    .ZN(_100_)
  );
  NAND2_X1 _127_ (
    .A1(_081_),
    .A2(_075_),
    .ZN(_093_)
  );
  XNOR2_X1 _128_ (
    .A(_093_),
    .B(_074_),
    .ZN(_098_)
  );
  XOR2_X1 _129_ (
    .A(_058_),
    .B(_066_),
    .Z(_094_)
  );
  XNOR2_X1 _130_ (
    .A(_094_),
    .B(_079_),
    .ZN(_096_)
  );
  XOR2_X1 _131_ (
    .A(_057_),
    .B(_065_),
    .Z(_095_)
  );
  XNOR2_X1 _132_ (
    .A(_080_),
    .B(_076_),
    .ZN(_097_)
  );
  assign \res[8]  = 1'h1;
  assign _069_ = \in2[4] ;
  assign _061_ = \in1[4] ;
  assign _060_ = \in1[3] ;
  assign _068_ = \in2[3] ;
  assign _059_ = \in1[2] ;
  assign _067_ = \in2[2] ;
  assign _057_ = \in1[0] ;
  assign _065_ = \in2[0] ;
  assign _058_ = \in1[1] ;
  assign _066_ = \in2[1] ;
  assign \res[4]  = _099_;
  assign _072_ = \in2[7] ;
  assign _064_ = \in1[7] ;
  assign _062_ = \in1[5] ;
  assign _070_ = \in2[5] ;
  assign _063_ = \in1[6] ;
  assign _071_ = \in2[6] ;
  assign \res[7]  = _102_;
  assign \res[6]  = _101_;
  assign \res[5]  = _100_;
  assign \res[3]  = _098_;
  assign \res[1]  = _096_;
  assign \res[0]  = _095_;
  assign \res[2]  = _097_;
endmodule
