Pipelined register with delayed reset