<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="pc_mem_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="pc_mem_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="103200001fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="167"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="6" />
   <wvobject fp_name="/pc_mem_sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/pc_mem_sim/pcSource" type="array">
      <obj_property name="ElementShortName">pcSource[1:0]</obj_property>
      <obj_property name="ObjectShortName">pcSource[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/pc_mem_sim/PCWrite" type="logic">
      <obj_property name="ElementShortName">PCWrite</obj_property>
      <obj_property name="ObjectShortName">PCWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/pc_mem_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/pc_mem_sim/ir" type="array">
      <obj_property name="ElementShortName">ir[31:0]</obj_property>
      <obj_property name="ObjectShortName">ir[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/pc_mem_sim/pcsim/pc/MY_CNTR/count" type="array">
      <obj_property name="ElementShortName">count[31:0]</obj_property>
      <obj_property name="ObjectShortName">count[31:0]</obj_property>
   </wvobject>
</wave_config>
