<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: minimal replication operator simulation test (without result verification)
rc: 2 (means success: 0)
tags: 11.4.12.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11/simple
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv.html" target="file-frame">tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv</a>
defines: 
time_elapsed: 0.320s
ram usage: 26216 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7cnqq6we/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11/simple <a href="../../../../tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv.html" target="file-frame">tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv:7</a>: Implicit port type (wire) for &#34;b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.12.1--simple_repl_op-sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_top of type 32 @ 7
Object:  of type 8 @ 9
Object:  of type 39 @ 9
Object:  of type 7 @ 9
Object: a of type 608 @ 9
Object: b of type 608 @ 9
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 7
Object: a of type 44 @ 7
Object: b of type 44 @ 7
Object: a of type 36 @ 7
Object: b of type 36 @ 7
-Info: 	! Unhandled net type: 0
%Warning-WIDTH: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 8 bits.
                      : ... In instance work_top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
+ make -C vbuild -f Vtop.mk
make[1]: warning: jobserver unavailable: using -j1.  Add &#39;+&#39; to parent make rule.
make[1]: Entering directory &#39;/tmpfs/tmp/tmp7cnqq6we/vbuild&#39;
Vtop.mk:53: /tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work/image/share/verilator/include/verilated.mk: No such file or directory
make[1]: *** No rule to make target &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: Failed to remake makefile &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: *** No rule to make target &#39;Vtop__ALL.a&#39;, needed by &#39;vmain&#39;.
make[1]: Target &#39;default&#39; not remade because of errors.
make[1]: Leaving directory &#39;/tmpfs/tmp/tmp7cnqq6we/vbuild&#39;

</pre>
</body>