Run-time performance optimization of an FPGA-based deduction engine for SAT solvers