// Seed: 4062776012
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4
    , id_8,
    input tri id_5,
    output supply1 id_6
);
  wire [1 : {  -1  ,  -1  }] id_9;
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd14
) (
    input tri _id_0,
    output supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wire id_6,
    input wor id_7,
    input wire id_8
);
  id_10 :
  assert property (@(posedge id_0) 1'b0)
  else $signed(60);
  ;
  assign id_5 = -1;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_4,
      id_8,
      id_8,
      id_7,
      id_6
  );
  assign modCall_1.id_6 = 0;
  wire id_12;
  wire id_13;
  integer [id_0 : 1 'b0 ==  1 'b0] id_14;
endmodule
