<config>
	<verilog_files>
		
		<verilog_file>/home/uixbyu/testfpga/testfpga/FinalWork/verilog/arm_core.v</verilog_file>
	</verilog_files>
	<output>
		
		<output_type>blif</output_type>
		<output_path_and_name>/home/uixbyu/testfpga/testfpga/FinalWork/OdinBlif/arm_core.odin.blif</output_path_and_name>
		<target>
			
			<arch_file>/home/uixbyu/testfpga/testfpga/FinalWork/arch/baseline.xml</arch_file>
		</target>
	</output>
	<optimizations>
		<multiply fixed="1" fracture="0" padding="-1" size="3" />
		<memory split_memory_depth="15" split_memory_width="1" />
		<adder size="0" threshold_size="1" />
	</optimizations>
	<debug_outputs>
		
		<debug_output_path>.</debug_output_path>
		<output_ast_graphs>1</output_ast_graphs>
		<output_netlist_graphs>1</output_netlist_graphs>
	</debug_outputs>
</config>