#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: bxy_d_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "bxy_d_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct blurx_blurx_1_merged252_224_to_blurx_blurx_ld1_merged257_208_cache {
	// RAM Box: {[15, 1087], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_225_to_blurx_blurx_ld1_merged257_209_cache {
	// RAM Box: {[14, 1086], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_226_to_blurx_blurx_ld1_merged257_210_cache {
	// RAM Box: {[13, 1085], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_227_to_blurx_blurx_ld1_merged257_211_cache {
	// RAM Box: {[12, 1084], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_228_to_blurx_blurx_ld1_merged257_212_cache {
	// RAM Box: {[11, 1083], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_229_to_blurx_blurx_ld1_merged257_213_cache {
	// RAM Box: {[10, 1082], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_230_to_blurx_blurx_ld1_merged257_214_cache {
	// RAM Box: {[9, 1081], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_231_to_blurx_blurx_ld1_merged257_215_cache {
	// RAM Box: {[8, 1080], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_232_to_blurx_blurx_ld1_merged257_216_cache {
	// RAM Box: {[7, 1079], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_233_to_blurx_blurx_ld1_merged257_217_cache {
	// RAM Box: {[6, 1078], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_234_to_blurx_blurx_ld1_merged257_218_cache {
	// RAM Box: {[5, 1077], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_235_to_blurx_blurx_ld1_merged257_219_cache {
	// RAM Box: {[4, 1076], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_236_to_blurx_blurx_ld1_merged257_220_cache {
	// RAM Box: {[3, 1075], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_237_to_blurx_blurx_ld1_merged257_221_cache {
	// RAM Box: {[2, 1074], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_238_to_blurx_blurx_ld1_merged257_222_cache {
	// RAM Box: {[1, 1073], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged252_239_to_blurx_blurx_ld1_merged257_223_cache {
	// RAM Box: {[0, 1072], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_cache {
  // Reader addrs...
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
    // { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // # of banks: 16
  blurx_blurx_1_merged252_224_to_blurx_blurx_ld1_merged257_208_cache blurx_blurx_1_merged252_224_to_blurx_blurx_ld1_merged257_208;
  blurx_blurx_1_merged252_225_to_blurx_blurx_ld1_merged257_209_cache blurx_blurx_1_merged252_225_to_blurx_blurx_ld1_merged257_209;
  blurx_blurx_1_merged252_226_to_blurx_blurx_ld1_merged257_210_cache blurx_blurx_1_merged252_226_to_blurx_blurx_ld1_merged257_210;
  blurx_blurx_1_merged252_227_to_blurx_blurx_ld1_merged257_211_cache blurx_blurx_1_merged252_227_to_blurx_blurx_ld1_merged257_211;
  blurx_blurx_1_merged252_228_to_blurx_blurx_ld1_merged257_212_cache blurx_blurx_1_merged252_228_to_blurx_blurx_ld1_merged257_212;
  blurx_blurx_1_merged252_229_to_blurx_blurx_ld1_merged257_213_cache blurx_blurx_1_merged252_229_to_blurx_blurx_ld1_merged257_213;
  blurx_blurx_1_merged252_230_to_blurx_blurx_ld1_merged257_214_cache blurx_blurx_1_merged252_230_to_blurx_blurx_ld1_merged257_214;
  blurx_blurx_1_merged252_231_to_blurx_blurx_ld1_merged257_215_cache blurx_blurx_1_merged252_231_to_blurx_blurx_ld1_merged257_215;
  blurx_blurx_1_merged252_232_to_blurx_blurx_ld1_merged257_216_cache blurx_blurx_1_merged252_232_to_blurx_blurx_ld1_merged257_216;
  blurx_blurx_1_merged252_233_to_blurx_blurx_ld1_merged257_217_cache blurx_blurx_1_merged252_233_to_blurx_blurx_ld1_merged257_217;
  blurx_blurx_1_merged252_234_to_blurx_blurx_ld1_merged257_218_cache blurx_blurx_1_merged252_234_to_blurx_blurx_ld1_merged257_218;
  blurx_blurx_1_merged252_235_to_blurx_blurx_ld1_merged257_219_cache blurx_blurx_1_merged252_235_to_blurx_blurx_ld1_merged257_219;
  blurx_blurx_1_merged252_236_to_blurx_blurx_ld1_merged257_220_cache blurx_blurx_1_merged252_236_to_blurx_blurx_ld1_merged257_220;
  blurx_blurx_1_merged252_237_to_blurx_blurx_ld1_merged257_221_cache blurx_blurx_1_merged252_237_to_blurx_blurx_ld1_merged257_221;
  blurx_blurx_1_merged252_238_to_blurx_blurx_ld1_merged257_222_cache blurx_blurx_1_merged252_238_to_blurx_blurx_ld1_merged257_222;
  blurx_blurx_1_merged252_239_to_blurx_blurx_ld1_merged257_223_cache blurx_blurx_1_merged252_239_to_blurx_blurx_ld1_merged257_223;
};



inline void blurx_blurx_1_merged252_224_write(hw_uint<16>& blurx_blurx_1_merged252_224, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_224_to_blurx_blurx_ld1_merged257_208.push(blurx_blurx_1_merged252_224);
}

inline void blurx_blurx_1_merged252_225_write(hw_uint<16>& blurx_blurx_1_merged252_225, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_225_to_blurx_blurx_ld1_merged257_209.push(blurx_blurx_1_merged252_225);
}

inline void blurx_blurx_1_merged252_226_write(hw_uint<16>& blurx_blurx_1_merged252_226, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_226_to_blurx_blurx_ld1_merged257_210.push(blurx_blurx_1_merged252_226);
}

inline void blurx_blurx_1_merged252_227_write(hw_uint<16>& blurx_blurx_1_merged252_227, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_227_to_blurx_blurx_ld1_merged257_211.push(blurx_blurx_1_merged252_227);
}

inline void blurx_blurx_1_merged252_228_write(hw_uint<16>& blurx_blurx_1_merged252_228, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_228_to_blurx_blurx_ld1_merged257_212.push(blurx_blurx_1_merged252_228);
}

inline void blurx_blurx_1_merged252_229_write(hw_uint<16>& blurx_blurx_1_merged252_229, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_229_to_blurx_blurx_ld1_merged257_213.push(blurx_blurx_1_merged252_229);
}

inline void blurx_blurx_1_merged252_230_write(hw_uint<16>& blurx_blurx_1_merged252_230, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_230_to_blurx_blurx_ld1_merged257_214.push(blurx_blurx_1_merged252_230);
}

inline void blurx_blurx_1_merged252_231_write(hw_uint<16>& blurx_blurx_1_merged252_231, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_231_to_blurx_blurx_ld1_merged257_215.push(blurx_blurx_1_merged252_231);
}

inline void blurx_blurx_1_merged252_232_write(hw_uint<16>& blurx_blurx_1_merged252_232, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_232_to_blurx_blurx_ld1_merged257_216.push(blurx_blurx_1_merged252_232);
}

inline void blurx_blurx_1_merged252_233_write(hw_uint<16>& blurx_blurx_1_merged252_233, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_233_to_blurx_blurx_ld1_merged257_217.push(blurx_blurx_1_merged252_233);
}

inline void blurx_blurx_1_merged252_234_write(hw_uint<16>& blurx_blurx_1_merged252_234, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_234_to_blurx_blurx_ld1_merged257_218.push(blurx_blurx_1_merged252_234);
}

inline void blurx_blurx_1_merged252_235_write(hw_uint<16>& blurx_blurx_1_merged252_235, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_235_to_blurx_blurx_ld1_merged257_219.push(blurx_blurx_1_merged252_235);
}

inline void blurx_blurx_1_merged252_236_write(hw_uint<16>& blurx_blurx_1_merged252_236, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_236_to_blurx_blurx_ld1_merged257_220.push(blurx_blurx_1_merged252_236);
}

inline void blurx_blurx_1_merged252_237_write(hw_uint<16>& blurx_blurx_1_merged252_237, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_237_to_blurx_blurx_ld1_merged257_221.push(blurx_blurx_1_merged252_237);
}

inline void blurx_blurx_1_merged252_238_write(hw_uint<16>& blurx_blurx_1_merged252_238, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_238_to_blurx_blurx_ld1_merged257_222.push(blurx_blurx_1_merged252_238);
}

inline void blurx_blurx_1_merged252_239_write(hw_uint<16>& blurx_blurx_1_merged252_239, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged252_239_to_blurx_blurx_ld1_merged257_223.push(blurx_blurx_1_merged252_239);
}

inline hw_uint<16> blurx_blurx_ld1_merged257_208_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_208 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_224 = blurx.blurx_blurx_1_merged252_224_to_blurx_blurx_ld1_merged257_208.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_224;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_209_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_209 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_225 = blurx.blurx_blurx_1_merged252_225_to_blurx_blurx_ld1_merged257_209.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_225;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_210_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_210 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_226 = blurx.blurx_blurx_1_merged252_226_to_blurx_blurx_ld1_merged257_210.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_226;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_211_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_211 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_227 = blurx.blurx_blurx_1_merged252_227_to_blurx_blurx_ld1_merged257_211.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_227;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_212_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_212 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_228 = blurx.blurx_blurx_1_merged252_228_to_blurx_blurx_ld1_merged257_212.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_228;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_213_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_213 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_229 = blurx.blurx_blurx_1_merged252_229_to_blurx_blurx_ld1_merged257_213.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_229;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_214_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_214 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_230 = blurx.blurx_blurx_1_merged252_230_to_blurx_blurx_ld1_merged257_214.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_230;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_215_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_215 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_231 = blurx.blurx_blurx_1_merged252_231_to_blurx_blurx_ld1_merged257_215.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_231;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_216_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_216 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_232 = blurx.blurx_blurx_1_merged252_232_to_blurx_blurx_ld1_merged257_216.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_232;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_217_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_217 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_233 = blurx.blurx_blurx_1_merged252_233_to_blurx_blurx_ld1_merged257_217.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_233;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_218_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_218 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_234 = blurx.blurx_blurx_1_merged252_234_to_blurx_blurx_ld1_merged257_218.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_234;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_219_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_219 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_235 = blurx.blurx_blurx_1_merged252_235_to_blurx_blurx_ld1_merged257_219.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_235;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_220_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_220 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_236 = blurx.blurx_blurx_1_merged252_236_to_blurx_blurx_ld1_merged257_220.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_236;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_221_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_221 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_237 = blurx.blurx_blurx_1_merged252_237_to_blurx_blurx_ld1_merged257_221.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_237;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_222_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_222 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_238 = blurx.blurx_blurx_1_merged252_238_to_blurx_blurx_ld1_merged257_222.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_238;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged257_223_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged257_223 read pattern: { blurx_ld1_merged257[root = 0, blurx_ld2, blurx_ld1] -> blurx[16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 67 }
  // Read schedule : { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_blurx_1_merged252_239 = blurx.blurx_blurx_1_merged252_239_to_blurx_blurx_ld1_merged257_223.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged252_239;
  return 0;
}

// # of bundles = 2
// blurx_1_merged252_write
//	blurx_blurx_1_merged252_224
//	blurx_blurx_1_merged252_225
//	blurx_blurx_1_merged252_226
//	blurx_blurx_1_merged252_227
//	blurx_blurx_1_merged252_228
//	blurx_blurx_1_merged252_229
//	blurx_blurx_1_merged252_230
//	blurx_blurx_1_merged252_231
//	blurx_blurx_1_merged252_232
//	blurx_blurx_1_merged252_233
//	blurx_blurx_1_merged252_234
//	blurx_blurx_1_merged252_235
//	blurx_blurx_1_merged252_236
//	blurx_blurx_1_merged252_237
//	blurx_blurx_1_merged252_238
//	blurx_blurx_1_merged252_239
inline void blurx_blurx_1_merged252_write_bundle_write(hw_uint<256>& blurx_1_merged252_write, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
	hw_uint<16> blurx_blurx_1_merged252_224_res = blurx_1_merged252_write.extract<0, 15>();
	blurx_blurx_1_merged252_224_write(blurx_blurx_1_merged252_224_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_225_res = blurx_1_merged252_write.extract<16, 31>();
	blurx_blurx_1_merged252_225_write(blurx_blurx_1_merged252_225_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_226_res = blurx_1_merged252_write.extract<32, 47>();
	blurx_blurx_1_merged252_226_write(blurx_blurx_1_merged252_226_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_227_res = blurx_1_merged252_write.extract<48, 63>();
	blurx_blurx_1_merged252_227_write(blurx_blurx_1_merged252_227_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_228_res = blurx_1_merged252_write.extract<64, 79>();
	blurx_blurx_1_merged252_228_write(blurx_blurx_1_merged252_228_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_229_res = blurx_1_merged252_write.extract<80, 95>();
	blurx_blurx_1_merged252_229_write(blurx_blurx_1_merged252_229_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_230_res = blurx_1_merged252_write.extract<96, 111>();
	blurx_blurx_1_merged252_230_write(blurx_blurx_1_merged252_230_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_231_res = blurx_1_merged252_write.extract<112, 127>();
	blurx_blurx_1_merged252_231_write(blurx_blurx_1_merged252_231_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_232_res = blurx_1_merged252_write.extract<128, 143>();
	blurx_blurx_1_merged252_232_write(blurx_blurx_1_merged252_232_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_233_res = blurx_1_merged252_write.extract<144, 159>();
	blurx_blurx_1_merged252_233_write(blurx_blurx_1_merged252_233_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_234_res = blurx_1_merged252_write.extract<160, 175>();
	blurx_blurx_1_merged252_234_write(blurx_blurx_1_merged252_234_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_235_res = blurx_1_merged252_write.extract<176, 191>();
	blurx_blurx_1_merged252_235_write(blurx_blurx_1_merged252_235_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_236_res = blurx_1_merged252_write.extract<192, 207>();
	blurx_blurx_1_merged252_236_write(blurx_blurx_1_merged252_236_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_237_res = blurx_1_merged252_write.extract<208, 223>();
	blurx_blurx_1_merged252_237_write(blurx_blurx_1_merged252_237_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_238_res = blurx_1_merged252_write.extract<224, 239>();
	blurx_blurx_1_merged252_238_write(blurx_blurx_1_merged252_238_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged252_239_res = blurx_1_merged252_write.extract<240, 255>();
	blurx_blurx_1_merged252_239_write(blurx_blurx_1_merged252_239_res, blurx, root, blurx_0, blurx_1, dynamic_address);
}

// blurx_ld1_merged257_read
//	blurx_blurx_ld1_merged257_208
//	blurx_blurx_ld1_merged257_209
//	blurx_blurx_ld1_merged257_210
//	blurx_blurx_ld1_merged257_211
//	blurx_blurx_ld1_merged257_212
//	blurx_blurx_ld1_merged257_213
//	blurx_blurx_ld1_merged257_214
//	blurx_blurx_ld1_merged257_215
//	blurx_blurx_ld1_merged257_216
//	blurx_blurx_ld1_merged257_217
//	blurx_blurx_ld1_merged257_218
//	blurx_blurx_ld1_merged257_219
//	blurx_blurx_ld1_merged257_220
//	blurx_blurx_ld1_merged257_221
//	blurx_blurx_ld1_merged257_222
//	blurx_blurx_ld1_merged257_223
inline hw_uint<256> blurx_blurx_ld1_merged257_read_bundle_read(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
  // # of ports in bundle: 16
    // blurx_blurx_ld1_merged257_208
    // blurx_blurx_ld1_merged257_209
    // blurx_blurx_ld1_merged257_210
    // blurx_blurx_ld1_merged257_211
    // blurx_blurx_ld1_merged257_212
    // blurx_blurx_ld1_merged257_213
    // blurx_blurx_ld1_merged257_214
    // blurx_blurx_ld1_merged257_215
    // blurx_blurx_ld1_merged257_216
    // blurx_blurx_ld1_merged257_217
    // blurx_blurx_ld1_merged257_218
    // blurx_blurx_ld1_merged257_219
    // blurx_blurx_ld1_merged257_220
    // blurx_blurx_ld1_merged257_221
    // blurx_blurx_ld1_merged257_222
    // blurx_blurx_ld1_merged257_223

	hw_uint<256> result;
	hw_uint<16> blurx_blurx_ld1_merged257_208_res = blurx_blurx_ld1_merged257_208_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<0, 256>(result, blurx_blurx_ld1_merged257_208_res);
	hw_uint<16> blurx_blurx_ld1_merged257_209_res = blurx_blurx_ld1_merged257_209_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<16, 256>(result, blurx_blurx_ld1_merged257_209_res);
	hw_uint<16> blurx_blurx_ld1_merged257_210_res = blurx_blurx_ld1_merged257_210_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<32, 256>(result, blurx_blurx_ld1_merged257_210_res);
	hw_uint<16> blurx_blurx_ld1_merged257_211_res = blurx_blurx_ld1_merged257_211_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<48, 256>(result, blurx_blurx_ld1_merged257_211_res);
	hw_uint<16> blurx_blurx_ld1_merged257_212_res = blurx_blurx_ld1_merged257_212_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<64, 256>(result, blurx_blurx_ld1_merged257_212_res);
	hw_uint<16> blurx_blurx_ld1_merged257_213_res = blurx_blurx_ld1_merged257_213_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<80, 256>(result, blurx_blurx_ld1_merged257_213_res);
	hw_uint<16> blurx_blurx_ld1_merged257_214_res = blurx_blurx_ld1_merged257_214_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<96, 256>(result, blurx_blurx_ld1_merged257_214_res);
	hw_uint<16> blurx_blurx_ld1_merged257_215_res = blurx_blurx_ld1_merged257_215_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<112, 256>(result, blurx_blurx_ld1_merged257_215_res);
	hw_uint<16> blurx_blurx_ld1_merged257_216_res = blurx_blurx_ld1_merged257_216_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<128, 256>(result, blurx_blurx_ld1_merged257_216_res);
	hw_uint<16> blurx_blurx_ld1_merged257_217_res = blurx_blurx_ld1_merged257_217_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<144, 256>(result, blurx_blurx_ld1_merged257_217_res);
	hw_uint<16> blurx_blurx_ld1_merged257_218_res = blurx_blurx_ld1_merged257_218_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<160, 256>(result, blurx_blurx_ld1_merged257_218_res);
	hw_uint<16> blurx_blurx_ld1_merged257_219_res = blurx_blurx_ld1_merged257_219_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<176, 256>(result, blurx_blurx_ld1_merged257_219_res);
	hw_uint<16> blurx_blurx_ld1_merged257_220_res = blurx_blurx_ld1_merged257_220_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<192, 256>(result, blurx_blurx_ld1_merged257_220_res);
	hw_uint<16> blurx_blurx_ld1_merged257_221_res = blurx_blurx_ld1_merged257_221_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<208, 256>(result, blurx_blurx_ld1_merged257_221_res);
	hw_uint<16> blurx_blurx_ld1_merged257_222_res = blurx_blurx_ld1_merged257_222_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<224, 256>(result, blurx_blurx_ld1_merged257_222_res);
	hw_uint<16> blurx_blurx_ld1_merged257_223_res = blurx_blurx_ld1_merged257_223_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<240, 256>(result, blurx_blurx_ld1_merged257_223_res);
	return result;
}

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3_cache {
	// RAM Box: {[15, 1087], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3_cache {
	// RAM Box: {[14, 1086], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3_cache {
	// RAM Box: {[13, 1085], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3_cache {
	// RAM Box: {[12, 1084], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3_cache {
	// RAM Box: {[11, 1083], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3_cache {
	// RAM Box: {[10, 1082], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3_cache {
	// RAM Box: {[9, 1081], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3_cache {
	// RAM Box: {[8, 1080], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3_cache {
	// RAM Box: {[7, 1079], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3_cache {
	// RAM Box: {[6, 1078], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3_cache {
	// RAM Box: {[5, 1077], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3_cache {
	// RAM Box: {[4, 1076], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3_cache {
	// RAM Box: {[3, 1075], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3_cache {
	// RAM Box: {[2, 1074], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3_cache {
	// RAM Box: {[1, 1073], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3_cache {
	// RAM Box: {[0, 1072], [0, 1081]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 68, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 67> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_68() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_cache {
  // Reader addrs...
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[15 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[15 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[15 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[14 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[14 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[14 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[13 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[13 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[13 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[12 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[12 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[12 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[11 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[11 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[11 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[10 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[10 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[10 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[9 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[9 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[9 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[8 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[8 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[8 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[7 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[7 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[7 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[6 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[6 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[6 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[5 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[5 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[5 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[4 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[4 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[4 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[3 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[3 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[3 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[2 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[2 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[2 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[1 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[1 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[1 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
    // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // # of banks: 16
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3;
};



inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175);
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_112_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_112 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[15 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_113_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_113 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[15 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_114_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_114 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[15 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_115_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_115 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[14 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_116_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_116 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[14 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_117_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_117 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[14 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_118_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_118 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[13 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_119_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_119 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[13 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_120_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_120 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[13 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_121_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_121 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[12 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_122_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_122 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[12 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_123_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_123 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[12 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_124_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_124 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[11 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_125_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_125 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[11 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_126_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_126 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[11 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_127_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_127 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[10 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_128_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_128 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[10 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_129_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_129 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[10 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_130_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_130 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[9 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_131_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_131 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[9 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_132_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_132 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[9 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_133_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_133 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[8 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_134_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_134 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[8 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_135_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_135 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[8 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_136_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_136 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[7 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_137_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_137 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[7 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_138_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_138 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[7 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_139_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_139 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[6 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_140_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_140 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[6 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_141_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_141 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[6 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_142_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_142 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[5 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_143_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_143 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[5 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_144_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_144 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[5 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_145_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_145 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[4 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_146_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_146 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[4 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_147_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_147 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[4 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_148_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_148 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[3 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_149_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_149 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[3 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_150_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_150 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[3 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_151_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_151 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[2 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_152_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_152 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[2 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_153_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_153 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[2 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_154_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_154 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[1 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_155_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_155 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[1 + 16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_156_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_156 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[1 + 16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_157_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_157 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3.peek_136();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_158_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_158 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[16bxy_d_16_1, 1 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_159_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_16_1_merged255_159 read pattern: { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> blurx_FIFO_buf8[16bxy_d_16_1, 2 + bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
  // Read schedule : { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175;
  return 0;
}

// # of bundles = 2
// blurx_to_gp_10_ld9_merged261_write
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175
inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_write_bundle_write(hw_uint<256>& blurx_to_gp_10_ld9_merged261_write, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_res = blurx_to_gp_10_ld9_merged261_write.extract<0, 15>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_160_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_res = blurx_to_gp_10_ld9_merged261_write.extract<16, 31>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_161_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_res = blurx_to_gp_10_ld9_merged261_write.extract<32, 47>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_162_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_res = blurx_to_gp_10_ld9_merged261_write.extract<48, 63>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_163_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_res = blurx_to_gp_10_ld9_merged261_write.extract<64, 79>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_164_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_res = blurx_to_gp_10_ld9_merged261_write.extract<80, 95>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_165_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_res = blurx_to_gp_10_ld9_merged261_write.extract<96, 111>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_166_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_res = blurx_to_gp_10_ld9_merged261_write.extract<112, 127>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_167_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_res = blurx_to_gp_10_ld9_merged261_write.extract<128, 143>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_168_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_res = blurx_to_gp_10_ld9_merged261_write.extract<144, 159>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_169_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_res = blurx_to_gp_10_ld9_merged261_write.extract<160, 175>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_170_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_res = blurx_to_gp_10_ld9_merged261_write.extract<176, 191>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_171_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_res = blurx_to_gp_10_ld9_merged261_write.extract<192, 207>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_172_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_res = blurx_to_gp_10_ld9_merged261_write.extract<208, 223>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_173_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_res = blurx_to_gp_10_ld9_merged261_write.extract<224, 239>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_174_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_res = blurx_to_gp_10_ld9_merged261_write.extract<240, 255>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_175_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
}

// bxy_d_16_1_merged255_read
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_112
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_113
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_114
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_115
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_116
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_117
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_118
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_119
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_120
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_121
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_122
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_123
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_124
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_125
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_126
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_127
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_128
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_129
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_130
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_131
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_132
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_133
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_134
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_135
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_136
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_137
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_138
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_139
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_140
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_141
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_142
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_143
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_144
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_145
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_146
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_147
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_148
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_149
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_150
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_151
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_152
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_153
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_154
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_155
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_156
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_157
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_158
//	blurx_FIFO_buf8_bxy_d_16_1_merged255_159
inline hw_uint<768> blurx_FIFO_buf8_bxy_d_16_1_merged255_read_bundle_read(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_16_0, int bxy_d_16_1, int dynamic_address) {
  // # of ports in bundle: 48
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_112
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_113
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_114
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_115
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_116
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_117
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_118
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_119
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_120
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_121
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_122
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_123
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_124
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_125
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_126
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_127
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_128
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_129
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_130
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_131
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_132
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_133
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_134
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_135
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_136
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_137
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_138
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_139
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_140
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_141
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_142
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_143
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_144
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_145
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_146
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_147
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_148
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_149
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_150
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_151
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_152
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_153
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_154
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_155
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_156
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_157
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_158
    // blurx_FIFO_buf8_bxy_d_16_1_merged255_159

	hw_uint<768> result;
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_112_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_112_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<0, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_112_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_113_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_113_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<16, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_113_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_114_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_114_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<32, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_114_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_115_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_115_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<48, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_115_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_116_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_116_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<64, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_116_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_117_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_117_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<80, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_117_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_118_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_118_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<96, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_118_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_119_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_119_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<112, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_119_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_120_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_120_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<128, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_120_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_121_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_121_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<144, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_121_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_122_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_122_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<160, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_122_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_123_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_123_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<176, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_123_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_124_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_124_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<192, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_124_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_125_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_125_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<208, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_125_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_126_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_126_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<224, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_126_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_127_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_127_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<240, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_127_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_128_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_128_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<256, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_128_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_129_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_129_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<272, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_129_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_130_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_130_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<288, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_130_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_131_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_131_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<304, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_131_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_132_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_132_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<320, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_132_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_133_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_133_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<336, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_133_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_134_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_134_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<352, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_134_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_135_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_135_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<368, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_135_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_136_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_136_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<384, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_136_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_137_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_137_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<400, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_137_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_138_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_138_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<416, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_138_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_139_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_139_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<432, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_139_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_140_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_140_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<448, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_140_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_141_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_141_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<464, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_141_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_142_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_142_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<480, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_142_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_143_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_143_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<496, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_143_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_144_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_144_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<512, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_144_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_145_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_145_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<528, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_145_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_146_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_146_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<544, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_146_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_147_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_147_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<560, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_147_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_148_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_148_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<576, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_148_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_149_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_149_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<592, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_149_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_150_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_150_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<608, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_150_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_151_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_151_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<624, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_151_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_152_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_152_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<640, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_152_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_153_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_153_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<656, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_153_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_154_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_154_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<672, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_154_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_155_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_155_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<688, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_155_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_156_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_156_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<704, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_156_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_157_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_157_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<720, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_157_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_158_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_158_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<736, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_158_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_16_1_merged255_159_res = blurx_FIFO_buf8_bxy_d_16_1_merged255_159_select(blurx_FIFO_buf8, root, bxy_d_16_0, bxy_d_16_1, dynamic_address);
	set_at<752, 768>(result, blurx_FIFO_buf8_bxy_d_16_1_merged255_159_res);
	return result;
}

struct input_input_1_merged249_64_to_input_input_ld5_merged259_48_cache {
	// RAM Box: {[15, 1103], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_65_to_input_input_ld5_merged259_49_cache {
	// RAM Box: {[14, 1102], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_66_to_input_input_ld5_merged259_50_cache {
	// RAM Box: {[13, 1101], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_67_to_input_input_ld5_merged259_51_cache {
	// RAM Box: {[12, 1100], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_68_to_input_input_ld5_merged259_52_cache {
	// RAM Box: {[11, 1099], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_69_to_input_input_ld5_merged259_53_cache {
	// RAM Box: {[10, 1098], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_70_to_input_input_ld5_merged259_54_cache {
	// RAM Box: {[9, 1097], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_71_to_input_input_ld5_merged259_55_cache {
	// RAM Box: {[8, 1096], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_72_to_input_input_ld5_merged259_56_cache {
	// RAM Box: {[7, 1095], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_73_to_input_input_ld5_merged259_57_cache {
	// RAM Box: {[6, 1094], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_74_to_input_input_ld5_merged259_58_cache {
	// RAM Box: {[5, 1093], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_75_to_input_input_ld5_merged259_59_cache {
	// RAM Box: {[4, 1092], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_76_to_input_input_ld5_merged259_60_cache {
	// RAM Box: {[3, 1091], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_77_to_input_input_ld5_merged259_61_cache {
	// RAM Box: {[2, 1090], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_78_to_input_input_ld5_merged259_62_cache {
	// RAM Box: {[1, 1089], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged249_79_to_input_input_ld5_merged259_63_cache {
	// RAM Box: {[0, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[15 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[14 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[13 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[12 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[11 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[10 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[9 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[8 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[7 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[6 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[5 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[4 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[3 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[2 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[1 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // # of banks: 16
  input_input_1_merged249_64_to_input_input_ld5_merged259_48_cache input_input_1_merged249_64_to_input_input_ld5_merged259_48;
  input_input_1_merged249_65_to_input_input_ld5_merged259_49_cache input_input_1_merged249_65_to_input_input_ld5_merged259_49;
  input_input_1_merged249_66_to_input_input_ld5_merged259_50_cache input_input_1_merged249_66_to_input_input_ld5_merged259_50;
  input_input_1_merged249_67_to_input_input_ld5_merged259_51_cache input_input_1_merged249_67_to_input_input_ld5_merged259_51;
  input_input_1_merged249_68_to_input_input_ld5_merged259_52_cache input_input_1_merged249_68_to_input_input_ld5_merged259_52;
  input_input_1_merged249_69_to_input_input_ld5_merged259_53_cache input_input_1_merged249_69_to_input_input_ld5_merged259_53;
  input_input_1_merged249_70_to_input_input_ld5_merged259_54_cache input_input_1_merged249_70_to_input_input_ld5_merged259_54;
  input_input_1_merged249_71_to_input_input_ld5_merged259_55_cache input_input_1_merged249_71_to_input_input_ld5_merged259_55;
  input_input_1_merged249_72_to_input_input_ld5_merged259_56_cache input_input_1_merged249_72_to_input_input_ld5_merged259_56;
  input_input_1_merged249_73_to_input_input_ld5_merged259_57_cache input_input_1_merged249_73_to_input_input_ld5_merged259_57;
  input_input_1_merged249_74_to_input_input_ld5_merged259_58_cache input_input_1_merged249_74_to_input_input_ld5_merged259_58;
  input_input_1_merged249_75_to_input_input_ld5_merged259_59_cache input_input_1_merged249_75_to_input_input_ld5_merged259_59;
  input_input_1_merged249_76_to_input_input_ld5_merged259_60_cache input_input_1_merged249_76_to_input_input_ld5_merged259_60;
  input_input_1_merged249_77_to_input_input_ld5_merged259_61_cache input_input_1_merged249_77_to_input_input_ld5_merged259_61;
  input_input_1_merged249_78_to_input_input_ld5_merged259_62_cache input_input_1_merged249_78_to_input_input_ld5_merged259_62;
  input_input_1_merged249_79_to_input_input_ld5_merged259_63_cache input_input_1_merged249_79_to_input_input_ld5_merged259_63;
};



inline void input_input_1_merged249_64_write(hw_uint<16>& input_input_1_merged249_64, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_64_to_input_input_ld5_merged259_48.push(input_input_1_merged249_64);
}

inline void input_input_1_merged249_65_write(hw_uint<16>& input_input_1_merged249_65, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_65_to_input_input_ld5_merged259_49.push(input_input_1_merged249_65);
}

inline void input_input_1_merged249_66_write(hw_uint<16>& input_input_1_merged249_66, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_66_to_input_input_ld5_merged259_50.push(input_input_1_merged249_66);
}

inline void input_input_1_merged249_67_write(hw_uint<16>& input_input_1_merged249_67, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_67_to_input_input_ld5_merged259_51.push(input_input_1_merged249_67);
}

inline void input_input_1_merged249_68_write(hw_uint<16>& input_input_1_merged249_68, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_68_to_input_input_ld5_merged259_52.push(input_input_1_merged249_68);
}

inline void input_input_1_merged249_69_write(hw_uint<16>& input_input_1_merged249_69, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_69_to_input_input_ld5_merged259_53.push(input_input_1_merged249_69);
}

inline void input_input_1_merged249_70_write(hw_uint<16>& input_input_1_merged249_70, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_70_to_input_input_ld5_merged259_54.push(input_input_1_merged249_70);
}

inline void input_input_1_merged249_71_write(hw_uint<16>& input_input_1_merged249_71, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_71_to_input_input_ld5_merged259_55.push(input_input_1_merged249_71);
}

inline void input_input_1_merged249_72_write(hw_uint<16>& input_input_1_merged249_72, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_72_to_input_input_ld5_merged259_56.push(input_input_1_merged249_72);
}

inline void input_input_1_merged249_73_write(hw_uint<16>& input_input_1_merged249_73, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_73_to_input_input_ld5_merged259_57.push(input_input_1_merged249_73);
}

inline void input_input_1_merged249_74_write(hw_uint<16>& input_input_1_merged249_74, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_74_to_input_input_ld5_merged259_58.push(input_input_1_merged249_74);
}

inline void input_input_1_merged249_75_write(hw_uint<16>& input_input_1_merged249_75, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_75_to_input_input_ld5_merged259_59.push(input_input_1_merged249_75);
}

inline void input_input_1_merged249_76_write(hw_uint<16>& input_input_1_merged249_76, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_76_to_input_input_ld5_merged259_60.push(input_input_1_merged249_76);
}

inline void input_input_1_merged249_77_write(hw_uint<16>& input_input_1_merged249_77, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_77_to_input_input_ld5_merged259_61.push(input_input_1_merged249_77);
}

inline void input_input_1_merged249_78_write(hw_uint<16>& input_input_1_merged249_78, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_78_to_input_input_ld5_merged259_62.push(input_input_1_merged249_78);
}

inline void input_input_1_merged249_79_write(hw_uint<16>& input_input_1_merged249_79, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged249_79_to_input_input_ld5_merged259_63.push(input_input_1_merged249_79);
}

inline hw_uint<16> input_input_ld5_merged259_48_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_48 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[15 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_64 = input.input_input_1_merged249_64_to_input_input_ld5_merged259_48.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_64;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_49_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_49 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[14 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_65 = input.input_input_1_merged249_65_to_input_input_ld5_merged259_49.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_65;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_50_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_50 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[13 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_66 = input.input_input_1_merged249_66_to_input_input_ld5_merged259_50.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_66;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_51_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_51 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[12 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_67 = input.input_input_1_merged249_67_to_input_input_ld5_merged259_51.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_67;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_52_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_52 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[11 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_68 = input.input_input_1_merged249_68_to_input_input_ld5_merged259_52.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_68;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_53_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_53 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[10 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_69 = input.input_input_1_merged249_69_to_input_input_ld5_merged259_53.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_69;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_54_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_54 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[9 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_70 = input.input_input_1_merged249_70_to_input_input_ld5_merged259_54.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_70;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_55_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_55 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[8 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_71 = input.input_input_1_merged249_71_to_input_input_ld5_merged259_55.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_71;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_56_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_56 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[7 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_72 = input.input_input_1_merged249_72_to_input_input_ld5_merged259_56.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_72;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_57_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_57 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[6 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_73 = input.input_input_1_merged249_73_to_input_input_ld5_merged259_57.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_73;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_58_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_58 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[5 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_74 = input.input_input_1_merged249_74_to_input_input_ld5_merged259_58.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_74;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_59_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_59 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[4 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_75 = input.input_input_1_merged249_75_to_input_input_ld5_merged259_59.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_75;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_60_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_60 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[3 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_76 = input.input_input_1_merged249_76_to_input_input_ld5_merged259_60.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_76;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_61_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_61 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[2 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_77 = input.input_input_1_merged249_77_to_input_input_ld5_merged259_61.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_77;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_62_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_62 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[1 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_78 = input.input_input_1_merged249_78_to_input_input_ld5_merged259_62.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_78;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_63_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_63 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 68 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_input_1_merged249_79 = input.input_input_1_merged249_79_to_input_input_ld5_merged259_63.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged249_79;
  return 0;
}

// # of bundles = 2
// input_1_merged249_write
//	input_input_1_merged249_64
//	input_input_1_merged249_65
//	input_input_1_merged249_66
//	input_input_1_merged249_67
//	input_input_1_merged249_68
//	input_input_1_merged249_69
//	input_input_1_merged249_70
//	input_input_1_merged249_71
//	input_input_1_merged249_72
//	input_input_1_merged249_73
//	input_input_1_merged249_74
//	input_input_1_merged249_75
//	input_input_1_merged249_76
//	input_input_1_merged249_77
//	input_input_1_merged249_78
//	input_input_1_merged249_79
inline void input_input_1_merged249_write_bundle_write(hw_uint<256>& input_1_merged249_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged249_64_res = input_1_merged249_write.extract<0, 15>();
	input_input_1_merged249_64_write(input_input_1_merged249_64_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_65_res = input_1_merged249_write.extract<16, 31>();
	input_input_1_merged249_65_write(input_input_1_merged249_65_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_66_res = input_1_merged249_write.extract<32, 47>();
	input_input_1_merged249_66_write(input_input_1_merged249_66_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_67_res = input_1_merged249_write.extract<48, 63>();
	input_input_1_merged249_67_write(input_input_1_merged249_67_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_68_res = input_1_merged249_write.extract<64, 79>();
	input_input_1_merged249_68_write(input_input_1_merged249_68_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_69_res = input_1_merged249_write.extract<80, 95>();
	input_input_1_merged249_69_write(input_input_1_merged249_69_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_70_res = input_1_merged249_write.extract<96, 111>();
	input_input_1_merged249_70_write(input_input_1_merged249_70_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_71_res = input_1_merged249_write.extract<112, 127>();
	input_input_1_merged249_71_write(input_input_1_merged249_71_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_72_res = input_1_merged249_write.extract<128, 143>();
	input_input_1_merged249_72_write(input_input_1_merged249_72_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_73_res = input_1_merged249_write.extract<144, 159>();
	input_input_1_merged249_73_write(input_input_1_merged249_73_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_74_res = input_1_merged249_write.extract<160, 175>();
	input_input_1_merged249_74_write(input_input_1_merged249_74_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_75_res = input_1_merged249_write.extract<176, 191>();
	input_input_1_merged249_75_write(input_input_1_merged249_75_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_76_res = input_1_merged249_write.extract<192, 207>();
	input_input_1_merged249_76_write(input_input_1_merged249_76_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_77_res = input_1_merged249_write.extract<208, 223>();
	input_input_1_merged249_77_write(input_input_1_merged249_77_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_78_res = input_1_merged249_write.extract<224, 239>();
	input_input_1_merged249_78_write(input_input_1_merged249_78_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged249_79_res = input_1_merged249_write.extract<240, 255>();
	input_input_1_merged249_79_write(input_input_1_merged249_79_res, input, root, input_0, input_1, dynamic_address);
}

// input_ld5_merged259_read
//	input_input_ld5_merged259_48
//	input_input_ld5_merged259_49
//	input_input_ld5_merged259_50
//	input_input_ld5_merged259_51
//	input_input_ld5_merged259_52
//	input_input_ld5_merged259_53
//	input_input_ld5_merged259_54
//	input_input_ld5_merged259_55
//	input_input_ld5_merged259_56
//	input_input_ld5_merged259_57
//	input_input_ld5_merged259_58
//	input_input_ld5_merged259_59
//	input_input_ld5_merged259_60
//	input_input_ld5_merged259_61
//	input_input_ld5_merged259_62
//	input_input_ld5_merged259_63
inline hw_uint<256> input_input_ld5_merged259_read_bundle_read(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
  // # of ports in bundle: 16
    // input_input_ld5_merged259_48
    // input_input_ld5_merged259_49
    // input_input_ld5_merged259_50
    // input_input_ld5_merged259_51
    // input_input_ld5_merged259_52
    // input_input_ld5_merged259_53
    // input_input_ld5_merged259_54
    // input_input_ld5_merged259_55
    // input_input_ld5_merged259_56
    // input_input_ld5_merged259_57
    // input_input_ld5_merged259_58
    // input_input_ld5_merged259_59
    // input_input_ld5_merged259_60
    // input_input_ld5_merged259_61
    // input_input_ld5_merged259_62
    // input_input_ld5_merged259_63

	hw_uint<256> result;
	hw_uint<16> input_input_ld5_merged259_48_res = input_input_ld5_merged259_48_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<0, 256>(result, input_input_ld5_merged259_48_res);
	hw_uint<16> input_input_ld5_merged259_49_res = input_input_ld5_merged259_49_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<16, 256>(result, input_input_ld5_merged259_49_res);
	hw_uint<16> input_input_ld5_merged259_50_res = input_input_ld5_merged259_50_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<32, 256>(result, input_input_ld5_merged259_50_res);
	hw_uint<16> input_input_ld5_merged259_51_res = input_input_ld5_merged259_51_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<48, 256>(result, input_input_ld5_merged259_51_res);
	hw_uint<16> input_input_ld5_merged259_52_res = input_input_ld5_merged259_52_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<64, 256>(result, input_input_ld5_merged259_52_res);
	hw_uint<16> input_input_ld5_merged259_53_res = input_input_ld5_merged259_53_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<80, 256>(result, input_input_ld5_merged259_53_res);
	hw_uint<16> input_input_ld5_merged259_54_res = input_input_ld5_merged259_54_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<96, 256>(result, input_input_ld5_merged259_54_res);
	hw_uint<16> input_input_ld5_merged259_55_res = input_input_ld5_merged259_55_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<112, 256>(result, input_input_ld5_merged259_55_res);
	hw_uint<16> input_input_ld5_merged259_56_res = input_input_ld5_merged259_56_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<128, 256>(result, input_input_ld5_merged259_56_res);
	hw_uint<16> input_input_ld5_merged259_57_res = input_input_ld5_merged259_57_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<144, 256>(result, input_input_ld5_merged259_57_res);
	hw_uint<16> input_input_ld5_merged259_58_res = input_input_ld5_merged259_58_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<160, 256>(result, input_input_ld5_merged259_58_res);
	hw_uint<16> input_input_ld5_merged259_59_res = input_input_ld5_merged259_59_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<176, 256>(result, input_input_ld5_merged259_59_res);
	hw_uint<16> input_input_ld5_merged259_60_res = input_input_ld5_merged259_60_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<192, 256>(result, input_input_ld5_merged259_60_res);
	hw_uint<16> input_input_ld5_merged259_61_res = input_input_ld5_merged259_61_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<208, 256>(result, input_input_ld5_merged259_61_res);
	hw_uint<16> input_input_ld5_merged259_62_res = input_input_ld5_merged259_62_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<224, 256>(result, input_input_ld5_merged259_62_res);
	hw_uint<16> input_input_ld5_merged259_63_res = input_input_ld5_merged259_63_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<240, 256>(result, input_input_ld5_merged259_63_res);
	return result;
}

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_240_cache {
	// RAM Box: {[15, 1087], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_241_cache {
	// RAM Box: {[16, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_242_cache {
	// RAM Box: {[17, 1089], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_243_cache {
	// RAM Box: {[14, 1086], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_244_cache {
	// RAM Box: {[15, 1087], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_245_cache {
	// RAM Box: {[16, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_246_cache {
	// RAM Box: {[13, 1085], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_247_cache {
	// RAM Box: {[14, 1086], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_248_cache {
	// RAM Box: {[15, 1087], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_249_cache {
	// RAM Box: {[12, 1084], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_250_cache {
	// RAM Box: {[13, 1085], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_251_cache {
	// RAM Box: {[14, 1086], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_252_cache {
	// RAM Box: {[11, 1083], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_253_cache {
	// RAM Box: {[12, 1084], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_254_cache {
	// RAM Box: {[13, 1085], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_255_cache {
	// RAM Box: {[10, 1082], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_256_cache {
	// RAM Box: {[11, 1083], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_257_cache {
	// RAM Box: {[12, 1084], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_258_cache {
	// RAM Box: {[9, 1081], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_259_cache {
	// RAM Box: {[10, 1082], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_260_cache {
	// RAM Box: {[11, 1083], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_261_cache {
	// RAM Box: {[8, 1080], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_262_cache {
	// RAM Box: {[9, 1081], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_263_cache {
	// RAM Box: {[10, 1082], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_264_cache {
	// RAM Box: {[7, 1079], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_265_cache {
	// RAM Box: {[8, 1080], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_266_cache {
	// RAM Box: {[9, 1081], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_267_cache {
	// RAM Box: {[6, 1078], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_268_cache {
	// RAM Box: {[7, 1079], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_269_cache {
	// RAM Box: {[8, 1080], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_270_cache {
	// RAM Box: {[5, 1077], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_271_cache {
	// RAM Box: {[6, 1078], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_272_cache {
	// RAM Box: {[7, 1079], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_273_cache {
	// RAM Box: {[4, 1076], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_274_cache {
	// RAM Box: {[5, 1077], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_275_cache {
	// RAM Box: {[6, 1078], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_276_cache {
	// RAM Box: {[3, 1075], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_277_cache {
	// RAM Box: {[4, 1076], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_278_cache {
	// RAM Box: {[5, 1077], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_279_cache {
	// RAM Box: {[2, 1074], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_280_cache {
	// RAM Box: {[3, 1075], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_281_cache {
	// RAM Box: {[4, 1076], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_282_cache {
	// RAM Box: {[1, 1073], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_283_cache {
	// RAM Box: {[2, 1074], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_284_cache {
	// RAM Box: {[3, 1075], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_285_cache {
	// RAM Box: {[0, 1072], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_286_cache {
	// RAM Box: {[1, 1073], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_287_cache {
	// RAM Box: {[2, 1074], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_cache {
  // Reader addrs...
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
    // { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // # of banks: 48
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_240_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_240;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_241_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_241;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_242_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_242;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_243_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_243;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_244_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_244;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_245_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_245;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_246_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_246;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_247_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_247;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_248_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_248;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_249_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_249;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_250_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_250;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_251_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_251;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_252_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_252;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_253_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_253;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_254_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_254;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_255_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_255;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_256_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_256;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_257_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_257;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_258_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_258;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_259_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_259;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_260_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_260;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_261_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_261;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_262_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_262;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_263_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_263;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_264_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_264;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_265_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_265;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_266_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_266;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_267_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_267;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_268_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_268;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_269_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_269;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_270_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_270;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_271_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_271;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_272_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_272;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_273_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_273;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_274_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_274;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_275_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_275;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_276_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_276;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_277_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_277;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_278_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_278;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_279_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_279;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_280_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_280;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_281_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_281;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_282_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_282;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_283_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_283;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_284_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_284;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_285_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_285;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_286_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_286;
  input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_287_cache input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_287;
};



inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_0, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_240.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_0);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_244.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_0);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_248.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_0);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_1, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_243.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_1);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_247.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_1);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_251.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_1);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_10, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_270.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_10);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_274.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_10);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_278.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_10);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_11, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_273.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_11);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_277.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_11);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_281.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_11);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_12, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_276.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_12);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_280.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_12);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_284.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_12);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_13, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_279.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_13);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_283.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_13);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_287.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_13);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_14, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_242.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_14);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_282.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_14);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_286.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_14);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_15, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_241.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_15);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_245.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_15);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_285.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_15);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_2, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_246.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_2);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_250.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_2);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_254.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_2);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_3, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_249.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_3);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_253.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_3);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_257.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_3);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_4, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_252.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_4);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_256.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_4);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_260.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_4);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_5, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_255.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_5);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_259.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_5);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_263.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_5);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_6, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_258.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_6);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_262.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_6);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_266.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_6);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_7, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_261.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_7);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_265.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_7);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_269.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_7);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_8, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_264.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_8);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_268.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_8);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_272.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_8);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged263_9, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_267.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_9);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_271.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_9);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_275.push(input_FIFO_buf12_input_to_gp_04_ld13_merged263_9);
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_240_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_240 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_240.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_241_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_241 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_241.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_242_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_242 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_242.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_243_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_243 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_243.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_244_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_244 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_244.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_245_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_245 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_245.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_246_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_246 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_246.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_247_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_247 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_247.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_248_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_248 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_to_input_FIFO_buf12_blurx_1_merged252_248.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_249_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_249 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_249.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_250_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_250 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_250.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_251_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_251 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_to_input_FIFO_buf12_blurx_1_merged252_251.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_252_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_252 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_252.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_253_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_253 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_253.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_254_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_254 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_to_input_FIFO_buf12_blurx_1_merged252_254.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_255_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_255 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_255.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_256_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_256 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_256.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_257_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_257 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_to_input_FIFO_buf12_blurx_1_merged252_257.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_258_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_258 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_258.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_259_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_259 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_259.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_260_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_260 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_to_input_FIFO_buf12_blurx_1_merged252_260.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_261_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_261 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_261.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_262_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_262 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_262.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_263_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_263 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_to_input_FIFO_buf12_blurx_1_merged252_263.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_264_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_264 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_264.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_265_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_265 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_265.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_266_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_266 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_to_input_FIFO_buf12_blurx_1_merged252_266.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_267_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_267 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_267.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_268_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_268 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_268.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_269_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_269 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_to_input_FIFO_buf12_blurx_1_merged252_269.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_270_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_270 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_270.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_271_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_271 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_271.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_272_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_272 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_to_input_FIFO_buf12_blurx_1_merged252_272.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_273_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_273 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_273.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_274_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_274 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_274.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_275_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_275 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_to_input_FIFO_buf12_blurx_1_merged252_275.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_276_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_276 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_276.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_277_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_277 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_277.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_278_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_278 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_to_input_FIFO_buf12_blurx_1_merged252_278.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_279_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_279 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_279.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_280_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_280 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_280.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_281_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_281 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_to_input_FIFO_buf12_blurx_1_merged252_281.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_282_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_282 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_282.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_283_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_283 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_283.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_284_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_284 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_to_input_FIFO_buf12_blurx_1_merged252_284.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_285_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_285 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_to_input_FIFO_buf12_blurx_1_merged252_285.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_286_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_286 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_to_input_FIFO_buf12_blurx_1_merged252_286.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged252_287_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged252_287 read pattern: { blurx_1_merged252[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 67 }
  // Read schedule : { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
  // Write schedule: { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_to_input_FIFO_buf12_blurx_1_merged252_287.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged263_13;
  return 0;
}

// # of bundles = 2
// blurx_1_merged252_read
//	input_FIFO_buf12_blurx_1_merged252_240
//	input_FIFO_buf12_blurx_1_merged252_241
//	input_FIFO_buf12_blurx_1_merged252_242
//	input_FIFO_buf12_blurx_1_merged252_243
//	input_FIFO_buf12_blurx_1_merged252_244
//	input_FIFO_buf12_blurx_1_merged252_245
//	input_FIFO_buf12_blurx_1_merged252_246
//	input_FIFO_buf12_blurx_1_merged252_247
//	input_FIFO_buf12_blurx_1_merged252_248
//	input_FIFO_buf12_blurx_1_merged252_249
//	input_FIFO_buf12_blurx_1_merged252_250
//	input_FIFO_buf12_blurx_1_merged252_251
//	input_FIFO_buf12_blurx_1_merged252_252
//	input_FIFO_buf12_blurx_1_merged252_253
//	input_FIFO_buf12_blurx_1_merged252_254
//	input_FIFO_buf12_blurx_1_merged252_255
//	input_FIFO_buf12_blurx_1_merged252_256
//	input_FIFO_buf12_blurx_1_merged252_257
//	input_FIFO_buf12_blurx_1_merged252_258
//	input_FIFO_buf12_blurx_1_merged252_259
//	input_FIFO_buf12_blurx_1_merged252_260
//	input_FIFO_buf12_blurx_1_merged252_261
//	input_FIFO_buf12_blurx_1_merged252_262
//	input_FIFO_buf12_blurx_1_merged252_263
//	input_FIFO_buf12_blurx_1_merged252_264
//	input_FIFO_buf12_blurx_1_merged252_265
//	input_FIFO_buf12_blurx_1_merged252_266
//	input_FIFO_buf12_blurx_1_merged252_267
//	input_FIFO_buf12_blurx_1_merged252_268
//	input_FIFO_buf12_blurx_1_merged252_269
//	input_FIFO_buf12_blurx_1_merged252_270
//	input_FIFO_buf12_blurx_1_merged252_271
//	input_FIFO_buf12_blurx_1_merged252_272
//	input_FIFO_buf12_blurx_1_merged252_273
//	input_FIFO_buf12_blurx_1_merged252_274
//	input_FIFO_buf12_blurx_1_merged252_275
//	input_FIFO_buf12_blurx_1_merged252_276
//	input_FIFO_buf12_blurx_1_merged252_277
//	input_FIFO_buf12_blurx_1_merged252_278
//	input_FIFO_buf12_blurx_1_merged252_279
//	input_FIFO_buf12_blurx_1_merged252_280
//	input_FIFO_buf12_blurx_1_merged252_281
//	input_FIFO_buf12_blurx_1_merged252_282
//	input_FIFO_buf12_blurx_1_merged252_283
//	input_FIFO_buf12_blurx_1_merged252_284
//	input_FIFO_buf12_blurx_1_merged252_285
//	input_FIFO_buf12_blurx_1_merged252_286
//	input_FIFO_buf12_blurx_1_merged252_287
inline hw_uint<768> input_FIFO_buf12_blurx_1_merged252_read_bundle_read(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
  // # of ports in bundle: 48
    // input_FIFO_buf12_blurx_1_merged252_240
    // input_FIFO_buf12_blurx_1_merged252_241
    // input_FIFO_buf12_blurx_1_merged252_242
    // input_FIFO_buf12_blurx_1_merged252_243
    // input_FIFO_buf12_blurx_1_merged252_244
    // input_FIFO_buf12_blurx_1_merged252_245
    // input_FIFO_buf12_blurx_1_merged252_246
    // input_FIFO_buf12_blurx_1_merged252_247
    // input_FIFO_buf12_blurx_1_merged252_248
    // input_FIFO_buf12_blurx_1_merged252_249
    // input_FIFO_buf12_blurx_1_merged252_250
    // input_FIFO_buf12_blurx_1_merged252_251
    // input_FIFO_buf12_blurx_1_merged252_252
    // input_FIFO_buf12_blurx_1_merged252_253
    // input_FIFO_buf12_blurx_1_merged252_254
    // input_FIFO_buf12_blurx_1_merged252_255
    // input_FIFO_buf12_blurx_1_merged252_256
    // input_FIFO_buf12_blurx_1_merged252_257
    // input_FIFO_buf12_blurx_1_merged252_258
    // input_FIFO_buf12_blurx_1_merged252_259
    // input_FIFO_buf12_blurx_1_merged252_260
    // input_FIFO_buf12_blurx_1_merged252_261
    // input_FIFO_buf12_blurx_1_merged252_262
    // input_FIFO_buf12_blurx_1_merged252_263
    // input_FIFO_buf12_blurx_1_merged252_264
    // input_FIFO_buf12_blurx_1_merged252_265
    // input_FIFO_buf12_blurx_1_merged252_266
    // input_FIFO_buf12_blurx_1_merged252_267
    // input_FIFO_buf12_blurx_1_merged252_268
    // input_FIFO_buf12_blurx_1_merged252_269
    // input_FIFO_buf12_blurx_1_merged252_270
    // input_FIFO_buf12_blurx_1_merged252_271
    // input_FIFO_buf12_blurx_1_merged252_272
    // input_FIFO_buf12_blurx_1_merged252_273
    // input_FIFO_buf12_blurx_1_merged252_274
    // input_FIFO_buf12_blurx_1_merged252_275
    // input_FIFO_buf12_blurx_1_merged252_276
    // input_FIFO_buf12_blurx_1_merged252_277
    // input_FIFO_buf12_blurx_1_merged252_278
    // input_FIFO_buf12_blurx_1_merged252_279
    // input_FIFO_buf12_blurx_1_merged252_280
    // input_FIFO_buf12_blurx_1_merged252_281
    // input_FIFO_buf12_blurx_1_merged252_282
    // input_FIFO_buf12_blurx_1_merged252_283
    // input_FIFO_buf12_blurx_1_merged252_284
    // input_FIFO_buf12_blurx_1_merged252_285
    // input_FIFO_buf12_blurx_1_merged252_286
    // input_FIFO_buf12_blurx_1_merged252_287

	hw_uint<768> result;
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_240_res = input_FIFO_buf12_blurx_1_merged252_240_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<0, 768>(result, input_FIFO_buf12_blurx_1_merged252_240_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_241_res = input_FIFO_buf12_blurx_1_merged252_241_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<16, 768>(result, input_FIFO_buf12_blurx_1_merged252_241_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_242_res = input_FIFO_buf12_blurx_1_merged252_242_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<32, 768>(result, input_FIFO_buf12_blurx_1_merged252_242_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_243_res = input_FIFO_buf12_blurx_1_merged252_243_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<48, 768>(result, input_FIFO_buf12_blurx_1_merged252_243_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_244_res = input_FIFO_buf12_blurx_1_merged252_244_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<64, 768>(result, input_FIFO_buf12_blurx_1_merged252_244_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_245_res = input_FIFO_buf12_blurx_1_merged252_245_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<80, 768>(result, input_FIFO_buf12_blurx_1_merged252_245_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_246_res = input_FIFO_buf12_blurx_1_merged252_246_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<96, 768>(result, input_FIFO_buf12_blurx_1_merged252_246_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_247_res = input_FIFO_buf12_blurx_1_merged252_247_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<112, 768>(result, input_FIFO_buf12_blurx_1_merged252_247_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_248_res = input_FIFO_buf12_blurx_1_merged252_248_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<128, 768>(result, input_FIFO_buf12_blurx_1_merged252_248_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_249_res = input_FIFO_buf12_blurx_1_merged252_249_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<144, 768>(result, input_FIFO_buf12_blurx_1_merged252_249_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_250_res = input_FIFO_buf12_blurx_1_merged252_250_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<160, 768>(result, input_FIFO_buf12_blurx_1_merged252_250_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_251_res = input_FIFO_buf12_blurx_1_merged252_251_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<176, 768>(result, input_FIFO_buf12_blurx_1_merged252_251_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_252_res = input_FIFO_buf12_blurx_1_merged252_252_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<192, 768>(result, input_FIFO_buf12_blurx_1_merged252_252_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_253_res = input_FIFO_buf12_blurx_1_merged252_253_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<208, 768>(result, input_FIFO_buf12_blurx_1_merged252_253_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_254_res = input_FIFO_buf12_blurx_1_merged252_254_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<224, 768>(result, input_FIFO_buf12_blurx_1_merged252_254_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_255_res = input_FIFO_buf12_blurx_1_merged252_255_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<240, 768>(result, input_FIFO_buf12_blurx_1_merged252_255_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_256_res = input_FIFO_buf12_blurx_1_merged252_256_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<256, 768>(result, input_FIFO_buf12_blurx_1_merged252_256_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_257_res = input_FIFO_buf12_blurx_1_merged252_257_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<272, 768>(result, input_FIFO_buf12_blurx_1_merged252_257_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_258_res = input_FIFO_buf12_blurx_1_merged252_258_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<288, 768>(result, input_FIFO_buf12_blurx_1_merged252_258_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_259_res = input_FIFO_buf12_blurx_1_merged252_259_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<304, 768>(result, input_FIFO_buf12_blurx_1_merged252_259_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_260_res = input_FIFO_buf12_blurx_1_merged252_260_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<320, 768>(result, input_FIFO_buf12_blurx_1_merged252_260_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_261_res = input_FIFO_buf12_blurx_1_merged252_261_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<336, 768>(result, input_FIFO_buf12_blurx_1_merged252_261_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_262_res = input_FIFO_buf12_blurx_1_merged252_262_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<352, 768>(result, input_FIFO_buf12_blurx_1_merged252_262_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_263_res = input_FIFO_buf12_blurx_1_merged252_263_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<368, 768>(result, input_FIFO_buf12_blurx_1_merged252_263_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_264_res = input_FIFO_buf12_blurx_1_merged252_264_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<384, 768>(result, input_FIFO_buf12_blurx_1_merged252_264_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_265_res = input_FIFO_buf12_blurx_1_merged252_265_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<400, 768>(result, input_FIFO_buf12_blurx_1_merged252_265_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_266_res = input_FIFO_buf12_blurx_1_merged252_266_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<416, 768>(result, input_FIFO_buf12_blurx_1_merged252_266_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_267_res = input_FIFO_buf12_blurx_1_merged252_267_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<432, 768>(result, input_FIFO_buf12_blurx_1_merged252_267_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_268_res = input_FIFO_buf12_blurx_1_merged252_268_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<448, 768>(result, input_FIFO_buf12_blurx_1_merged252_268_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_269_res = input_FIFO_buf12_blurx_1_merged252_269_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<464, 768>(result, input_FIFO_buf12_blurx_1_merged252_269_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_270_res = input_FIFO_buf12_blurx_1_merged252_270_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<480, 768>(result, input_FIFO_buf12_blurx_1_merged252_270_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_271_res = input_FIFO_buf12_blurx_1_merged252_271_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<496, 768>(result, input_FIFO_buf12_blurx_1_merged252_271_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_272_res = input_FIFO_buf12_blurx_1_merged252_272_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<512, 768>(result, input_FIFO_buf12_blurx_1_merged252_272_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_273_res = input_FIFO_buf12_blurx_1_merged252_273_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<528, 768>(result, input_FIFO_buf12_blurx_1_merged252_273_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_274_res = input_FIFO_buf12_blurx_1_merged252_274_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<544, 768>(result, input_FIFO_buf12_blurx_1_merged252_274_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_275_res = input_FIFO_buf12_blurx_1_merged252_275_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<560, 768>(result, input_FIFO_buf12_blurx_1_merged252_275_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_276_res = input_FIFO_buf12_blurx_1_merged252_276_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<576, 768>(result, input_FIFO_buf12_blurx_1_merged252_276_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_277_res = input_FIFO_buf12_blurx_1_merged252_277_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<592, 768>(result, input_FIFO_buf12_blurx_1_merged252_277_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_278_res = input_FIFO_buf12_blurx_1_merged252_278_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<608, 768>(result, input_FIFO_buf12_blurx_1_merged252_278_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_279_res = input_FIFO_buf12_blurx_1_merged252_279_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<624, 768>(result, input_FIFO_buf12_blurx_1_merged252_279_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_280_res = input_FIFO_buf12_blurx_1_merged252_280_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<640, 768>(result, input_FIFO_buf12_blurx_1_merged252_280_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_281_res = input_FIFO_buf12_blurx_1_merged252_281_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<656, 768>(result, input_FIFO_buf12_blurx_1_merged252_281_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_282_res = input_FIFO_buf12_blurx_1_merged252_282_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<672, 768>(result, input_FIFO_buf12_blurx_1_merged252_282_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_283_res = input_FIFO_buf12_blurx_1_merged252_283_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<688, 768>(result, input_FIFO_buf12_blurx_1_merged252_283_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_284_res = input_FIFO_buf12_blurx_1_merged252_284_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<704, 768>(result, input_FIFO_buf12_blurx_1_merged252_284_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_285_res = input_FIFO_buf12_blurx_1_merged252_285_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<720, 768>(result, input_FIFO_buf12_blurx_1_merged252_285_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_286_res = input_FIFO_buf12_blurx_1_merged252_286_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<736, 768>(result, input_FIFO_buf12_blurx_1_merged252_286_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged252_287_res = input_FIFO_buf12_blurx_1_merged252_287_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<752, 768>(result, input_FIFO_buf12_blurx_1_merged252_287_res);
	return result;
}

// input_to_gp_04_ld13_merged263_write
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_0
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_1
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_2
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_3
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_4
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_5
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_6
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_7
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_8
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_9
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_10
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_11
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_12
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_13
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_14
//	input_FIFO_buf12_input_to_gp_04_ld13_merged263_15
inline void input_FIFO_buf12_input_to_gp_04_ld13_merged263_write_bundle_write(hw_uint<256>& input_to_gp_04_ld13_merged263_write, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_res = input_to_gp_04_ld13_merged263_write.extract<0, 15>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_0_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_res = input_to_gp_04_ld13_merged263_write.extract<16, 31>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_1_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_res = input_to_gp_04_ld13_merged263_write.extract<32, 47>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_2_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_res = input_to_gp_04_ld13_merged263_write.extract<48, 63>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_3_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_res = input_to_gp_04_ld13_merged263_write.extract<64, 79>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_4_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_res = input_to_gp_04_ld13_merged263_write.extract<80, 95>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_5_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_res = input_to_gp_04_ld13_merged263_write.extract<96, 111>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_6_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_res = input_to_gp_04_ld13_merged263_write.extract<112, 127>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_7_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_res = input_to_gp_04_ld13_merged263_write.extract<128, 143>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_8_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_res = input_to_gp_04_ld13_merged263_write.extract<144, 159>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_9_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_res = input_to_gp_04_ld13_merged263_write.extract<160, 175>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_10_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_res = input_to_gp_04_ld13_merged263_write.extract<176, 191>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_11_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_res = input_to_gp_04_ld13_merged263_write.extract<192, 207>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_12_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_res = input_to_gp_04_ld13_merged263_write.extract<208, 223>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_13_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_res = input_to_gp_04_ld13_merged263_write.extract<224, 239>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_14_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_res = input_to_gp_04_ld13_merged263_write.extract<240, 255>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_write(input_FIFO_buf12_input_to_gp_04_ld13_merged263_15_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
}

// Operation logic
inline void input_to_gp_04_ld13_merged263(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_to_gp_04, input_FIFO_buf12_cache& input_FIFO_buf12, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_to_gp_04
	auto input_to_gp_04__lp_16_m_input_to_gp_04_ld13__p__15_rp__c____input_to_gp_04_ld14_value = input_to_gp_04.read();
	auto compute_result = input_to_gp_04_ld13_cu262(input_to_gp_04__lp_16_m_input_to_gp_04_ld13__p__15_rp__c____input_to_gp_04_ld14_value);
	// Produce: input_FIFO_buf12
	input_FIFO_buf12_input_to_gp_04_ld13_merged263_write_bundle_write(/* arg names */compute_result, input_FIFO_buf12, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_1_merged252(input_FIFO_buf12_cache& input_FIFO_buf12, blurx_cache& blurx, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_FIFO_buf12
	auto input_FIFO_buf12_1_m__lp_16_m_blurx_1__p__15_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value = input_FIFO_buf12_blurx_1_merged252_read_bundle_read(input_FIFO_buf12/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_1_cu250(input_FIFO_buf12_1_m__lp_16_m_blurx_1__p__15_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value);
	// Produce: blurx
	blurx_blurx_1_merged252_write_bundle_write(/* arg names */compute_result, blurx, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_ld1_merged257(blurx_cache& blurx, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blurx_to_gp_10, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx__lp_16_m_blurx_ld1__p__15_rp__c____blurx_ld2_value = blurx_blurx_ld1_merged257_read_bundle_read(blurx/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_ld1_cu256(blurx__lp_16_m_blurx_ld1__p__15_rp__c____blurx_ld2_value);
	// Produce: blurx_to_gp_10
	blurx_to_gp_10.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx_0_blurx_ld2_input_to_gp_04_ld14_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_to_gp_04, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx_to_gp_10) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx_0_blurx_ld2_input_to_gp_04_ld14__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_cache blurx;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  input_FIFO_buf12_cache input_FIFO_buf12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67; blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67; input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
//   { blurx_ld1_merged257[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
// Condition for blurx_ld1_merged257(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))
//   { blurx_1_merged252[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
// Condition for blurx_1_merged252(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))
//   { input_to_gp_04_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
// Condition for input_to_gp_04_ld13_merged263(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1081 and i2 <= 68 and 2 <= i3 <= 3 and i3 <= 2 + i2; [0, i1, i2, 4] : 0 <= i1 <= 1081 and 0 < i2 <= 68 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 68; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_to_gp_04_ld13_merged263(input_to_gp_04 /* buf name */, input_FIFO_buf12, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx_1_merged252(input_FIFO_buf12 /* buf name */, blurx, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx_ld1_merged257(blurx /* buf name */, blurx_to_gp_10, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void blurx_to_gp_10_ld9_merged261(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blurx_to_gp_10, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_to_gp_10
	auto blurx_to_gp_10__lp_16_m_blurx_to_gp_10_ld9__p__15_rp__c____blurx_to_gp_10_ld10_value = blurx_to_gp_10.read();
	auto compute_result = blurx_to_gp_10_ld9_cu260(blurx_to_gp_10__lp_16_m_blurx_to_gp_10_ld9__p__15_rp__c____blurx_to_gp_10_ld10_value);
	// Produce: blurx_FIFO_buf8
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged261_write_bundle_write(/* arg names */compute_result, blurx_FIFO_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bxy_d_16_1_merged255(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */bxy_d_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_FIFO_buf8
	auto blurx_FIFO_buf8_1_m__lp_16_m_bxy_d_16_1__p__15_rp___p__0_p_0_c_____1_m_bxy_d_16_0__p__0_p_0_value = blurx_FIFO_buf8_bxy_d_16_1_merged255_read_bundle_read(blurx_FIFO_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = bxy_d_16_1_cu253(blurx_FIFO_buf8_1_m__lp_16_m_bxy_d_16_1__p__15_rp___p__0_p_0_c_____1_m_bxy_d_16_0__p__0_p_0_value);
	// Produce: bxy_d_16
	bxy_d_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx_to_gp_10_ld10_bxy_d_16_0_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx_to_gp_10, HWStream<hw_uint<256> >& /* get_args num ports = 16 */bxy_d_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx_to_gp_10_ld10_bxy_d_16_0__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_FIFO_buf8_cache blurx_FIFO_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67; blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
//   { bxy_d_16_1_merged255[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
// Condition for bxy_d_16_1_merged255(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))
//   { blurx_to_gp_10_ld9_merged261[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 67 }
// Condition for blurx_to_gp_10_ld9_merged261(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 6] : 2 <= i1 <= 1081 and 0 < i2 <= 68; [0, i1, i2, 5] : 0 <= i1 <= 1081 and 0 < i2 <= 68 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 1; i2 <= 68; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          blurx_to_gp_10_ld9_merged261(blurx_to_gp_10 /* buf name */, blurx_FIFO_buf8, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          bxy_d_16_1_merged255(blurx_FIFO_buf8 /* buf name */, bxy_d_16, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_1_merged249(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_16_m_input_1__p__15_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu247(input_arg_1_m__lp_16_m_input_1__p__15_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged249_write_bundle_write(/* arg names */compute_result, input, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_ld5_merged259(input_cache& input, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_to_gp_04, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input
	auto input__lp_16_m_input_ld5__p__15_rp__c____input_ld6_value = input_input_ld5_merged259_read_bundle_read(input/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = input_ld5_cu258(input__lp_16_m_input_ld5__p__15_rp__c____input_ld6_value);
	// Produce: input_to_gp_04
	input_to_gp_04.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_input_0_input_ld6_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_to_gp_04) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_input_0_input_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68; input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
//   { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
// Condition for input_ld5_merged259(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))
//   { input_1_merged249[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
// Condition for input_1_merged249(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((68 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1081 and 0 <= i2 <= 68 and 0 <= i3 <= 1 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 68; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged249(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_ld5_merged259(input /* buf name */, input_to_gp_04, 0, ((1*i1)), ((1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void bxy_d_16_opt(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */bxy_d_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("bxy_d_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<256> > input_to_gp_04;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=input_to_gp_04.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > blurx_to_gp_10;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=blurx_to_gp_10.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_input_0_input_ld6_(input_arg, input_to_gp_04);
  Extracted_blurx_0_blurx_ld2_input_to_gp_04_ld14_(input_to_gp_04, blurx_to_gp_10);
  Extracted_blurx_to_gp_10_ld10_bxy_d_16_0_(blurx_to_gp_10, bxy_d_16);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void bxy_d_16_opt_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */bxy_d_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    bxy_d_16_opt(input_arg, bxy_d_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[15 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[14 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[13 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[12 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[11 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[10 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[9 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[8 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[7 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[6 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[5 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[4 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[3 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[2 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[1 + 16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67; bxy_d_16_1_merged255[root = 0, bxy_d_16_0, bxy_d_16_1] -> bxy_d_16[16bxy_d_16_1, bxy_d_16_0] : 0 <= bxy_d_16_0 <= 1079 and 0 <= bxy_d_16_1 <= 67 }
const int bxy_d_16_1_merged255_write_pipe0_num_transfers = 73440;
  // { input_1_merged249[root = 0, input_0, input_1] -> input_arg[15 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[14 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[13 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[12 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[11 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[10 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[9 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[8 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[7 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[6 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[5 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[4 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[3 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[2 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[1 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68; input_1_merged249[root = 0, input_0, input_1] -> input_arg[16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 68 }
const int input_1_merged249_read_pipe0_num_transfers = 74658;


extern "C" {

void bxy_d_16_opt_accel(hw_uint<256>* input_1_merged249_read_pipe0, hw_uint<256>* bxy_d_16_1_merged255_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged249_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = bxy_d_16_1_merged255_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged249_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = bxy_d_16_1_merged255_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > input_1_merged249_read_pipe0_channel;
  static HWStream<hw_uint<256> > bxy_d_16_1_merged255_write_pipe0_channel;

  burst_read<256>(input_1_merged249_read_pipe0, input_1_merged249_read_pipe0_channel, input_1_merged249_read_pipe0_num_transfers*size);

  bxy_d_16_opt_wrapper(input_1_merged249_read_pipe0_channel, bxy_d_16_1_merged255_write_pipe0_channel, size);

  burst_write<256>(bxy_d_16_1_merged255_write_pipe0, bxy_d_16_1_merged255_write_pipe0_channel, bxy_d_16_1_merged255_write_pipe0_num_transfers*size);
}

}
extern "C" {

void bxy_d_16_opt_rdai(HWStream<hw_uint<256> >& input_1_merged249_read_pipe0, HWStream<hw_uint<256> >&  bxy_d_16_1_merged255_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged249_read_pipe0
#pragma HLS INTERFACE axis register port = bxy_d_16_1_merged255_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  bxy_d_16_opt(input_1_merged249_read_pipe0, bxy_d_16_1_merged255_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

