<module name="CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x19" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x191" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID" acronym="CFG0_JTAGID" offset="0x14" width="32" description="">
		<bitfield id="JTAGID_VARIANT" width="4" begin="31" end="28" resetval="0x1" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO" width="16" begin="27" end="12" resetval="0x47928" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAG_USER_ID" acronym="CFG0_JTAG_USER_ID" offset="0x18" width="32" description="">
		<bitfield id="JTAG_USER_ID_USERCODE" width="32" begin="31" end="0" resetval="0x0" description="Device information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT" acronym="CFG0_MAIN_DEVSTAT" offset="0x30" width="32" description="">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG" acronym="CFG0_MAIN_BOOTCFG" offset="0x34" width="32" description="">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS" acronym="CFG0_BOOT_PROGRESS" offset="0x44" width="32" description="">
		<bitfield id="BOOT_PROGRESS_PROGRESS" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0" acronym="CFG0_DEVICE_FEATURE0" offset="0x60" width="32" description="">
		<bitfield id="DEVICE_FEATURE0_R5FSS1_CORE1" width="1" begin="19" end="19" resetval="0x0" description="R5FSS1 CPU1  activated when set.  CPU0 must also be activated." range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_R5FSS1_CORE0" width="1" begin="18" end="18" resetval="0x0" description="R5FSS1 CPU0  activated when set." range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_R5FSS0_CORE1" width="1" begin="17" end="17" resetval="0x0" description="R5FSS0 CPU1  activated when set.  CPU0 must also be activated." range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_R5FSS0_CORE0" width="1" begin="16" end="16" resetval="0x0" description="R5FSS0 CPU0  activated when set." range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 is activated when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 is activated when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2" acronym="CFG0_DEVICE_FEATURE2" offset="0x68" width="32" description="">
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN" width="1" begin="10" end="10" resetval="0x0" description="SA2_UL Crypto Module PKA activated" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN" width="1" begin="9" end="9" resetval="0x0" description="SA2_UL Crypto Module AES/3DES/DBRG activated" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN" width="1" begin="8" end="8" resetval="0x0" description="SA2_UL Crypto Module SHA/MD5 activated" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN" width="1" begin="7" end="7" resetval="0x0" description="AES authentication is activated in FlashSS and DMSC when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCAN_FD_MODE" width="1" begin="0" end="0" resetval="0x0" description="FD mode is supported on MCAN[1:0] when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6" acronym="CFG0_DEVICE_FEATURE6" offset="0x78" width="32" description="">
		<bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Main Domain Reserved 2 LPSC is activated when set" range="26" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Main Domain Reserved 1 LPSC is activated when set" range="25" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Main Domain Reserved 0 LPSC is activated when set" range="24" rwaccess="N/A"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE1" width="1" begin="17" end="17" resetval="0x0" description="Spare1 LPSC is activated when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE0" width="1" begin="16" end="16" resetval="0x0" description="Spare0 LPSC is activated when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SA2_UL" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain security accelerator is activated when set" range="5" rwaccess="R"/>
	</register>
	<register id="CFG0_MAC_ID0" acronym="CFG0_MAC_ID0" offset="0x200" width="32" description="">
		<bitfield id="MAC_ID0_MACID_LO" width="32" begin="31" end="0" resetval="0x0" description="32 lsbs of MAC address" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAC_ID1" acronym="CFG0_MAC_ID1" offset="0x204" width="32" description="">
		<bitfield id="MAC_ID1_MACID_HI" width="16" begin="15" end="0" resetval="0x0" description="16 msbs of MAC address" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID0" acronym="CFG0_PCI_DEVICE_ID0" offset="0x210" width="32" description="">
		<bitfield id="PCI_DEVICE_ID0_ID0" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID1" acronym="CFG0_PCI_DEVICE_ID1" offset="0x214" width="32" description="">
		<bitfield id="PCI_DEVICE_ID1_ID1" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID0" acronym="CFG0_USB_DEVICE_ID0" offset="0x220" width="32" description="">
		<bitfield id="USB_DEVICE_ID0_ID0" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID1" acronym="CFG0_USB_DEVICE_ID1" offset="0x224" width="32" description="">
		<bitfield id="USB_DEVICE_ID1_ID1" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GP_SW0" acronym="CFG0_GP_SW0" offset="0x230" width="32" description="">
		<bitfield id="GP_SW0_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW1" acronym="CFG0_GP_SW1" offset="0x234" width="32" description="">
		<bitfield id="GP_SW1_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW2" acronym="CFG0_GP_SW2" offset="0x238" width="32" description="">
		<bitfield id="GP_SW2_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW3" acronym="CFG0_GP_SW3" offset="0x23C" width="32" description="">
		<bitfield id="GP_SW3_VAL" width="4" begin="3" end="0" resetval="0x0" description="general purpose value" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT" acronym="CFG0_CBA_ERR_STAT" offset="0x270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_DBG_CBA_ERR" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_INFRA_CBA_ERR" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_CBA_ERR" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6_READONLY" acronym="CFG0_CLAIMREG_P0_R6_READONLY" offset="0x1118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x19" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x191" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID_PROXY" acronym="CFG0_JTAGID_PROXY" offset="0x2014" width="32" description="">
		<bitfield id="JTAGID_VARIANT_PROXY" width="4" begin="31" end="28" resetval="0x1" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO_PROXY" width="16" begin="27" end="12" resetval="0x47928" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG_PROXY" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAG_USER_ID_PROXY" acronym="CFG0_JTAG_USER_ID_PROXY" offset="0x2018" width="32" description="">
		<bitfield id="JTAG_USER_ID_USERCODE_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Device information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT_PROXY" acronym="CFG0_MAIN_DEVSTAT_PROXY" offset="0x2030" width="32" description="">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE_PROXY" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG_PROXY" acronym="CFG0_MAIN_BOOTCFG_PROXY" offset="0x2034" width="32" description="">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE_PROXY" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS_PROXY" acronym="CFG0_BOOT_PROGRESS_PROXY" offset="0x2044" width="32" description="">
		<bitfield id="BOOT_PROGRESS_PROGRESS_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0_PROXY" acronym="CFG0_DEVICE_FEATURE0_PROXY" offset="0x2060" width="32" description="">
		<bitfield id="DEVICE_FEATURE0_R5FSS1_CORE1_PROXY" width="1" begin="19" end="19" resetval="0x0" description="R5FSS1 CPU1  activated when set.  CPU0 must also be activated." range="19" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_R5FSS1_CORE0_PROXY" width="1" begin="18" end="18" resetval="0x0" description="R5FSS1 CPU0  activated when set." range="18" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_R5FSS0_CORE1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="R5FSS0 CPU1  activated when set.  CPU0 must also be activated." range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_R5FSS0_CORE0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="R5FSS0 CPU0  activated when set." range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 is activated when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 is activated when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2_PROXY" acronym="CFG0_DEVICE_FEATURE2_PROXY" offset="0x2068" width="32" description="">
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN_PROXY" width="1" begin="10" end="10" resetval="0x0" description="SA2_UL Crypto Module PKA activated" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN_PROXY" width="1" begin="9" end="9" resetval="0x0" description="SA2_UL Crypto Module AES/3DES/DBRG activated" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="SA2_UL Crypto Module SHA/MD5 activated" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="AES authentication is activated in FlashSS and DMSC when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCAN_FD_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="FD mode is supported on MCAN[1:0] when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6_PROXY" acronym="CFG0_DEVICE_FEATURE6_PROXY" offset="0x2078" width="32" description="">
		<bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Main Domain Reserved 2 LPSC is activated when set" range="26" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Main Domain Reserved 1 LPSC is activated when set" range="25" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Main Domain Reserved 0 LPSC is activated when set" range="24" rwaccess="N/A"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Spare1 LPSC is activated when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Spare0 LPSC is activated when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SA2_UL_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain security accelerator is activated when set" range="5" rwaccess="R"/>
	</register>
	<register id="CFG0_MAC_ID0_PROXY" acronym="CFG0_MAC_ID0_PROXY" offset="0x2200" width="32" description="">
		<bitfield id="MAC_ID0_MACID_LO_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32 lsbs of MAC address" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAC_ID1_PROXY" acronym="CFG0_MAC_ID1_PROXY" offset="0x2204" width="32" description="">
		<bitfield id="MAC_ID1_MACID_HI_PROXY" width="16" begin="15" end="0" resetval="0x0" description="16 msbs of MAC address" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID0_PROXY" acronym="CFG0_PCI_DEVICE_ID0_PROXY" offset="0x2210" width="32" description="">
		<bitfield id="PCI_DEVICE_ID0_ID0_PROXY" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID1_PROXY" acronym="CFG0_PCI_DEVICE_ID1_PROXY" offset="0x2214" width="32" description="">
		<bitfield id="PCI_DEVICE_ID1_ID1_PROXY" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID0_PROXY" acronym="CFG0_USB_DEVICE_ID0_PROXY" offset="0x2220" width="32" description="">
		<bitfield id="USB_DEVICE_ID0_ID0_PROXY" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID1_PROXY" acronym="CFG0_USB_DEVICE_ID1_PROXY" offset="0x2224" width="32" description="">
		<bitfield id="USB_DEVICE_ID1_ID1_PROXY" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GP_SW0_PROXY" acronym="CFG0_GP_SW0_PROXY" offset="0x2230" width="32" description="">
		<bitfield id="GP_SW0_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW1_PROXY" acronym="CFG0_GP_SW1_PROXY" offset="0x2234" width="32" description="">
		<bitfield id="GP_SW1_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW2_PROXY" acronym="CFG0_GP_SW2_PROXY" offset="0x2238" width="32" description="">
		<bitfield id="GP_SW2_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW3_PROXY" acronym="CFG0_GP_SW3_PROXY" offset="0x223C" width="32" description="">
		<bitfield id="GP_SW3_VAL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="general purpose value" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT_PROXY" acronym="CFG0_CBA_ERR_STAT_PROXY" offset="0x2270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_DBG_CBA_ERR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR_PROXY" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_INFRA_CBA_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_CBA_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6" acronym="CFG0_CLAIMREG_P0_R6" offset="0x3118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL" acronym="CFG0_USB0_PHY_CTRL" offset="0x4008" width="32" description="">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage" range="31" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_LOOPBACK_MODE" width="2" begin="17" end="16" resetval="0x0" description="Activates USB0 PHY loopback operation" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_STANDALONE" width="1" begin="15" end="15" resetval="0x0" description="Activates USB0 PHY as a standalone PLL" range="15" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_CLKOUT_ON" width="1" begin="11" end="11" resetval="0x0" description="Controls USB0 PLL clock output" range="11" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_CLKOUT_SEL" width="2" begin="9" end="8" resetval="0x0" description="Selects the frequency of the USB0 PLL output clock" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_REF_SEL" width="4" begin="3" end="0" resetval="0x4" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should match the frequency value of either the HFOSC0 or HFOSC1 oscillator as selected by the USB0_CLKSEL register" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET1_CTRL" acronym="CFG0_ENET1_CTRL" offset="0x4044" width="32" description="">
		<bitfield id="ENET1_CTRL_RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port1 RGMII internal transmit delay selection" range="4" rwaccess="R/W"/> 
		<bitfield id="ENET1_CTRL_PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET2_CTRL" acronym="CFG0_ENET2_CTRL" offset="0x4048" width="32" description="">
		<bitfield id="ENET2_CTRL_RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port2 RGMII internal transmit delay selection" range="4" rwaccess="R/W"/> 
		<bitfield id="ENET2_CTRL_PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port2 interface" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CTRL" acronym="CFG0_PCIE0_CTRL" offset="0x4070" width="32" description="">
		<bitfield id="PCIE0_CTRL_MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="7" rwaccess="R/W"/> 
		<bitfield id="PCIE0_CTRL_GENERATION_SEL" width="2" begin="1" end="0" resetval="0x1" description="Configures  the PCIe generation support in the PCIe capabilities linked-list" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN0_CTRL" acronym="CFG0_SERDES0_LN0_CTRL" offset="0x4080" width="32" description="">
		<bitfield id="SERDES0_LN0_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ADC0_TRIM" acronym="CFG0_ADC0_TRIM" offset="0x40C0" width="32" description="">
		<bitfield id="ADC0_TRIM_TRIM5" width="3" begin="26" end="24" resetval="0x0" description="Trims Nonlinearities from ADC" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM4" width="3" begin="23" end="21" resetval="0x0" description="Trims Nonlinearities from ADC" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM3" width="3" begin="20" end="18" resetval="0x0" description="Trims Nonlinearities from ADC" range="20 - 18" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM2" width="4" begin="17" end="14" resetval="0x0" description="Trims Nonlinearities from ADC" range="17 - 14" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM1" width="4" begin="13" end="10" resetval="0x0" description="Trims Nonlinearities from ADC" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_ENABLE_CALB" width="5" begin="9" end="5" resetval="0x0" description="Trims Nonlinearities from ADC" range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_ENABLE_CAL" width="5" begin="4" end="0" resetval="0x0" description="Trims Nonlinearities from ADC" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CTRL" acronym="CFG0_SERDES0_CTRL" offset="0x40E0" width="32" description="">
		<bitfield id="SERDES0_CTRL_REF_SEL" width="1" begin="12" end="12" resetval="0x0" description="REFCLK output select" range="12" rwaccess="R/W"/> 
		<bitfield id="SERDES0_CTRL_RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention activate" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG0_CTRL0" acronym="CFG0_ICSSG0_CTRL0" offset="0x4100" width="32" description="">
		<bitfield id="ICSSG0_CTRL0_RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G0 RGMII0 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG0_CTRL0_GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 PRU0_GPO pins.  Each bit n controls the corresponding PRG0_PRU0GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG0_CTRL1" acronym="CFG0_ICSSG0_CTRL1" offset="0x4104" width="32" description="">
		<bitfield id="ICSSG0_CTRL1_RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G0 RGMII1 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG0_CTRL1_GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 PRU1_GPO pins.  Each bit n controls the corresponding PRG0_PRU1GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG1_CTRL0" acronym="CFG0_ICSSG1_CTRL0" offset="0x4110" width="32" description="">
		<bitfield id="ICSSG1_CTRL0_RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G1 RGMII0 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG1_CTRL0_GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 PRU0_GPO pins.  Each bit n controls the corresponding PRG1_PRU0GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG1_CTRL1" acronym="CFG0_ICSSG1_CTRL1" offset="0x4114" width="32" description="">
		<bitfield id="ICSSG1_CTRL1_RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G1 RGMII1 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG1_CTRL1_GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 PRU1_GPO pins.  Each bit n controls the corresponding PRG1_PRU1GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN" acronym="CFG0_EPWM_TB_CLKEN" offset="0x4130" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_EPWM8_TB_CLKEN" width="1" begin="8" end="8" resetval="0x0" description="Activates Timebase Clock of EPWM8 When Set" range="8" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM7_TB_CLKEN" width="1" begin="7" end="7" resetval="0x0" description="Activates Timebase Clock of EPWM7 When Set" range="7" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM6_TB_CLKEN" width="1" begin="6" end="6" resetval="0x0" description="Activates Timebase Clock of EPWM6 When Set" range="6" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM5_TB_CLKEN" width="1" begin="5" end="5" resetval="0x0" description="Activates Timebase Clock of EPWM5 When Set" range="5" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM4_TB_CLKEN" width="1" begin="4" end="4" resetval="0x0" description="Activates Timebase Clock of EPWM4 When Set" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM3_TB_CLKEN" width="1" begin="3" end="3" resetval="0x0" description="Activates Timebase Clock of EPWM3 When Set" range="3" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM2_TB_CLKEN" width="1" begin="2" end="2" resetval="0x0" description="Activates Timebase Clock of EPWM2 When Set" range="2" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM1_TB_CLKEN" width="1" begin="1" end="1" resetval="0x0" description="Activates Timebase Clock of EPWM1 When Set" range="1" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM0_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Activates Timebase Clock of EPWM0 When Set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN_SET" acronym="CFG0_EPWM_TB_CLKEN_SET" offset="0x4134" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM8_TB_CLKEN" width="1" begin="8" end="8" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM7_TB_CLKEN" width="1" begin="7" end="7" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM6_TB_CLKEN" width="1" begin="6" end="6" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM5_TB_CLKEN" width="1" begin="5" end="5" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM4_TB_CLKEN" width="1" begin="4" end="4" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM3_TB_CLKEN" width="1" begin="3" end="3" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM2_TB_CLKEN" width="1" begin="2" end="2" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM1_TB_CLKEN" width="1" begin="1" end="1" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM0_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN_CLR" acronym="CFG0_EPWM_TB_CLKEN_CLR" offset="0x4138" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM8_TB_CLKEN" width="1" begin="8" end="8" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM7_TB_CLKEN" width="1" begin="7" end="7" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM6_TB_CLKEN" width="1" begin="6" end="6" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM5_TB_CLKEN" width="1" begin="5" end="5" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM4_TB_CLKEN" width="1" begin="4" end="4" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM3_TB_CLKEN" width="1" begin="3" end="3" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM2_TB_CLKEN" width="1" begin="2" end="2" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM1_TB_CLKEN" width="1" begin="1" end="1" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM0_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_EPWM0_CTRL" acronym="CFG0_EPWM0_CTRL" offset="0x4140" width="32" description="">
		<bitfield id="EPWM0_CTRL_SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM0 synchronization input" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM0_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM1_CTRL" acronym="CFG0_EPWM1_CTRL" offset="0x4144" width="32" description="">
		<bitfield id="EPWM1_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM2_CTRL" acronym="CFG0_EPWM2_CTRL" offset="0x4148" width="32" description="">
		<bitfield id="EPWM2_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM3_CTRL" acronym="CFG0_EPWM3_CTRL" offset="0x414C" width="32" description="">
		<bitfield id="EPWM3_CTRL_SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM3 synchronization input" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM3_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM4_CTRL" acronym="CFG0_EPWM4_CTRL" offset="0x4150" width="32" description="">
		<bitfield id="EPWM4_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM5_CTRL" acronym="CFG0_EPWM5_CTRL" offset="0x4154" width="32" description="">
		<bitfield id="EPWM5_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM6_CTRL" acronym="CFG0_EPWM6_CTRL" offset="0x4158" width="32" description="">
		<bitfield id="EPWM6_CTRL_SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM6 synchronization input" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM6_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM7_CTRL" acronym="CFG0_EPWM7_CTRL" offset="0x415C" width="32" description="">
		<bitfield id="EPWM7_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM8_CTRL" acronym="CFG0_EPWM8_CTRL" offset="0x4160" width="32" description="">
		<bitfield id="EPWM8_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCA_SEL" acronym="CFG0_SOCA_SEL" offset="0x4170" width="32" description="">
		<bitfield id="SOCA_SEL_SOCA_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCB_SEL" acronym="CFG0_SOCB_SEL" offset="0x4174" width="32" description="">
		<bitfield id="SOCB_SEL_SOCB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP0_CTRL" acronym="CFG0_EQEP0_CTRL" offset="0x4180" width="32" description="">
		<bitfield id="EQEP0_CTRL_SOCA_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP1_CTRL" acronym="CFG0_EQEP1_CTRL" offset="0x4184" width="32" description="">
		<bitfield id="EQEP1_CTRL_SOCA_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP1" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP2_CTRL" acronym="CFG0_EQEP2_CTRL" offset="0x4188" width="32" description="">
		<bitfield id="EQEP2_CTRL_SOCA_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP2" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP_STAT" acronym="CFG0_EQEP_STAT" offset="0x41A0" width="32" description="">
		<bitfield id="EQEP_STAT_PHASE_ERR2" width="1" begin="2" end="2" resetval="0x0" description="EQEP2 Phase error status" range="2" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR1" width="1" begin="1" end="1" resetval="0x0" description="EQEP1 Phase error status" range="1" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR0" width="1" begin="0" end="0" resetval="0x0" description="EQEP0 Phase error status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SDIO1_CTRL" acronym="CFG0_SDIO1_CTRL" offset="0x41B4" width="32" description="">
		<bitfield id="SDIO1_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CTRL" acronym="CFG0_TIMER1_CTRL" offset="0x4204" width="32" description="">
		<bitfield id="TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CTRL" acronym="CFG0_TIMER3_CTRL" offset="0x420C" width="32" description="">
		<bitfield id="TIMER3_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER3 to TIMER2" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CTRL" acronym="CFG0_TIMER5_CTRL" offset="0x4214" width="32" description="">
		<bitfield id="TIMER5_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER5 to TIMER4" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CTRL" acronym="CFG0_TIMER7_CTRL" offset="0x421C" width="32" description="">
		<bitfield id="TIMER7_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER7 to TIMER6" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CTRL" acronym="CFG0_TIMER9_CTRL" offset="0x4224" width="32" description="">
		<bitfield id="TIMER9_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER9 to TIMER8" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CTRL" acronym="CFG0_TIMER11_CTRL" offset="0x422C" width="32" description="">
		<bitfield id="TIMER11_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER11 to TIMER10" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_I2C0_CTRL" acronym="CFG0_I2C0_CTRL" offset="0x42E0" width="32" description="">
		<bitfield id="I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FSS_CTRL" acronym="CFG0_FSS_CTRL" offset="0x4700" width="32" description="">
		<bitfield id="FSS_CTRL_S0_BOOT_SIZE" width="1" begin="8" end="8" resetval="0x0" description="Selects the size of the boot block to be used for the S0 (OSPI0) flash interface" range="8" rwaccess="R/W"/> 
		<bitfield id="FSS_CTRL_S0_BOOT_SEG" width="6" begin="5" end="0" resetval="0x0" description="Selects the boot block to be used for the S0 (OSPI0) flash interface.  If the s0_boot_size is 128 MB then only bits [4:0] of this field are used.  Care must be taken to account for the address translation as to not fall off or wrap the address of the flash.  (e.g.  if both ECC and authentication are activated for 64 MB boot, the highest valid block number is is 49, as sector 50 is only .2M Bytes in size.)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ADC0_CTRL" acronym="CFG0_ADC0_CTRL" offset="0x4710" width="32" description="">
		<bitfield id="ADC0_CTRL_GPI_MODE_EN" width="1" begin="16" end="16" resetval="0x0" description="Activates ADC0 data pins to be used as general purpose inputs when set.  This signal is tied to the en_dig_test input of MCU_ADC0" range="16" rwaccess="R/W"/> 
		<bitfield id="ADC0_CTRL_TRIG_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the ADC hardware event trigger" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DCC_STAT" acronym="CFG0_DCC_STAT" offset="0x4750" width="32" description="">
		<bitfield id="DCC_STAT_MCU_DCC0_INTR_DONE" width="1" begin="16" end="16" resetval="0x0" description="MCU_DCC0 Done Interrupt Status" range="16" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC5_INTR_DONE" width="1" begin="5" end="5" resetval="0x0" description="DCC5 Done Interrupt Status" range="5" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC4_INTR_DONE" width="1" begin="4" end="4" resetval="0x0" description="DCC4 Done Interrupt Status" range="4" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC3_INTR_DONE" width="1" begin="3" end="3" resetval="0x0" description="DCC3 Done Interrupt Status" range="3" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC2_INTR_DONE" width="1" begin="2" end="2" resetval="0x0" description="DCC2 Done Interrupt Status" range="2" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC1_INTR_DONE" width="1" begin="1" end="1" resetval="0x0" description="DCC1 Done Interrupt Status" range="1" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC0_INTR_DONE" width="1" begin="0" end="0" resetval="0x0" description="DCC0 Done Interrupt Status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13_READONLY" acronym="CFG0_CLAIMREG_P1_R13_READONLY" offset="0x5134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14_READONLY" acronym="CFG0_CLAIMREG_P1_R14_READONLY" offset="0x5138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL_PROXY" acronym="CFG0_USB0_PHY_CTRL_PROXY" offset="0x6008" width="32" description="">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage" range="31" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_LOOPBACK_MODE_PROXY" width="2" begin="17" end="16" resetval="0x0" description="Activates USB0 PHY loopback operation" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_STANDALONE_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Activates USB0 PHY as a standalone PLL" range="15" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_CLKOUT_ON_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Controls USB0 PLL clock output" range="11" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_CLKOUT_SEL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects the frequency of the USB0 PLL output clock" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_REF_SEL_PROXY" width="4" begin="3" end="0" resetval="0x4" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should match the frequency value of either the HFOSC0 or HFOSC1 oscillator as selected by the USB0_CLKSEL register" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET1_CTRL_PROXY" acronym="CFG0_ENET1_CTRL_PROXY" offset="0x6044" width="32" description="">
		<bitfield id="ENET1_CTRL_RGMII_ID_MODE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Port1 RGMII internal transmit delay selection" range="4" rwaccess="R/W"/> 
		<bitfield id="ENET1_CTRL_PORT_MODE_SEL_PROXY" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET2_CTRL_PROXY" acronym="CFG0_ENET2_CTRL_PROXY" offset="0x6048" width="32" description="">
		<bitfield id="ENET2_CTRL_RGMII_ID_MODE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Port2 RGMII internal transmit delay selection" range="4" rwaccess="R/W"/> 
		<bitfield id="ENET2_CTRL_PORT_MODE_SEL_PROXY" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port2 interface" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CTRL_PROXY" acronym="CFG0_PCIE0_CTRL_PROXY" offset="0x6070" width="32" description="">
		<bitfield id="PCIE0_CTRL_MODE_SEL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="7" rwaccess="R/W"/> 
		<bitfield id="PCIE0_CTRL_GENERATION_SEL_PROXY" width="2" begin="1" end="0" resetval="0x1" description="Configures  the PCIe generation support in the PCIe capabilities linked-list" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN0_CTRL_PROXY" acronym="CFG0_SERDES0_LN0_CTRL_PROXY" offset="0x6080" width="32" description="">
		<bitfield id="SERDES0_LN0_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ADC0_TRIM_PROXY" acronym="CFG0_ADC0_TRIM_PROXY" offset="0x60C0" width="32" description="">
		<bitfield id="ADC0_TRIM_TRIM5_PROXY" width="3" begin="26" end="24" resetval="0x0" description="Trims Nonlinearities from ADC" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM4_PROXY" width="3" begin="23" end="21" resetval="0x0" description="Trims Nonlinearities from ADC" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM3_PROXY" width="3" begin="20" end="18" resetval="0x0" description="Trims Nonlinearities from ADC" range="20 - 18" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM2_PROXY" width="4" begin="17" end="14" resetval="0x0" description="Trims Nonlinearities from ADC" range="17 - 14" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_TRIM1_PROXY" width="4" begin="13" end="10" resetval="0x0" description="Trims Nonlinearities from ADC" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_ENABLE_CALB_PROXY" width="5" begin="9" end="5" resetval="0x0" description="Trims Nonlinearities from ADC" range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="ADC0_TRIM_ENABLE_CAL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Trims Nonlinearities from ADC" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CTRL_PROXY" acronym="CFG0_SERDES0_CTRL_PROXY" offset="0x60E0" width="32" description="">
		<bitfield id="SERDES0_CTRL_REF_SEL_PROXY" width="1" begin="12" end="12" resetval="0x0" description="REFCLK output select" range="12" rwaccess="R/W"/> 
		<bitfield id="SERDES0_CTRL_RET_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Retention activate" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG0_CTRL0_PROXY" acronym="CFG0_ICSSG0_CTRL0_PROXY" offset="0x6100" width="32" description="">
		<bitfield id="ICSSG0_CTRL0_RGMII0_ID_MODE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G0 RGMII0 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG0_CTRL0_GPM_BIDI_PROXY" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 PRU0_GPO pins.  Each bit n controls the corresponding PRG0_PRU0GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG0_CTRL1_PROXY" acronym="CFG0_ICSSG0_CTRL1_PROXY" offset="0x6104" width="32" description="">
		<bitfield id="ICSSG0_CTRL1_RGMII1_ID_MODE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G0 RGMII1 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG0_CTRL1_GPM_BIDI_PROXY" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 PRU1_GPO pins.  Each bit n controls the corresponding PRG0_PRU1GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG1_CTRL0_PROXY" acronym="CFG0_ICSSG1_CTRL0_PROXY" offset="0x6110" width="32" description="">
		<bitfield id="ICSSG1_CTRL0_RGMII0_ID_MODE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G1 RGMII0 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG1_CTRL0_GPM_BIDI_PROXY" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 PRU0_GPO pins.  Each bit n controls the corresponding PRG1_PRU0GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG1_CTRL1_PROXY" acronym="CFG0_ICSSG1_CTRL1_PROXY" offset="0x6114" width="32" description="">
		<bitfield id="ICSSG1_CTRL1_RGMII1_ID_MODE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G1 RGMII1 port internal transmit delay" range="24" rwaccess="R/W"/> 
		<bitfield id="ICSSG1_CTRL1_GPM_BIDI_PROXY" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 PRU1_GPO pins.  Each bit n controls the corresponding PRG1_PRU1GPOn I/O" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN_PROXY" acronym="CFG0_EPWM_TB_CLKEN_PROXY" offset="0x6130" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_EPWM8_TB_CLKEN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates Timebase Clock of EPWM8 When Set" range="8" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM7_TB_CLKEN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Activates Timebase Clock of EPWM7 When Set" range="7" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM6_TB_CLKEN_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Activates Timebase Clock of EPWM6 When Set" range="6" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM5_TB_CLKEN_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Activates Timebase Clock of EPWM5 When Set" range="5" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM4_TB_CLKEN_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activates Timebase Clock of EPWM4 When Set" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM3_TB_CLKEN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Activates Timebase Clock of EPWM3 When Set" range="3" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM2_TB_CLKEN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Activates Timebase Clock of EPWM2 When Set" range="2" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM1_TB_CLKEN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Activates Timebase Clock of EPWM1 When Set" range="1" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM0_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Activates Timebase Clock of EPWM0 When Set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN_SET_PROXY" acronym="CFG0_EPWM_TB_CLKEN_SET_PROXY" offset="0x6134" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM8_TB_CLKEN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM8" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM7_TB_CLKEN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM7" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM6_TB_CLKEN_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM6" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM5_TB_CLKEN_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM5" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM4_TB_CLKEN_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM4" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM3_TB_CLKEN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM3" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM2_TB_CLKEN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM2" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM1_TB_CLKEN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM1" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="EPWM_TB_CLKEN_SET_EPWM0_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Writing One Activates Timebase Clock of EPWM0" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN_CLR_PROXY" acronym="CFG0_EPWM_TB_CLKEN_CLR_PROXY" offset="0x6138" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM8_TB_CLKEN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM8" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM7_TB_CLKEN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM7" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM6_TB_CLKEN_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM6" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM5_TB_CLKEN_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM5" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM4_TB_CLKEN_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM4" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM3_TB_CLKEN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM3" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM2_TB_CLKEN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM2" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM1_TB_CLKEN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM1" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="EPWM_TB_CLKEN_CLR_EPWM0_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Writing One Deactivates Timebase Clock of EPWM0" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_EPWM0_CTRL_PROXY" acronym="CFG0_EPWM0_CTRL_PROXY" offset="0x6140" width="32" description="">
		<bitfield id="EPWM0_CTRL_SYNCIN_SEL_PROXY" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM0 synchronization input" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM0_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM1_CTRL_PROXY" acronym="CFG0_EPWM1_CTRL_PROXY" offset="0x6144" width="32" description="">
		<bitfield id="EPWM1_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM2_CTRL_PROXY" acronym="CFG0_EPWM2_CTRL_PROXY" offset="0x6148" width="32" description="">
		<bitfield id="EPWM2_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM3_CTRL_PROXY" acronym="CFG0_EPWM3_CTRL_PROXY" offset="0x614C" width="32" description="">
		<bitfield id="EPWM3_CTRL_SYNCIN_SEL_PROXY" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM3 synchronization input" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM3_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM4_CTRL_PROXY" acronym="CFG0_EPWM4_CTRL_PROXY" offset="0x6150" width="32" description="">
		<bitfield id="EPWM4_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM5_CTRL_PROXY" acronym="CFG0_EPWM5_CTRL_PROXY" offset="0x6154" width="32" description="">
		<bitfield id="EPWM5_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM6_CTRL_PROXY" acronym="CFG0_EPWM6_CTRL_PROXY" offset="0x6158" width="32" description="">
		<bitfield id="EPWM6_CTRL_SYNCIN_SEL_PROXY" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM6 synchronization input" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM6_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM7_CTRL_PROXY" acronym="CFG0_EPWM7_CTRL_PROXY" offset="0x615C" width="32" description="">
		<bitfield id="EPWM7_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM8_CTRL_PROXY" acronym="CFG0_EPWM8_CTRL_PROXY" offset="0x6160" width="32" description="">
		<bitfield id="EPWM8_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCA_SEL_PROXY" acronym="CFG0_SOCA_SEL_PROXY" offset="0x6170" width="32" description="">
		<bitfield id="SOCA_SEL_SOCA_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCB_SEL_PROXY" acronym="CFG0_SOCB_SEL_PROXY" offset="0x6174" width="32" description="">
		<bitfield id="SOCB_SEL_SOCB_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP0_CTRL_PROXY" acronym="CFG0_EQEP0_CTRL_PROXY" offset="0x6180" width="32" description="">
		<bitfield id="EQEP0_CTRL_SOCA_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP1_CTRL_PROXY" acronym="CFG0_EQEP1_CTRL_PROXY" offset="0x6184" width="32" description="">
		<bitfield id="EQEP1_CTRL_SOCA_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP1" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP2_CTRL_PROXY" acronym="CFG0_EQEP2_CTRL_PROXY" offset="0x6188" width="32" description="">
		<bitfield id="EQEP2_CTRL_SOCA_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP2" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP_STAT_PROXY" acronym="CFG0_EQEP_STAT_PROXY" offset="0x61A0" width="32" description="">
		<bitfield id="EQEP_STAT_PHASE_ERR2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="EQEP2 Phase error status" range="2" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="EQEP1 Phase error status" range="1" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="EQEP0 Phase error status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SDIO1_CTRL_PROXY" acronym="CFG0_SDIO1_CTRL_PROXY" offset="0x61B4" width="32" description="">
		<bitfield id="SDIO1_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CTRL_PROXY" acronym="CFG0_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="">
		<bitfield id="TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CTRL_PROXY" acronym="CFG0_TIMER3_CTRL_PROXY" offset="0x620C" width="32" description="">
		<bitfield id="TIMER3_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER3 to TIMER2" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CTRL_PROXY" acronym="CFG0_TIMER5_CTRL_PROXY" offset="0x6214" width="32" description="">
		<bitfield id="TIMER5_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER5 to TIMER4" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CTRL_PROXY" acronym="CFG0_TIMER7_CTRL_PROXY" offset="0x621C" width="32" description="">
		<bitfield id="TIMER7_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER7 to TIMER6" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CTRL_PROXY" acronym="CFG0_TIMER9_CTRL_PROXY" offset="0x6224" width="32" description="">
		<bitfield id="TIMER9_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER9 to TIMER8" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CTRL_PROXY" acronym="CFG0_TIMER11_CTRL_PROXY" offset="0x622C" width="32" description="">
		<bitfield id="TIMER11_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER11 to TIMER10" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_I2C0_CTRL_PROXY" acronym="CFG0_I2C0_CTRL_PROXY" offset="0x62E0" width="32" description="">
		<bitfield id="I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FSS_CTRL_PROXY" acronym="CFG0_FSS_CTRL_PROXY" offset="0x6700" width="32" description="">
		<bitfield id="FSS_CTRL_S0_BOOT_SIZE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Selects the size of the boot block to be used for the S0 (OSPI0) flash interface" range="8" rwaccess="R/W"/> 
		<bitfield id="FSS_CTRL_S0_BOOT_SEG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the boot block to be used for the S0 (OSPI0) flash interface.  If the s0_boot_size is 128 MB then only bits [4:0] of this field are used.  Care must be taken to account for the address translation as to not fall off or wrap the address of the flash.  (e.g.  if both ECC and authentication are activated for 64 MB boot, the highest valid block number is is 49, as sector 50 is only .2M Bytes in size.)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ADC0_CTRL_PROXY" acronym="CFG0_ADC0_CTRL_PROXY" offset="0x6710" width="32" description="">
		<bitfield id="ADC0_CTRL_GPI_MODE_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Activates ADC0 data pins to be used as general purpose inputs when set.  This signal is tied to the en_dig_test input of MCU_ADC0" range="16" rwaccess="R/W"/> 
		<bitfield id="ADC0_CTRL_TRIG_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the ADC hardware event trigger" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DCC_STAT_PROXY" acronym="CFG0_DCC_STAT_PROXY" offset="0x6750" width="32" description="">
		<bitfield id="DCC_STAT_MCU_DCC0_INTR_DONE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MCU_DCC0 Done Interrupt Status" range="16" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC5_INTR_DONE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="DCC5 Done Interrupt Status" range="5" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC4_INTR_DONE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="DCC4 Done Interrupt Status" range="4" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC3_INTR_DONE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="DCC3 Done Interrupt Status" range="3" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC2_INTR_DONE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="DCC2 Done Interrupt Status" range="2" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC1_INTR_DONE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="DCC1 Done Interrupt Status" range="1" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC0_INTR_DONE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DCC0 Done Interrupt Status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13" acronym="CFG0_CLAIMREG_P1_R13" offset="0x7134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14" acronym="CFG0_CLAIMREG_P1_R14" offset="0x7138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OBSCLK0_CTRL" acronym="CFG0_OBSCLK0_CTRL" offset="0x8000" width="32" description="">
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output divider" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_SEL" width="4" begin="3" end="0" resetval="0x7" description="OBSCLK0 clock source selection." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL" acronym="CFG0_CLKOUT_CTRL" offset="0x8010" width="32" description="">
		<bitfield id="CLKOUT_CTRL_CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="When set, activates CLKOUT output" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKOUT_CTRL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GTC_CLKSEL" acronym="CFG0_GTC_CLKSEL" offset="0x8030" width="32" description="">
		<bitfield id="GTC_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the GTC timebase clock source" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL" acronym="CFG0_EFUSE_CLKSEL" offset="0x803C" width="32" description="">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG0_CLKSEL" acronym="CFG0_ICSSG0_CLKSEL" offset="0x8040" width="32" description="">
		<bitfield id="ICSSG0_CLKSEL_IEP_CLKSEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG0 IEP clock source" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="ICSSG0_CLKSEL_CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG0 functional clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG1_CLKSEL" acronym="CFG0_ICSSG1_CLKSEL" offset="0x8044" width="32" description="">
		<bitfield id="ICSSG1_CLKSEL_IEP_CLKSEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG1 IEP clock source" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="ICSSG1_CLKSEL_CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG1 functional clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL0_CLKSEL" acronym="CFG0_MAIN_PLL0_CLKSEL" offset="0x8060" width="32" description="">
		<bitfield id="MAIN_PLL0_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL1_CLKSEL" acronym="CFG0_MAIN_PLL1_CLKSEL" offset="0x8064" width="32" description="">
		<bitfield id="MAIN_PLL1_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL2_CLKSEL" acronym="CFG0_MAIN_PLL2_CLKSEL" offset="0x8068" width="32" description="">
		<bitfield id="MAIN_PLL2_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL8_CLKSEL" acronym="CFG0_MAIN_PLL8_CLKSEL" offset="0x8080" width="32" description="">
		<bitfield id="MAIN_PLL8_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL12_CLKSEL" acronym="CFG0_MAIN_PLL12_CLKSEL" offset="0x8090" width="32" description="">
		<bitfield id="MAIN_PLL12_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL14_CLKSEL" acronym="CFG0_MAIN_PLL14_CLKSEL" offset="0x8098" width="32" description="">
		<bitfield id="MAIN_PLL14_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL14_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CLKSEL" acronym="CFG0_PCIE0_CLKSEL" offset="0x8120" width="32" description="">
		<bitfield id="PCIE0_CLKSEL_CPTS_CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the clock source for the PCIE0 Common Platform Time Stamp module" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW_CLKSEL" acronym="CFG0_CPSW_CLKSEL" offset="0x8140" width="32" description="">
		<bitfield id="CPSW_CLKSEL_CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPTS_CLKSEL" acronym="CFG0_CPTS_CLKSEL" offset="0x8150" width="32" description="">
		<bitfield id="CPTS_CLKSEL_CPTS_CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the clock source for the SoC Common Platform Time Stamp module" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC0_CLKSEL" acronym="CFG0_EMMC0_CLKSEL" offset="0x8160" width="32" description="">
		<bitfield id="EMMC0_CLKSEL_EMMCSD0_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="eMMC XIN_CLK selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_CLKSEL" acronym="CFG0_EMMC1_CLKSEL" offset="0x8168" width="32" description="">
		<bitfield id="EMMC1_CLKSEL_EMMCSD1_IO_CLKLB_SEL" width="1" begin="16" end="16" resetval="0x0" description="eMMC IO Clock Selection:" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC1_CLKSEL_EMMCSD1_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x1" description="eMMC XIN_CLK selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPMC_CLKSEL" acronym="CFG0_GPMC_CLKSEL" offset="0x8180" width="32" description="">
		<bitfield id="GPMC_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the GPMC clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL" acronym="CFG0_USB0_CLKSEL" offset="0x8190" width="32" description="">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CLKSEL" acronym="CFG0_TIMER0_CLKSEL" offset="0x81B0" width="32" description="">
		<bitfield id="TIMER0_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CLKSEL" acronym="CFG0_TIMER1_CLKSEL" offset="0x81B4" width="32" description="">
		<bitfield id="TIMER1_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CLKSEL" acronym="CFG0_TIMER2_CLKSEL" offset="0x81B8" width="32" description="">
		<bitfield id="TIMER2_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CLKSEL" acronym="CFG0_TIMER3_CLKSEL" offset="0x81BC" width="32" description="">
		<bitfield id="TIMER3_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CLKSEL" acronym="CFG0_TIMER4_CLKSEL" offset="0x81C0" width="32" description="">
		<bitfield id="TIMER4_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CLKSEL" acronym="CFG0_TIMER5_CLKSEL" offset="0x81C4" width="32" description="">
		<bitfield id="TIMER5_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CLKSEL" acronym="CFG0_TIMER6_CLKSEL" offset="0x81C8" width="32" description="">
		<bitfield id="TIMER6_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CLKSEL" acronym="CFG0_TIMER7_CLKSEL" offset="0x81CC" width="32" description="">
		<bitfield id="TIMER7_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER8_CLKSEL" acronym="CFG0_TIMER8_CLKSEL" offset="0x81D0" width="32" description="">
		<bitfield id="TIMER8_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CLKSEL" acronym="CFG0_TIMER9_CLKSEL" offset="0x81D4" width="32" description="">
		<bitfield id="TIMER9_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER10_CLKSEL" acronym="CFG0_TIMER10_CLKSEL" offset="0x81D8" width="32" description="">
		<bitfield id="TIMER10_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CLKSEL" acronym="CFG0_TIMER11_CLKSEL" offset="0x81DC" width="32" description="">
		<bitfield id="TIMER11_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI0_CLKSEL" acronym="CFG0_SPI0_CLKSEL" offset="0x8200" width="32" description="">
		<bitfield id="SPI0_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI1_CLKSEL" acronym="CFG0_SPI1_CLKSEL" offset="0x8204" width="32" description="">
		<bitfield id="SPI1_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI2_CLKSEL" acronym="CFG0_SPI2_CLKSEL" offset="0x8208" width="32" description="">
		<bitfield id="SPI2_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI3_CLKSEL" acronym="CFG0_SPI3_CLKSEL" offset="0x820C" width="32" description="">
		<bitfield id="SPI3_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI4_CLKSEL" acronym="CFG0_SPI4_CLKSEL" offset="0x8210" width="32" description="">
		<bitfield id="SPI4_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLK_CTRL" acronym="CFG0_USART0_CLK_CTRL" offset="0x8240" width="32" description="">
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART0_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLK_CTRL" acronym="CFG0_USART1_CLK_CTRL" offset="0x8244" width="32" description="">
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART1_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLK_CTRL" acronym="CFG0_USART2_CLK_CTRL" offset="0x8248" width="32" description="">
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART2_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLK_CTRL" acronym="CFG0_USART3_CLK_CTRL" offset="0x824C" width="32" description="">
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART3_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLK_CTRL" acronym="CFG0_USART4_CLK_CTRL" offset="0x8250" width="32" description="">
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART4_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLK_CTRL" acronym="CFG0_USART5_CLK_CTRL" offset="0x8254" width="32" description="">
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART5_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLK_CTRL" acronym="CFG0_USART6_CLK_CTRL" offset="0x8258" width="32" description="">
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART6_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLKSEL" acronym="CFG0_USART0_CLKSEL" offset="0x8280" width="32" description="">
		<bitfield id="USART0_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART0:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLKSEL" acronym="CFG0_USART1_CLKSEL" offset="0x8284" width="32" description="">
		<bitfield id="USART1_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART1:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLKSEL" acronym="CFG0_USART2_CLKSEL" offset="0x8288" width="32" description="">
		<bitfield id="USART2_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART2:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLKSEL" acronym="CFG0_USART3_CLKSEL" offset="0x828C" width="32" description="">
		<bitfield id="USART3_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART3:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLKSEL" acronym="CFG0_USART4_CLKSEL" offset="0x8290" width="32" description="">
		<bitfield id="USART4_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART4:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLKSEL" acronym="CFG0_USART5_CLKSEL" offset="0x8294" width="32" description="">
		<bitfield id="USART5_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART5:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLKSEL" acronym="CFG0_USART6_CLKSEL" offset="0x8298" width="32" description="">
		<bitfield id="USART6_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART6:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD0_CLKSEL" acronym="CFG0_WWD0_CLKSEL" offset="0x8380" width="32" description="">
		<bitfield id="WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD1_CLKSEL" acronym="CFG0_WWD1_CLKSEL" offset="0x8384" width="32" description="">
		<bitfield id="WWD1_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD1_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD8_CLKSEL" acronym="CFG0_WWD8_CLKSEL" offset="0x83A0" width="32" description="">
		<bitfield id="WWD8_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD8_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD8_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD9_CLKSEL" acronym="CFG0_WWD9_CLKSEL" offset="0x83A4" width="32" description="">
		<bitfield id="WWD9_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD9_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD9_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD10_CLKSEL" acronym="CFG0_WWD10_CLKSEL" offset="0x83A8" width="32" description="">
		<bitfield id="WWD10_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD10_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD10_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD11_CLKSEL" acronym="CFG0_WWD11_CLKSEL" offset="0x83AC" width="32" description="">
		<bitfield id="WWD11_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD11_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD11_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CLKSEL" acronym="CFG0_SERDES0_CLKSEL" offset="0x8400" width="32" description="">
		<bitfield id="SERDES0_CLKSEL_CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN0_CLKSEL" acronym="CFG0_MCAN0_CLKSEL" offset="0x8480" width="32" description="">
		<bitfield id="MCAN0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN1_CLKSEL" acronym="CFG0_MCAN1_CLKSEL" offset="0x8484" width="32" description="">
		<bitfield id="MCAN1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OSPI0_CLKSEL" acronym="CFG0_OSPI0_CLKSEL" offset="0x8500" width="32" description="">
		<bitfield id="OSPI0_CLKSEL_LOOPCLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="OBSPI0 Loopback clock source" range="4" rwaccess="R/W"/> 
		<bitfield id="OSPI0_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="OSPI0 reference clock selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ADC0_CLKSEL" acronym="CFG0_ADC0_CLKSEL" offset="0x8510" width="32" description="">
		<bitfield id="ADC0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the sampling clock source for ADC0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2_READONLY" acronym="CFG0_CLAIMREG_P2_R2_READONLY" offset="0x9108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3_READONLY" acronym="CFG0_CLAIMREG_P2_R3_READONLY" offset="0x910C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4_READONLY" acronym="CFG0_CLAIMREG_P2_R4_READONLY" offset="0x9110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5_READONLY" acronym="CFG0_CLAIMREG_P2_R5_READONLY" offset="0x9114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6_READONLY" acronym="CFG0_CLAIMREG_P2_R6_READONLY" offset="0x9118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7_READONLY" acronym="CFG0_CLAIMREG_P2_R7_READONLY" offset="0x911C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8_READONLY" acronym="CFG0_CLAIMREG_P2_R8_READONLY" offset="0x9120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9_READONLY" acronym="CFG0_CLAIMREG_P2_R9_READONLY" offset="0x9124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10_READONLY" acronym="CFG0_CLAIMREG_P2_R10_READONLY" offset="0x9128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_OBSCLK0_CTRL_PROXY" acronym="CFG0_OBSCLK0_CTRL_PROXY" offset="0xA000" width="32" description="">
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output divider" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x7" description="OBSCLK0 clock source selection." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL_PROXY" acronym="CFG0_CLKOUT_CTRL_PROXY" offset="0xA010" width="32" description="">
		<bitfield id="CLKOUT_CTRL_CLK_EN_PROXY" width="1" begin="4" end="4" resetval="0x0" description="When set, activates CLKOUT output" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKOUT_CTRL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GTC_CLKSEL_PROXY" acronym="CFG0_GTC_CLKSEL_PROXY" offset="0xA030" width="32" description="">
		<bitfield id="GTC_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the GTC timebase clock source" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL_PROXY" acronym="CFG0_EFUSE_CLKSEL_PROXY" offset="0xA03C" width="32" description="">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG0_CLKSEL_PROXY" acronym="CFG0_ICSSG0_CLKSEL_PROXY" offset="0xA040" width="32" description="">
		<bitfield id="ICSSG0_CLKSEL_IEP_CLKSEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG0 IEP clock source" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="ICSSG0_CLKSEL_CORE_CLKSEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG0 functional clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ICSSG1_CLKSEL_PROXY" acronym="CFG0_ICSSG1_CLKSEL_PROXY" offset="0xA044" width="32" description="">
		<bitfield id="ICSSG1_CLKSEL_IEP_CLKSEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG1 IEP clock source" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="ICSSG1_CLKSEL_CORE_CLKSEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG1 functional clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL0_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL0_CLKSEL_PROXY" offset="0xA060" width="32" description="">
		<bitfield id="MAIN_PLL0_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL1_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL1_CLKSEL_PROXY" offset="0xA064" width="32" description="">
		<bitfield id="MAIN_PLL1_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL2_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL2_CLKSEL_PROXY" offset="0xA068" width="32" description="">
		<bitfield id="MAIN_PLL2_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL8_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL8_CLKSEL_PROXY" offset="0xA080" width="32" description="">
		<bitfield id="MAIN_PLL8_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL12_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL12_CLKSEL_PROXY" offset="0xA090" width="32" description="">
		<bitfield id="MAIN_PLL12_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL14_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL14_CLKSEL_PROXY" offset="0xA098" width="32" description="">
		<bitfield id="MAIN_PLL14_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL14_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CLKSEL_PROXY" acronym="CFG0_PCIE0_CLKSEL_PROXY" offset="0xA120" width="32" description="">
		<bitfield id="PCIE0_CLKSEL_CPTS_CLKSEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the clock source for the PCIE0 Common Platform Time Stamp module" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW_CLKSEL_PROXY" acronym="CFG0_CPSW_CLKSEL_PROXY" offset="0xA140" width="32" description="">
		<bitfield id="CPSW_CLKSEL_CPTS_CLKSEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPTS_CLKSEL_PROXY" acronym="CFG0_CPTS_CLKSEL_PROXY" offset="0xA150" width="32" description="">
		<bitfield id="CPTS_CLKSEL_CPTS_CLKSEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the clock source for the SoC Common Platform Time Stamp module" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC0_CLKSEL_PROXY" acronym="CFG0_EMMC0_CLKSEL_PROXY" offset="0xA160" width="32" description="">
		<bitfield id="EMMC0_CLKSEL_EMMCSD0_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="eMMC XIN_CLK selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_CLKSEL_PROXY" acronym="CFG0_EMMC1_CLKSEL_PROXY" offset="0xA168" width="32" description="">
		<bitfield id="EMMC1_CLKSEL_EMMCSD1_IO_CLKLB_SEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="eMMC IO Clock Selection:" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC1_CLKSEL_EMMCSD1_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x1" description="eMMC XIN_CLK selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPMC_CLKSEL_PROXY" acronym="CFG0_GPMC_CLKSEL_PROXY" offset="0xA180" width="32" description="">
		<bitfield id="GPMC_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the GPMC clock source" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL_PROXY" acronym="CFG0_USB0_CLKSEL_PROXY" offset="0xA190" width="32" description="">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CLKSEL_PROXY" acronym="CFG0_TIMER0_CLKSEL_PROXY" offset="0xA1B0" width="32" description="">
		<bitfield id="TIMER0_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CLKSEL_PROXY" acronym="CFG0_TIMER1_CLKSEL_PROXY" offset="0xA1B4" width="32" description="">
		<bitfield id="TIMER1_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CLKSEL_PROXY" acronym="CFG0_TIMER2_CLKSEL_PROXY" offset="0xA1B8" width="32" description="">
		<bitfield id="TIMER2_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CLKSEL_PROXY" acronym="CFG0_TIMER3_CLKSEL_PROXY" offset="0xA1BC" width="32" description="">
		<bitfield id="TIMER3_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CLKSEL_PROXY" acronym="CFG0_TIMER4_CLKSEL_PROXY" offset="0xA1C0" width="32" description="">
		<bitfield id="TIMER4_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CLKSEL_PROXY" acronym="CFG0_TIMER5_CLKSEL_PROXY" offset="0xA1C4" width="32" description="">
		<bitfield id="TIMER5_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CLKSEL_PROXY" acronym="CFG0_TIMER6_CLKSEL_PROXY" offset="0xA1C8" width="32" description="">
		<bitfield id="TIMER6_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CLKSEL_PROXY" acronym="CFG0_TIMER7_CLKSEL_PROXY" offset="0xA1CC" width="32" description="">
		<bitfield id="TIMER7_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER8_CLKSEL_PROXY" acronym="CFG0_TIMER8_CLKSEL_PROXY" offset="0xA1D0" width="32" description="">
		<bitfield id="TIMER8_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CLKSEL_PROXY" acronym="CFG0_TIMER9_CLKSEL_PROXY" offset="0xA1D4" width="32" description="">
		<bitfield id="TIMER9_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER10_CLKSEL_PROXY" acronym="CFG0_TIMER10_CLKSEL_PROXY" offset="0xA1D8" width="32" description="">
		<bitfield id="TIMER10_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CLKSEL_PROXY" acronym="CFG0_TIMER11_CLKSEL_PROXY" offset="0xA1DC" width="32" description="">
		<bitfield id="TIMER11_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI0_CLKSEL_PROXY" acronym="CFG0_SPI0_CLKSEL_PROXY" offset="0xA200" width="32" description="">
		<bitfield id="SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI1_CLKSEL_PROXY" acronym="CFG0_SPI1_CLKSEL_PROXY" offset="0xA204" width="32" description="">
		<bitfield id="SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI2_CLKSEL_PROXY" acronym="CFG0_SPI2_CLKSEL_PROXY" offset="0xA208" width="32" description="">
		<bitfield id="SPI2_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI3_CLKSEL_PROXY" acronym="CFG0_SPI3_CLKSEL_PROXY" offset="0xA20C" width="32" description="">
		<bitfield id="SPI3_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI4_CLKSEL_PROXY" acronym="CFG0_SPI4_CLKSEL_PROXY" offset="0xA210" width="32" description="">
		<bitfield id="SPI4_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLK_CTRL_PROXY" acronym="CFG0_USART0_CLK_CTRL_PROXY" offset="0xA240" width="32" description="">
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLK_CTRL_PROXY" acronym="CFG0_USART1_CLK_CTRL_PROXY" offset="0xA244" width="32" description="">
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLK_CTRL_PROXY" acronym="CFG0_USART2_CLK_CTRL_PROXY" offset="0xA248" width="32" description="">
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLK_CTRL_PROXY" acronym="CFG0_USART3_CLK_CTRL_PROXY" offset="0xA24C" width="32" description="">
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLK_CTRL_PROXY" acronym="CFG0_USART4_CLK_CTRL_PROXY" offset="0xA250" width="32" description="">
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLK_CTRL_PROXY" acronym="CFG0_USART5_CLK_CTRL_PROXY" offset="0xA254" width="32" description="">
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLK_CTRL_PROXY" acronym="CFG0_USART6_CLK_CTRL_PROXY" offset="0xA258" width="32" description="">
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="16" rwaccess="R/W"/> 
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLKSEL_PROXY" acronym="CFG0_USART0_CLKSEL_PROXY" offset="0xA280" width="32" description="">
		<bitfield id="USART0_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART0:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLKSEL_PROXY" acronym="CFG0_USART1_CLKSEL_PROXY" offset="0xA284" width="32" description="">
		<bitfield id="USART1_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART1:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLKSEL_PROXY" acronym="CFG0_USART2_CLKSEL_PROXY" offset="0xA288" width="32" description="">
		<bitfield id="USART2_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART2:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLKSEL_PROXY" acronym="CFG0_USART3_CLKSEL_PROXY" offset="0xA28C" width="32" description="">
		<bitfield id="USART3_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART3:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLKSEL_PROXY" acronym="CFG0_USART4_CLKSEL_PROXY" offset="0xA290" width="32" description="">
		<bitfield id="USART4_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART4:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLKSEL_PROXY" acronym="CFG0_USART5_CLKSEL_PROXY" offset="0xA294" width="32" description="">
		<bitfield id="USART5_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART5:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLKSEL_PROXY" acronym="CFG0_USART6_CLKSEL_PROXY" offset="0xA298" width="32" description="">
		<bitfield id="USART6_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART6:" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD0_CLKSEL_PROXY" acronym="CFG0_WWD0_CLKSEL_PROXY" offset="0xA380" width="32" description="">
		<bitfield id="WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD1_CLKSEL_PROXY" acronym="CFG0_WWD1_CLKSEL_PROXY" offset="0xA384" width="32" description="">
		<bitfield id="WWD1_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD1_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD8_CLKSEL_PROXY" acronym="CFG0_WWD8_CLKSEL_PROXY" offset="0xA3A0" width="32" description="">
		<bitfield id="WWD8_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD8_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD8_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD9_CLKSEL_PROXY" acronym="CFG0_WWD9_CLKSEL_PROXY" offset="0xA3A4" width="32" description="">
		<bitfield id="WWD9_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD9_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD9_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD10_CLKSEL_PROXY" acronym="CFG0_WWD10_CLKSEL_PROXY" offset="0xA3A8" width="32" description="">
		<bitfield id="WWD10_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD10_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD10_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD11_CLKSEL_PROXY" acronym="CFG0_WWD11_CLKSEL_PROXY" offset="0xA3AC" width="32" description="">
		<bitfield id="WWD11_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD11_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD11_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CLKSEL_PROXY" acronym="CFG0_SERDES0_CLKSEL_PROXY" offset="0xA400" width="32" description="">
		<bitfield id="SERDES0_CLKSEL_CORE_REFCLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN0_CLKSEL_PROXY" acronym="CFG0_MCAN0_CLKSEL_PROXY" offset="0xA480" width="32" description="">
		<bitfield id="MCAN0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN1_CLKSEL_PROXY" acronym="CFG0_MCAN1_CLKSEL_PROXY" offset="0xA484" width="32" description="">
		<bitfield id="MCAN1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OSPI0_CLKSEL_PROXY" acronym="CFG0_OSPI0_CLKSEL_PROXY" offset="0xA500" width="32" description="">
		<bitfield id="OSPI0_CLKSEL_LOOPCLK_SEL_PROXY" width="1" begin="4" end="4" resetval="0x0" description="OBSPI0 Loopback clock source" range="4" rwaccess="R/W"/> 
		<bitfield id="OSPI0_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="OSPI0 reference clock selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ADC0_CLKSEL_PROXY" acronym="CFG0_ADC0_CLKSEL_PROXY" offset="0xA510" width="32" description="">
		<bitfield id="ADC0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the sampling clock source for ADC0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2" acronym="CFG0_CLAIMREG_P2_R2" offset="0xB108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3" acronym="CFG0_CLAIMREG_P2_R3" offset="0xB10C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4" acronym="CFG0_CLAIMREG_P2_R4" offset="0xB110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5" acronym="CFG0_CLAIMREG_P2_R5" offset="0xB114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6" acronym="CFG0_CLAIMREG_P2_R6" offset="0xB118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7" acronym="CFG0_CLAIMREG_P2_R7" offset="0xB11C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8" acronym="CFG0_CLAIMREG_P2_R8" offset="0xB120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9" acronym="CFG0_CLAIMREG_P2_R9" offset="0xB124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10" acronym="CFG0_CLAIMREG_P2_R10" offset="0xB128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT" acronym="CFG0_FUSE_CRC_STAT" offset="0xC320" width="32" description="">
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_7" width="1" begin="7" end="7" resetval="0x0" description="Indicates eFuse CRC error on chain 7" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_6" width="1" begin="6" end="6" resetval="0x0" description="Indicates eFuse CRC error on chain 6" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_5" width="1" begin="5" end="5" resetval="0x0" description="Indicates eFuse CRC error on chain 5" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_4" width="1" begin="4" end="4" resetval="0x0" description="Indicates eFuse CRC error on chain 4" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_3" width="1" begin="3" end="3" resetval="0x0" description="Indicates eFuse CRC error on chain 3" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_PBIST_EN" acronym="CFG0_PBIST_EN" offset="0xC400" width="32" description="">
		<bitfield id="PBIST_EN_PCIE0" width="1" begin="8" end="8" resetval="0x0" description="Activates PBIST Access to PCIE0 Memories" range="8" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB0" width="1" begin="4" end="4" resetval="0x0" description="Activates PBIST Access to USB0 Memories" range="4" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC1" width="1" begin="1" end="1" resetval="0x0" description="Activates PBIST Access to MMC1 Memories" range="1" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC0" width="1" begin="0" end="0" resetval="0x0" description="Activates PBIST Access to MMC0 Memories" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1_READONLY" acronym="CFG0_CLAIMREG_P3_R1_READONLY" offset="0xD104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2_READONLY" acronym="CFG0_CLAIMREG_P3_R2_READONLY" offset="0xD108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3_READONLY" acronym="CFG0_CLAIMREG_P3_R3_READONLY" offset="0xD10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4_READONLY" acronym="CFG0_CLAIMREG_P3_R4_READONLY" offset="0xD110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5_READONLY" acronym="CFG0_CLAIMREG_P3_R5_READONLY" offset="0xD114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6_READONLY" acronym="CFG0_CLAIMREG_P3_R6_READONLY" offset="0xD118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7_READONLY" acronym="CFG0_CLAIMREG_P3_R7_READONLY" offset="0xD11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8_READONLY" acronym="CFG0_CLAIMREG_P3_R8_READONLY" offset="0xD120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT_PROXY" acronym="CFG0_FUSE_CRC_STAT_PROXY" offset="0xE320" width="32" description="">
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Indicates eFuse CRC error on chain 7" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Indicates eFuse CRC error on chain 6" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_5_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Indicates eFuse CRC error on chain 5" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Indicates eFuse CRC error on chain 4" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Indicates eFuse CRC error on chain 3" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_PBIST_EN_PROXY" acronym="CFG0_PBIST_EN_PROXY" offset="0xE400" width="32" description="">
		<bitfield id="PBIST_EN_PCIE0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates PBIST Access to PCIE0 Memories" range="8" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activates PBIST Access to USB0 Memories" range="4" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Activates PBIST Access to MMC1 Memories" range="1" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Activates PBIST Access to MMC0 Memories" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1" acronym="CFG0_CLAIMREG_P3_R1" offset="0xF104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2" acronym="CFG0_CLAIMREG_P3_R2" offset="0xF108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3" acronym="CFG0_CLAIMREG_P3_R3" offset="0xF10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4" acronym="CFG0_CLAIMREG_P3_R4" offset="0xF110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5" acronym="CFG0_CLAIMREG_P3_R5" offset="0xF114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6" acronym="CFG0_CLAIMREG_P3_R6" offset="0xF118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7" acronym="CFG0_CLAIMREG_P3_R7" offset="0xF11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8" acronym="CFG0_CLAIMREG_P3_R8" offset="0xF120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9_READONLY" acronym="CFG0_CLAIMREG_P4_R9_READONLY" offset="0x11124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10_READONLY" acronym="CFG0_CLAIMREG_P4_R10_READONLY" offset="0x11128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11_READONLY" acronym="CFG0_CLAIMREG_P4_R11_READONLY" offset="0x1112C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12_READONLY" acronym="CFG0_CLAIMREG_P4_R12_READONLY" offset="0x11130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9" acronym="CFG0_CLAIMREG_P4_R9" offset="0x13124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10" acronym="CFG0_CLAIMREG_P4_R10" offset="0x13128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11" acronym="CFG0_CLAIMREG_P4_R11" offset="0x1312C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12" acronym="CFG0_CLAIMREG_P4_R12" offset="0x13130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ" acronym="CFG0_CHNG_DDR4_FSP_REQ" offset="0x14000" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK" acronym="CFG0_CHNG_DDR4_FSP_ACK" offset="0x14004" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_ACK_ACK" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge." range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Frequency change error" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ" offset="0x14080" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change request" range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK" offset="0x140C0" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK_ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK0" acronym="CFG0_LOCK5_KICK0" offset="0x15008" width="32" description="">
		<bitfield id="LOCK5_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1" acronym="CFG0_LOCK5_KICK1" offset="0x1500C" width="32" description="">
		<bitfield id="LOCK5_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0_READONLY" acronym="CFG0_CLAIMREG_P5_R0_READONLY" offset="0x15100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1_READONLY" acronym="CFG0_CLAIMREG_P5_R1_READONLY" offset="0x15104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ_PROXY" acronym="CFG0_CHNG_DDR4_FSP_REQ_PROXY" offset="0x16000" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK_PROXY" acronym="CFG0_CHNG_DDR4_FSP_ACK_PROXY" offset="0x16004" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_ACK_ACK_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge." range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK_ERROR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Frequency change error" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ_PROXY" offset="0x16080" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_PROXY" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change request" range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK_PROXY" offset="0x160C0" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK0_PROXY" acronym="CFG0_LOCK5_KICK0_PROXY" offset="0x17008" width="32" description="">
		<bitfield id="LOCK5_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1_PROXY" acronym="CFG0_LOCK5_KICK1_PROXY" offset="0x1700C" width="32" description="">
		<bitfield id="LOCK5_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0" acronym="CFG0_CLAIMREG_P5_R0" offset="0x17100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1" acronym="CFG0_CLAIMREG_P5_R1" offset="0x17104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL" acronym="CFG0_RST_CTRL" offset="0x18170" width="32" description="">
		<bitfield id="RST_CTRL_MAIN_RESET_ISO_DONE_Z" width="1" begin="18" end="18" resetval="0x0" description="Main Domain CPUs can set this bit to block warm reset in the main domain which is useful when the Main domain may be accessing" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MAIN_ESM_ERROR_RST_EN_Z" width="1" begin="17" end="17" resetval="0x1" description="Deactivate Reset of Main by ESM" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_DMSC_COLD_RESET_EN_Z" width="1" begin="16" end="16" resetval="0x0" description="Deactivate Reset of Main by DMSC" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR" width="4" begin="7" end="4" resetval="0x15" description="Causes Main Domain Power On Reset when set to 4'b0110, Bits will reset to 4'b1111" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST" width="4" begin="3" end="0" resetval="0x15" description="Causes Main Domain Warm Reset when set to 4'b0110, Bits will reset to 4'b1111" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT" acronym="CFG0_RST_STAT" offset="0x18174" width="32" description="">
		<bitfield id="RST_STAT_MCU_RESET_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="is an outstanding warm reset request for the main domain.   Once notified, MCU needs to finish any outstanding" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC" acronym="CFG0_RST_SRC" offset="0x18178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error" range="31" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error" range="30" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From MAIN CTRL MMR" range="25" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU CTRL MMR" range="24" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset from MAIN CTRL MMR" range="21" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU CTRL MMR" range="20" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset" range="16" rwaccess="R"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST" width="1" begin="13" end="13" resetval="0x0" description="DMSC Warm Reset" range="13" rwaccess="R"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST" width="1" begin="12" end="12" resetval="0x0" description="DMSC Cold Reset" range="12" rwaccess="R"/> 
		<bitfield id="RST_SRC_DEBUG_RST" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset" range="8" rwaccess="R"/> 
		<bitfield id="RST_SRC_THERMAL_RST" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset" range="4" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin" range="2" rwaccess="R"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD" acronym="CFG0_RST_MAGIC_WORD" offset="0x1817C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating Status of MCU Subsystem Boot" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_CTRL_PROXY" acronym="CFG0_RST_CTRL_PROXY" offset="0x1A170" width="32" description="">
		<bitfield id="RST_CTRL_MAIN_RESET_ISO_DONE_Z_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Main Domain CPUs can set this bit to block warm reset in the main domain which is useful when the Main domain may be accessing" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MAIN_ESM_ERROR_RST_EN_Z_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Deactivate Reset of Main by ESM" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_DMSC_COLD_RESET_EN_Z_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Deactivate Reset of Main by DMSC" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR_PROXY" width="4" begin="7" end="4" resetval="0x15" description="Causes Main Domain Power On Reset when set to 4'b0110, Bits will reset to 4'b1111" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Causes Main Domain Warm Reset when set to 4'b0110, Bits will reset to 4'b1111" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT_PROXY" acronym="CFG0_RST_STAT_PROXY" offset="0x1A174" width="32" description="">
		<bitfield id="RST_STAT_MCU_RESET_ISO_DONE_Z_PROXY" width="1" begin="0" end="0" resetval="0x0" description="is an outstanding warm reset request for the main domain.   Once notified, MCU needs to finish any outstanding" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC_PROXY" acronym="CFG0_RST_SRC_PROXY" offset="0x1A178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error" range="31" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error" range="30" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From MAIN CTRL MMR" range="25" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU CTRL MMR" range="24" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset from MAIN CTRL MMR" range="21" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU CTRL MMR" range="20" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset" range="16" rwaccess="R"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST_PROXY" width="1" begin="13" end="13" resetval="0x0" description="DMSC Warm Reset" range="13" rwaccess="R"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST_PROXY" width="1" begin="12" end="12" resetval="0x0" description="DMSC Cold Reset" range="12" rwaccess="R"/> 
		<bitfield id="RST_SRC_DEBUG_RST_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset" range="8" rwaccess="R"/> 
		<bitfield id="RST_SRC_THERMAL_RST_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset" range="4" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin" range="2" rwaccess="R"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD_PROXY" acronym="CFG0_RST_MAGIC_WORD_PROXY" offset="0x1A17C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating Status of MCU Subsystem Boot" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>