VERILOG_SOURCES += BlackBoxToTest.v $(SPINALROOT)/BlackBoxTester.v
TOPLEVEL=BlackBoxTester
MODULE=BlackBoxTester

include ../common/Makefile.sim