{
	"acmid": "800876",
	"author": [
		"Tokinori Kozawa",
		"Chihei Miura",
		"Hidekazu Terai"
	],
	"booktitle": "Proceedings of the 21st Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/1984",
	"dblpkey": "conf/dac/KozawaMT84",
	"pages": "667-669",
	"publisher": "ACM/IEEE",
	"stemmed": [
		"combin",
		"and",
		"top",
		"down",
		"block",
		"placement",
		"algorithm",
		"for",
		"hierarch",
		"logic",
		"vlsi",
		"layout"
	],
	"tag": [
		"algorithm",
		"layout",
		"logic",
		"top-down"
	],
	"title": "Combine and top down block placement algorithm for hierarchical logic VLSI layout",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1984
}