#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul  6 15:50:47 2021
# Process ID: 12868
# Current directory: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {13}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1160.188 ; gain = 0.000 ; free physical = 2929 ; free virtual = 5628
INFO: [Netlist 29-17] Analyzing 590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.848 ; gain = 533.641 ; free physical = 2108 ; free virtual = 4807
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-12868-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2069.848 ; gain = 0.000 ; free physical = 2096 ; free virtual = 4795
Restored from archive | CPU: 0.030000 secs | Memory: 0.013687 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2069.848 ; gain = 0.000 ; free physical = 2096 ; free virtual = 4795
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 2069.848 ; gain = 909.660 ; free physical = 2101 ; free virtual = 4800
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2114.863 ; gain = 45.016 ; free physical = 2094 ; free virtual = 4793

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "61a3a53134bbace8".
INFO: [Netlist 29-17] Analyzing 459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2167.496 ; gain = 0.000 ; free physical = 1991 ; free virtual = 4727
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b3965811

Time (s): cpu = 00:05:49 ; elapsed = 00:08:26 . Memory (MB): peak = 2167.496 ; gain = 52.633 ; free physical = 1991 ; free virtual = 4727
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f019ff1a

Time (s): cpu = 00:05:53 ; elapsed = 00:08:28 . Memory (MB): peak = 2217.496 ; gain = 102.633 ; free physical = 1982 ; free virtual = 4718
INFO: [Opt 31-389] Phase Retarget created 162 cells and removed 323 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 107da429b

Time (s): cpu = 00:05:55 ; elapsed = 00:08:30 . Memory (MB): peak = 2217.496 ; gain = 102.633 ; free physical = 1984 ; free virtual = 4720
INFO: [Opt 31-389] Phase Constant propagation created 1803 cells and removed 3599 cells

Phase 4 Sweep
INFO: [Opt 31-120] Instance slave_spi_mth_brd__M1_inst (slave_spi_mth_brd_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 14d9c0862

Time (s): cpu = 00:05:57 ; elapsed = 00:08:32 . Memory (MB): peak = 2217.496 ; gain = 102.633 ; free physical = 1983 ; free virtual = 4719
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3467 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14d9c0862

Time (s): cpu = 00:05:57 ; elapsed = 00:08:33 . Memory (MB): peak = 2217.496 ; gain = 102.633 ; free physical = 1983 ; free virtual = 4719
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 14d9c0862

Time (s): cpu = 00:05:58 ; elapsed = 00:08:33 . Memory (MB): peak = 2217.496 ; gain = 102.633 ; free physical = 1982 ; free virtual = 4718
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2217.496 ; gain = 0.000 ; free physical = 1982 ; free virtual = 4718
Ending Logic Optimization Task | Checksum: 14d9c0862

Time (s): cpu = 00:05:58 ; elapsed = 00:08:34 . Memory (MB): peak = 2217.496 ; gain = 102.633 ; free physical = 1982 ; free virtual = 4718

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.191 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 100f7a7a6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1925 ; free virtual = 4664
Ending Power Optimization Task | Checksum: 100f7a7a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2595.660 ; gain = 378.164 ; free physical = 1946 ; free virtual = 4685
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:18 ; elapsed = 00:08:46 . Memory (MB): peak = 2595.660 ; gain = 525.812 ; free physical = 1946 ; free virtual = 4685
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1947 ; free virtual = 4686
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1943 ; free virtual = 4682
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1940 ; free virtual = 4679
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b0e2f237

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1940 ; free virtual = 4679
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1944 ; free virtual = 4683

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1d0cba2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4657

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 177af1ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1871 ; free virtual = 4614

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 177af1ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1871 ; free virtual = 4614
Phase 1 Placer Initialization | Checksum: 177af1ffe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1871 ; free virtual = 4614

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ef05612e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1834 ; free virtual = 4578

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ef05612e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1837 ; free virtual = 4581

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18e5abede

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1830 ; free virtual = 4574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b369966d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1830 ; free virtual = 4574

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ff23d14b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1830 ; free virtual = 4574

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a7d4a8c3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:57 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1806 ; free virtual = 4550

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1877c3c5c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1807 ; free virtual = 4551

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1877c3c5c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1807 ; free virtual = 4551
Phase 3 Detail Placement | Checksum: 1877c3c5c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1807 ; free virtual = 4551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1700755d6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_40/r_port_ti_40_smp_reg[31]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1700755d6

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1815 ; free virtual = 4559
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.276. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22b92a4ef

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1815 ; free virtual = 4560
Phase 4.1 Post Commit Optimization | Checksum: 22b92a4ef

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1816 ; free virtual = 4560

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20a40bd0a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1817 ; free virtual = 4561

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20a40bd0a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1817 ; free virtual = 4561

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19a7a41c6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1819 ; free virtual = 4563
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a7a41c6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1819 ; free virtual = 4563
Ending Placer Task | Checksum: 15e05e2ab

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1858 ; free virtual = 4602
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1858 ; free virtual = 4603
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4594
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1853 ; free virtual = 4597
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_ms__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1842 ; free virtual = 4586
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_ms__top_utilization_placed.rpt -pb txem7310_pll__s3100_ms__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1852 ; free virtual = 4596
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_ms__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1852 ; free virtual = 4596
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1855 ; free virtual = 4599

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.276 | TNS=-0.276 |
Phase 1 Physical Synthesis Initialization | Checksum: 20370b44c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1835 ; free virtual = 4579
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.276 | TNS=-0.276 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 20370b44c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1833 ; free virtual = 4577

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 5 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0.  Re-placed instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/obuf__LAN_MOSI_____inst_i_1
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data[7].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data_reg[7]
INFO: [Physopt 32-663] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_n_0.  Re-placed instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg
INFO: [Physopt 32-663] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct[23].  Re-placed instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct_reg[23]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.223 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576
Phase 3 Placement Based Optimization | Checksum: 21a4070f9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577
Phase 4 Rewire | Checksum: 21a4070f9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.223 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577
Phase 5 Critical Cell Optimization | Checksum: 15c44a3a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Fanout Optimization | Checksum: 15c44a3a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 5 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/obuf__LAN_MOSI_____inst_i_1
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data[7].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data_reg[7]
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_n_0_repN.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_replica
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct[23].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct_reg[23]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577
Phase 7 Placement Based Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577
Phase 8 Rewire | Checksum: fabc2b07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1832 ; free virtual = 4577

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 5 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/obuf__LAN_MOSI_____inst_i_1
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data[7].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data_reg[7]
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_n_0_repN.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_replica
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct[23].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct_reg[23]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576
Phase 11 Placement Based Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576
Phase 12 Rewire | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 1 candidate net for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Critical Pin Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 5 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/obuf__LAN_MOSI_____inst_i_1
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data[7].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_data_reg[7]
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_n_0_repN.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_adct_reg_replica
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct[23].  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_sh_buf_adct_reg[23]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576
Phase 24 Placement Based Optimization | Checksum: fabc2b07

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1831 ; free virtual = 4576

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.223 |
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/obuf__LAN_MOSI_____inst_i_1
INFO: [Physopt 32-702] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg
INFO: [Physopt 32-702] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/obuf__LAN_MOSI_____inst_i_1
INFO: [Physopt 32-702] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/LAN_MOSI. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0.  Did not re-place instance lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg
INFO: [Physopt 32-702] Processed net lan_endpoint_wrapper_inst/master_spi_wz850_inst/r_frame_data_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.223 |
Phase 25 Critical Path Optimization | Checksum: 19bef3a6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1828 ; free virtual = 4573

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 19bef3a6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1828 ; free virtual = 4573
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1828 ; free virtual = 4573
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.223 | TNS=-0.223 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Placement Based    |          0.053  |          0.053  |            0  |              0  |                     3  |           0  |           4  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            1  |              0  |                     1  |           0  |           3  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total              |          0.053  |          0.053  |            1  |              0  |                     4  |           0  |          25  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 19118c517

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1828 ; free virtual = 4573
INFO: [Common 17-83] Releasing license: Implementation
186 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1845 ; free virtual = 4590
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1839 ; free virtual = 4584
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1844 ; free virtual = 4589
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b4e5de99 ConstDB: 0 ShapeSum: c7e37498 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c0d6715a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1619 ; free virtual = 4365
Post Restoration Checksum: NetGraph: 7db2258a NumContArr: 43244bd0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0d6715a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1619 ; free virtual = 4364

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0d6715a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1598 ; free virtual = 4344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0d6715a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 2595.660 ; gain = 0.000 ; free physical = 1598 ; free virtual = 4344
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15219dc3e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1580 ; free virtual = 4326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.194 | TNS=-0.194 | WHS=-1.496 | THS=-731.116|

Phase 2 Router Initialization | Checksum: 14ae7b8a5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1576 ; free virtual = 4322

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2a6703b81

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1569 ; free virtual = 4315

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3325
 Number of Nodes with overlaps = 662
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fcf83dab

Time (s): cpu = 00:02:28 ; elapsed = 00:01:25 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4312
Phase 4 Rip-up And Reroute | Checksum: 1fcf83dab

Time (s): cpu = 00:02:28 ; elapsed = 00:01:25 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13d5bb943

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13d5bb943

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13d5bb943

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313
Phase 5 Delay and Skew Optimization | Checksum: 13d5bb943

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13225613a

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.261  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bb5d5a2c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313
Phase 6 Post Hold Fix | Checksum: 1bb5d5a2c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1567 ; free virtual = 4313

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.15617 %
  Global Horizontal Routing Utilization  = 2.92832 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15318f999

Time (s): cpu = 00:02:32 ; elapsed = 00:01:27 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1566 ; free virtual = 4312

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15318f999

Time (s): cpu = 00:02:32 ; elapsed = 00:01:27 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1566 ; free virtual = 4312

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10e3642dd

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1568 ; free virtual = 4314

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.261  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: f44fd260

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1560 ; free virtual = 4305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1721 ; free virtual = 4467

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:47 ; elapsed = 00:01:36 . Memory (MB): peak = 2633.156 ; gain = 37.496 ; free physical = 1721 ; free virtual = 4467
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2633.156 ; gain = 0.000 ; free physical = 1718 ; free virtual = 4464
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2633.156 ; gain = 0.000 ; free physical = 1719 ; free virtual = 4465
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2689.184 ; gain = 0.000 ; free physical = 1658 ; free virtual = 4404
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
216 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2689.184 ; gain = 0.000 ; free physical = 1645 ; free virtual = 4391
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_ms__top_route_status.rpt -pb txem7310_pll__s3100_ms__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_ms__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_ms__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_ms__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2689.184 ; gain = 0.000 ; free physical = 1636 ; free virtual = 4382
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 16:04:45 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul  6 16:23:22 2021
# Process ID: 16117
# Current directory: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {13}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint txem7310_pll__s3100_ms__top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1160.188 ; gain = 0.000 ; free physical = 2881 ; free virtual = 5634
INFO: [Netlist 29-17] Analyzing 923 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Chipscope 16-324] Core: u_ila_1 UUID: 3b505a03-0738-513c-9847-1d25f5b1f848 
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2097.918 ; gain = 541.641 ; free physical = 2024 ; free virtual = 4777
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_2/.Xil/Vivado-16117-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.730 ; gain = 18.812 ; free physical = 1982 ; free virtual = 4735
Restored from archive | CPU: 1.340000 secs | Memory: 26.841156 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.730 ; gain = 18.812 ; free physical = 1982 ; free virtual = 4735
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 369 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 220 instances
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 2142.730 ; gain = 982.543 ; free physical = 1986 ; free virtual = 4740
Command: write_bitstream -force txem7310_pll__s3100_ms__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD0___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD10__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD11__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD12__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD13__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD14__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD15__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD16__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD17__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD18__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD19__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD1___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD20__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD21__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD22__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD23__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD24__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD25__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD26__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD27__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD28__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD29__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD2___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD30__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD31__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD3___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD4___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD5___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD6___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD7___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD8___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD9___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__EXT_I2C_4_SDA__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__SCIO_1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDRC-153] Gated clock check: Net lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gwakn.WR_ACK_reg is a gated clock net sourced by a combinational pin lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2/O, cell lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/EEPROM_fifo_wr_inst_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 63 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_ms_cpu_base_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 53000064 bits.
Writing bitstream ./txem7310_pll__s3100_ms__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2685.441 ; gain = 542.711 ; free physical = 1896 ; free virtual = 4651
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 16:25:05 2021...
