#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fac03501460 .scope module, "bsc_testbench" "bsc_testbench" 2 2;
 .timescale 0 0;
P_0x7fac035095c0 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
v0x7fac0351b180_0 .net "bitProgress", 3 0, v0x7fac0351ad90_0;  1 drivers
v0x7fac0351b230_0 .net "bit_clk", 0 0, L_0x7fac0351b6c0;  1 drivers
v0x7fac0351b2c0_0 .var "clk", 0 0;
v0x7fac0351b390_0 .var "enable", 0 0;
v0x7fac0351b440_0 .var "rst", 0 0;
S_0x7fac03502cf0 .scope module, "dut" "bsc" 2 16, 3 3 0, S_0x7fac03501460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bitProgress"
    .port_info 1 /OUTPUT 1 "bit_clk"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0x7fac03509bd0_0 .net *"_s0", 31 0, L_0x7fac0351b510;  1 drivers
L_0x10c4fb008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fac0351ac40_0 .net *"_s3", 27 0, L_0x10c4fb008;  1 drivers
L_0x10c4fb050 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fac0351ace0_0 .net/2u *"_s4", 31 0, L_0x10c4fb050;  1 drivers
v0x7fac0351ad90_0 .var "bitProgress", 3 0;
v0x7fac0351ae40_0 .net "bit_clk", 0 0, L_0x7fac0351b6c0;  alias, 1 drivers
v0x7fac0351af20_0 .net "clk", 0 0, v0x7fac0351b2c0_0;  1 drivers
v0x7fac0351afc0_0 .net "enable", 0 0, v0x7fac0351b390_0;  1 drivers
v0x7fac0351b060_0 .net "rst", 0 0, v0x7fac0351b440_0;  1 drivers
E_0x7fac03508820 .event posedge, v0x7fac0351af20_0;
L_0x7fac0351b510 .concat [ 4 28 0 0], v0x7fac0351ad90_0, L_0x10c4fb008;
L_0x7fac0351b6c0 .cmp/eq 32, L_0x7fac0351b510, L_0x10c4fb050;
    .scope S_0x7fac03502cf0;
T_0 ;
    %wait E_0x7fac03508820;
    %load/vec4 v0x7fac0351b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fac0351ad90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fac0351afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fac0351ad90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fac0351ad90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fac0351ad90_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fac03501460;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac0351b2c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fac03501460;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fac0351b2c0_0;
    %inv;
    %store/vec4 v0x7fac0351b2c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fac03501460;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fac0351b440_0, 0;
    %wait E_0x7fac03508820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fac0351b440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fac0351b390_0, 0;
    %wait E_0x7fac03508820;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fac0351b390_0, 0;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fac0351b390_0, 0;
    %wait E_0x7fac03508820;
    %wait E_0x7fac03508820;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fac03501460;
T_4 ;
    %vpi_call 2 47 "$dumpfile", "bsc.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bsc_testbench.v";
    "./bsc.v";
