Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 03:42:00 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire7_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][0]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][0]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][10]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][10]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][10]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][11]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][11]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][11]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][15]/Q
                         net (fo=6, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][15]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][15]/Q
                         net (fo=6, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][15]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][15]/Q
                         net (fo=6, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][15]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][15]/Q
                         net (fo=6, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][15]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][15]/Q
                         net (fo=6, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][15]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[101][15]/Q
                         net (fo=6, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][15]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][1]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][1]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][2]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][2]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][3]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][3]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][4]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][4]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][5]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][5]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][6]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][6]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][7]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][7]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][8]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][8]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[101][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[101].mac_i/mul_out_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[101][9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[101][9]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[101][9]
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -2.287     4.190    genblk1[101].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][0]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][0]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][10]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][10]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][10]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][11]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][11]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][11]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][12]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][12]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][12]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][15]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][15]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][15]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][15]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[108][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[108][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][15]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][1]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][1]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][2]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][2]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][3]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][3]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][4]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][4]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][5]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][5]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][6]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][6]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][7]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][7]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][8]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][8]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[108][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[108].mac_i/mul_out_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[108][9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[108][9]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[108][9]
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[108].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -2.287     4.190    genblk1[108].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][0]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][0]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][10]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][10]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][11]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][11]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][11]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][12]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][12]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][12]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][15]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][15]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][15]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][15]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDSE                                         r  kernel_regs_reg[110][15]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     1.883 r  kernel_regs_reg[110][15]/Q
                         net (fo=5, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][15]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][1]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][1]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][2]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][2]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][3]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][3]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][4]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][4]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 kernel_regs_reg[110][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[110].mac_i/mul_out_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.220%)  route 0.434ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  kernel_regs_reg[110][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  kernel_regs_reg[110][5]/Q
                         net (fo=1, unplaced)         0.434     2.317    kernel_regs_reg_n_0_[110][5]
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3707, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[110].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.287     4.190    genblk1[110].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          4.190    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  1.872    




