EESchema Schematic File Version 4
LIBS:MainBoard-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 33 88
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 6600 2500 2    50   Output ~ 0
OpR[0..15]
Text HLabel 6600 1800 2    50   Output ~ 0
OpL[0..15]
Text HLabel 6600 3200 2    50   Output ~ 0
StoreOp[0..15]
Text HLabel 4600 2500 0    50   Input ~ 0
OpRIn[0..15]
Text HLabel 4600 1800 0    50   Input ~ 0
OpLIn[0..15]
Text HLabel 4600 3200 0    50   Input ~ 0
StoreOpIn[0..15]
Text HLabel 2150 4950 0    50   Input ~ 0
SelCIn[0..2]
Text HLabel 7500 5350 2    50   Output ~ 0
SelC[0..2]
$Sheet
S 5100 1600 1150 500 
U 5FD447EB
F0 "Left Operand" 50
F1 "SixteenBitPipelineRegister.sch" 50
F2 "D[0..15]" I L 5100 1800 50 
F3 "Q[0..15]" O R 6250 1800 50 
F4 "CP" I L 5100 1700 50 
$EndSheet
Wire Bus Line
	5100 1800 4600 1800
Text HLabel 4600 1700 0    50   Input ~ 0
Phi1
Wire Wire Line
	4600 1700 5100 1700
Wire Bus Line
	6600 1800 6250 1800
$Sheet
S 5100 2300 1150 500 
U 5FD44E3D
F0 "Right Operand" 50
F1 "SixteenBitPipelineRegister.sch" 50
F2 "D[0..15]" I L 5100 2500 50 
F3 "Q[0..15]" O R 6250 2500 50 
F4 "CP" I L 5100 2400 50 
$EndSheet
Wire Bus Line
	5100 2500 4600 2500
Text HLabel 4600 2400 0    50   Input ~ 0
Phi1
Wire Wire Line
	4600 2400 5100 2400
Wire Bus Line
	6600 2500 6250 2500
$Sheet
S 5100 3000 1150 500 
U 5FD45557
F0 "Store Operand" 50
F1 "SixteenBitPipelineRegister.sch" 50
F2 "D[0..15]" I L 5100 3200 50 
F3 "Q[0..15]" O R 6250 3200 50 
F4 "CP" I L 5100 3100 50 
$EndSheet
Wire Bus Line
	5100 3200 4600 3200
Text HLabel 4600 3100 0    50   Input ~ 0
Phi1
Wire Wire Line
	4600 3100 5100 3100
Wire Bus Line
	6600 3200 6250 3200
$Sheet
S 5100 4250 1150 500 
U 5FD45834
F0 "sheet5FD4582D" 50
F1 "SixteenBitPipelineRegister.sch" 50
F2 "D[0..15]" I L 5100 4450 50 
F3 "Q[0..15]" O R 6250 4450 50 
F4 "CP" I L 5100 4350 50 
$EndSheet
Text HLabel 4600 4350 0    50   Input ~ 0
Phi1
Wire Wire Line
	4600 4350 5100 4350
Wire Bus Line
	8550 4450 6250 4450
Text HLabel 4600 5050 0    50   Input ~ 0
Phi1
Wire Wire Line
	4600 5050 5100 5050
Wire Bus Line
	6900 5150 6250 5150
Text HLabel 2150 4100 0    50   Input ~ 0
CtlIn[5..23]
Wire Bus Line
	2150 4950 3550 4950
Entry Bus Bus
	3550 4950 3650 5050
Entry Bus Bus
	3550 4850 3650 4950
Wire Bus Line
	3650 5150 5100 5150
Text Label 3250 4850 0    50   ~ 0
D[3..5]
Text Label 3250 4950 0    50   ~ 0
D[0..2]
Wire Bus Line
	7500 5350 7000 5350
Wire Bus Line
	8550 5450 7000 5450
Entry Bus Bus
	7000 5350 6900 5250
Entry Bus Bus
	7000 5450 6900 5350
Text Label 7050 5350 0    50   ~ 0
Z[0..2]
Text Label 3800 5150 0    50   ~ 0
D[0..7]
Text Label 6550 5150 0    50   ~ 0
Z[0..7]
Text Label 7050 5450 0    50   ~ 0
Z[3..5]
Text HLabel 9650 3900 2    50   Output ~ 0
Ctl[5..23]
Entry Bus Bus
	2650 4350 2750 4450
Wire Bus Line
	2750 4450 5100 4450
Text Label 2800 4450 0    50   ~ 0
CtlIn[8..23]
Entry Bus Bus
	2650 4750 2750 4850
Wire Bus Line
	2750 4850 3550 4850
Text Label 2750 4850 0    50   ~ 0
CtlIn[5..7]
Wire Bus Line
	2150 4100 2650 4100
Entry Bus Bus
	8550 5450 8650 5350
Entry Bus Bus
	8550 4450 8650 4350
Wire Bus Line
	8650 3900 9650 3900
Text Label 8450 4450 2    50   ~ 0
Ctl[8..23]
Text Label 8450 5450 2    50   ~ 0
Ctl[5..7]
$Comp
L power:GND #PWR?
U 1 1 5FBB479B
P 3150 4700
F 0 "#PWR?" H 3150 4450 50  0001 C CNN
F 1 "GND" V 3155 4572 50  0000 R CNN
F 2 "" H 3150 4700 50  0001 C CNN
F 3 "" H 3150 4700 50  0001 C CNN
	1    3150 4700
	0    1    1    0   
$EndComp
Text Label 3250 4700 0    50   ~ 0
D6
Wire Wire Line
	3150 4700 3550 4700
Entry Wire Line
	3550 4700 3650 4800
Text Label 7150 5550 2    50   ~ 0
Z6
Wire Wire Line
	7400 5550 7000 5550
Entry Wire Line
	7000 5550 6900 5450
NoConn ~ 7400 5550
$Comp
L power:GND #PWR?
U 1 1 5FC17578
P 3150 4600
F 0 "#PWR?" H 3150 4350 50  0001 C CNN
F 1 "GND" V 3155 4472 50  0000 R CNN
F 2 "" H 3150 4600 50  0001 C CNN
F 3 "" H 3150 4600 50  0001 C CNN
	1    3150 4600
	0    1    1    0   
$EndComp
Text Label 3250 4600 0    50   ~ 0
D7
Wire Wire Line
	3150 4600 3550 4600
Entry Wire Line
	3550 4600 3650 4700
$Sheet
S 5100 4950 1150 500 
U 5FC18C0A
F0 "sheet5FC18C05" 50
F1 "EightBitPipelineRegister.sch" 50
F2 "CP" I L 5100 5050 50 
F3 "D[0..7]" I L 5100 5150 50 
F4 "Z[0..7]" O R 6250 5150 50 
$EndSheet
Text Label 7150 5650 2    50   ~ 0
Z7
Wire Wire Line
	7400 5650 7000 5650
Entry Wire Line
	7000 5650 6900 5550
NoConn ~ 7400 5650
Wire Bus Line
	8650 3900 8650 5350
Wire Bus Line
	2650 4100 2650 4750
Wire Bus Line
	6900 5150 6900 5550
Wire Bus Line
	3650 4700 3650 5150
$EndSCHEMATC
