# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Pipeline_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/synthesis {D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:23 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/synthesis" D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v 
# -- Compiling module Pipeline_Processor
# 
# Top level modules:
# 	Pipeline_Processor
# End time: 21:03:23 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:23 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 21:03:23 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v 
# -- Compiling module REGISTER
# 
# Top level modules:
# 	REGISTER
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v 
# -- Compiling module instruction_write_back
# 
# Top level modules:
# 	instruction_write_back
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v 
# -- Compiling module instruction_fetch
# 
# Top level modules:
# 	instruction_fetch
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v 
# -- Compiling module instruction_execution
# 
# Top level modules:
# 	instruction_execution
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v 
# -- Compiling module instruction_decode
# 
# Top level modules:
# 	instruction_decode
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v 
# -- Compiling module instruction_data_mem
# 
# Top level modules:
# 	instruction_data_mem
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl {D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/hdl" D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v 
# -- Compiling module imme_generator
# 
# Top level modules:
# 	imme_generator
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/ip {D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/ip" D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/ip {D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/ip" D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v 
# -- Compiling module d_mem
# 
# Top level modules:
# 	d_mem
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test {D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:24 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test" D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:03:24 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 21:03:24 on Mar 14,2024
# Loading work.tb
# Loading work.Pipeline_Processor
# Loading work.instruction_fetch
# Loading work.ins_mem
# Loading altera_mf_ver.altsyncram
# Loading work.instruction_decode
# Loading work.control
# Loading work.imme_generator
# Loading work.instruction_execution
# Loading work.ALU_control
# Loading work.ALU
# Loading work.instruction_data_mem
# Loading work.d_mem
# Loading work.instruction_write_back
# Loading work.REGISTER
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 刘圣民  Hostname: SHENGMINLIU  ProcessID: 36536
#           Attempting to use alternate WLF file "./wlft1dqh8n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1dqh8n
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test/tb.v(401)
#    Time: 20030 ns  Iteration: 1  Instance: /tb
# Break in Module tb at D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test/tb.v line 401
add wave -position end  sim:/tb/UUT/fetch/IFID
restart -f
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Note: $stop    : D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test/tb.v(401)
#    Time: 20030 ns  Iteration: 1  Instance: /tb
# Break in Module tb at D:/College/EEC180/Labs/Pipeline_processor/synthesis/../test/tb.v line 401
# End time: 21:38:18 on Mar 14,2024, Elapsed time: 0:34:54
# Errors: 0, Warnings: 2
