
;; Function char* strpre(const char*, const char*) (_Z6strprePKcS0_)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])


Basic block 4:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])


Basic block 5:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])


Basic block 6:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])

OUT:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])
  name: str
    offset 0
      (reg:DI 5 di [ str ])


7 basic blocks, 11 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1080, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [5.0%]  (fallthru) 4 [95.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 54, maybe hot.
Predecessors:  0 [5.0%]  (fallthru)
Successors:  6 [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 5 [di] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  4 [95.0%]  (can_fallthru)
Successors:  6 [5.0%]  (can_fallthru,loop_exit) 3 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  2 [95.0%]  (fallthru,can_fallthru)
Successors:  4 [100.0%]  (fallthru,dfs_back,can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 10526, maybe hot.
Predecessors:  3 [100.0%]  (fallthru,dfs_back,can_fallthru) 0 [95.0%]  (can_fallthru)
Successors:  5 [5.0%]  (fallthru,can_fallthru,loop_exit) 2 [95.0%]  (can_fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  4 [5.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 6 prev 5, next -2, loop_depth 0, count 0, freq 554, maybe hot.
Predecessors:  2 [5.0%]  (can_fallthru,loop_exit) 1 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

(note:HI 1 0 113 ("./strings.cc") 43)

(note 113 1 114 0 ( str (expr_list:REG_DEP_TRUE (reg:DI 5 di [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 114 113 12 0 ( pre (expr_list:REG_DEP_TRUE (reg:DI 4 si [ pre ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 12 114 90 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 90 12 10 0 NOTE_INSN_PROLOGUE_END)

(note:HI 10 90 15 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 15 10 16 0 ("./strings.cc") 47)

(insn:TI 16 15 17 0 ./strings.cc:47 (set (reg:QI 0 ax [orig:60 temp.36 ] [60])
        (mem:QI (reg/v/f:DI 4 si [orig:66 pre ] [66]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 17 16 18 0 ./strings.cc:47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 temp.36 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 16 (nil))
    (nil))

(jump_insn:TI 18 17 110 0 ./strings.cc:47 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 98)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_TRUE 17 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 5 [di] 7 [sp]
(note 110 18 111 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn 111 110 112 1 (set (pc)
        (label_ref 29)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 5 [di] 7 [sp]

(barrier 112 111 107)

;; Start of basic block 2, registers live: 4 [si] 5 [di] 7 [sp]
(code_label 107 112 42 2 14 "" [1 uses])

(note:HI 42 107 43 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 45 2 NOTE_INSN_DELETED)

(note:HI 45 43 46 2 NOTE_INSN_DELETED)

(insn:TI 46 45 115 2 ./strings.cc:47 (set (reg:QI 0 ax [orig:63 D.2512 ] [63])
        (mem:QI (plus:DI (reg/f:DI 4 si [orig:61 ivtmp.33 ] [61])
                (const_int 1 [0x1])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(note 115 46 108 2 ( pre (nil)) NOTE_INSN_VAR_LOCATION)

(note 108 115 44 2 ("./strings.cc") 49)

(insn 44 108 109 2 ./strings.cc:49 (parallel [
            (set (reg/v/f:DI 5 di [orig:65 str ] [65])
                (plus:DI (reg/v/f:DI 5 di [orig:65 str ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 109 44 47 2 ("./strings.cc") 47)

(insn:TI 47 109 48 2 ./strings.cc:47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:63 D.2512 ] [63])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_TRUE 46 (nil)))
    (nil))

(jump_insn:TI 48 47 73 2 ./strings.cc:47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 47 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp]

(note:HI 73 48 36 NOTE_INSN_LOOP_BEG)

;; Start of basic block 3, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp]
(note:HI 36 73 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 37 36 116 3 ./strings.cc:47 (parallel [
            (set (reg/f:DI 4 si [orig:61 ivtmp.33 ] [61])
                (plus:DI (reg/f:DI 4 si [orig:61 ivtmp.33 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 3, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp]

(note 116 37 98 4 ( pre (expr_list:REG_DEP_TRUE (reg:DI 4 si [ pre ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp]
(code_label 98 116 96 4 12 "" [1 uses])

(note 96 98 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 38 96 39 4 ("./strings.cc") 48)

(insn:TI 39 38 40 4 ./strings.cc:48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:63 D.2512 ] [63])
            (mem:QI (reg/v/f:DI 5 di [orig:65 str ] [65]) [0 S1 A8]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:63 D.2512 ] [63])
        (nil)))

(jump_insn:TI 40 39 74 4 ./strings.cc:48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 107)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 39 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 4, registers live:
 4 [si] 5 [di] 7 [sp]

(note:HI 74 40 53 NOTE_INSN_LOOP_END)

;; Start of basic block 5, registers live: 7 [sp]
(note:HI 53 74 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 60 53 101 5 NOTE_INSN_FUNCTION_END)

(insn:TI 101 60 61 5 ./strings.cc:47 (parallel [
            (set (reg/f:DI 0 ax [orig:62 D.2513 ] [62])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 61 101 69 5 ("./strings.cc") 51)

(insn 69 61 94 5 ./strings.cc:51 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 101 (nil))
    (nil))

(jump_insn:TI 94 69 93 5 ./strings.cc:51 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_ANTI 69 (nil)))
    (nil))
;; End of basic block 5, registers live:
 0 [ax] 7 [sp]

(barrier 93 94 21)

(note:HI 21 93 29 ("./strings.cc") 48)

;; Start of basic block 6, registers live: 5 [di] 7 [sp]
(code_label:HI 29 21 30 6 3 "" [2 uses])

(note:HI 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 31 30 32 6 ("./strings.cc") 47)

(insn:TI 32 31 92 6 ./strings.cc:47 (set (reg/f:DI 0 ax [orig:62 D.2513 ] [62])
        (reg/v/f:DI 5 di [orig:65 str ] [65])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:65 str ] [65])
        (nil)))

(note 92 32 91 6 ("./strings.cc") 51)

(jump_insn:TI 91 92 80 6 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 32 (nil))
    (nil))
;; End of basic block 6, registers live:
 0 [ax] 7 [sp]

(barrier:HI 80 91 89)

(note 89 80 0 NOTE_INSN_DELETED)


;; Function char* strlop(char*, char) (_Z6strlopPcc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:SI 4 si [ ch ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:63 ch ] [63])
      (reg/v:QI 2 cx [orig:63 ch ] [63])


Basic block 2:
IN:
Stack adjustment: 8
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:63 ch ] [63])
      (reg/v:QI 2 cx [orig:63 ch ] [63])

OUT:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:63 ch ] [63])
      (reg/v:QI 2 cx [orig:63 ch ] [63])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:63 ch ] [63])
      (reg/v:QI 2 cx [orig:63 ch ] [63])

OUT:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:QI 4 si [orig:63 ch ] [63])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:QI 4 si [orig:63 ch ] [63])

OUT:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:QI 4 si [orig:63 ch ] [63])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:63 ch ] [63])
      (reg/v:QI 2 cx [orig:63 ch ] [63])

OUT:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:63 ch ] [63])
      (reg/v:QI 2 cx [orig:63 ch ] [63])


Basic block 6:
IN:
Stack adjustment: 8
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8
Reg 1: last+0
Reg 2: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: last
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last ] [59])
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 2 cx [orig:63 ch ] [63])
      (reg:SI 4 si [ ch ])


7 basic blocks, 12 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1080, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  6 [5.0%]  (can_fallthru) 1 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  0 [95.0%]  (fallthru,can_fallthru)
Successors:  6 [5.0%]  (can_fallthru) 2 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 975, maybe hot.
Predecessors:  1 [95.0%]  (fallthru,can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 5 [di] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  4 [95.0%]  (can_fallthru)
Successors:  4 [95.0%]  (fallthru,dfs_back,can_fallthru) 5 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 5 [di] 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  3 [95.0%]  (fallthru,dfs_back,can_fallthru) 2 [100.0%] 
Successors:  5 [5.0%]  (fallthru,can_fallthru,loop_exit) 3 [95.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 5 [di] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 1080, maybe hot.
Predecessors:  4 [5.0%]  (fallthru,can_fallthru,loop_exit) 3 [5.0%]  (can_fallthru,loop_exit) 6 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 6 prev 5, next -2, loop_depth 0, count 0, freq 105, maybe hot.
Predecessors:  0 [5.0%]  (can_fallthru) 1 [5.0%]  (can_fallthru)
Successors:  5 [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 1 [dx] 5 [di] 7 [sp]

(note:HI 1 0 86 ("./strings.cc") 81)

(note 86 1 87 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 87 86 8 0 ( ch (expr_list:REG_DEP_TRUE (reg:SI 4 si [ ch ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 87 69 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 69 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 69 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./strings.cc") 84)

(insn:TI 11 10 78 0 ./strings.cc:84 (set (reg:QI 0 ax [orig:58 temp.67 ] [58])
        (mem:QI (reg/v/f:DI 5 di [orig:62 s ] [62]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(note 78 11 5 0 ("./strings.cc") 81)

(insn 5 78 79 0 ./strings.cc:81 (set (reg/v:QI 2 cx [orig:63 ch ] [63])
        (reg:QI 4 si [orig:64 ch ] [64])) 55 {*movqi_1} (nil)
    (nil))

(note 79 5 12 0 ("./strings.cc") 84)

(insn:TI 12 79 13 0 ./strings.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:58 temp.67 ] [58])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 11 (nil))
    (nil))

(jump_insn:TI 13 12 88 0 ./strings.cc:84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_TRUE 12 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp]

(note 88 13 15 1 ( ch (expr_list:REG_DEP_TRUE (reg/v:QI 2 cx [orig:63 ch ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 15 88 16 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 16 15 17 1 ./strings.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:58 temp.67 ] [58])
            (reg:QI 4 si [orig:63 ch ] [63]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:58 temp.67 ] [58])
        (expr_list:REG_DEAD (reg:QI 4 si [orig:63 ch ] [63])
            (nil))))

(jump_insn:TI 17 16 89 1 ./strings.cc:84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 16 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 1, registers live:
 2 [cx] 5 [di] 7 [sp]

(note 89 17 19 2 ( ch (expr_list:REG_DEP_TRUE (reg:QI 4 si [orig:63 ch ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 2 [cx] 5 [di] 7 [sp]
(note:HI 19 89 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 19 90 2 ./strings.cc:84 (set (reg/v/f:DI 1 dx [orig:59 last ] [59])
        (reg/v/f:DI 5 di [orig:62 s ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 90 20 82 2 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 1 dx [orig:59 last ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 82 90 83 2 (set (pc)
        (label_ref 21)) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 5 [di] 7 [sp]

(barrier 83 82 75)

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 5 [di] 7 [sp]
(code_label 75 83 30 3 24 "" [1 uses])

(note:HI 30 75 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 30 32 3 ./strings.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 D.2553 ] [60])
            (reg/v:QI 2 cx [orig:63 ch ] [63]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:60 D.2553 ] [60])
        (nil)))

(jump_insn:TI 32 31 60 3 ./strings.cc:84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 39)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 31 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 5 [di] 7 [sp]

(note:HI 60 32 59 NOTE_INSN_LOOP_END)

(note:HI 59 60 91 NOTE_INSN_LOOP_BEG)

(note 91 59 21 4 ( ch (expr_list:REG_DEP_TRUE (reg/v:QI 2 cx [orig:63 ch ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 5 [di] 7 [sp]
(code_label:HI 21 91 22 4 19 "" [1 uses])

(note:HI 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 23 22 24 4 ("./strings.cc") 85)

(insn:TI 24 23 25 4 ./strings.cc:85 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last ] [59])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 25 24 26 4 ("./strings.cc") 84)

(insn:TI 26 25 27 4 ./strings.cc:84 (set (reg:QI 0 ax [orig:60 D.2553 ] [60])
        (mem:QI (reg/v/f:DI 1 dx [orig:59 last ] [59]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 24 (nil))
    (nil))

(insn:TI 27 26 28 4 ./strings.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 D.2553 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 24 (insn_list:REG_DEP_TRUE 26 (nil)))
    (nil))

(jump_insn:TI 28 27 92 4 ./strings.cc:84 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 75)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_TRUE 27 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 5 [di] 7 [sp]

(note 92 28 39 5 ( ch (expr_list:REG_DEP_TRUE (reg:QI 4 si [orig:63 ch ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 1 [dx] 5 [di] 7 [sp]
(code_label:HI 39 92 40 5 20 "" [2 uses])

(note:HI 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 41 40 46 5 ("./strings.cc") 86)

(note:HI 46 41 47 5 NOTE_INSN_FUNCTION_END)

(note:HI 47 46 49 5 ("./strings.cc") 88)

(insn:TI 49 47 80 5 ./strings.cc:88 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 5 di [orig:62 s ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 s ] [62])
        (nil)))

(note 80 49 42 5 ("./strings.cc") 86)

(insn 42 80 81 5 ./strings.cc:86 (set (mem:QI (reg/v/f:DI 1 dx [orig:59 last ] [59]) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 1 dx [orig:59 last ] [59])
        (nil)))

(note 81 42 55 5 ("./strings.cc") 88)

(insn 55 81 70 5 ./strings.cc:88 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_TRUE 49 (nil)))
    (nil))

(note 70 55 71 5 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 71 70 72 5 ./strings.cc:88 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_TRUE 49 (insn_list:REG_DEP_ANTI 55 (nil))))
    (nil))
;; End of basic block 5, registers live:
 0 [ax] 7 [sp]

(barrier 72 71 93)

(note 93 72 94 6 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(note 94 93 36 6 ( ch (expr_list:REG_DEP_TRUE (reg/v:QI 2 cx [orig:63 ch ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 6, registers live: 5 [di] 7 [sp]
(code_label:HI 36 94 37 6 16 "" [2 uses])

(note:HI 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 38 37 95 6 ./strings.cc:84 (set (reg/v/f:DI 1 dx [orig:59 last ] [59])
        (reg/v/f:DI 5 di [orig:62 s ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 95 38 84 6 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 1 dx [orig:59 last ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 84 95 85 6 (set (pc)
        (label_ref 39)) -1 (nil)
    (nil))
;; End of basic block 6, registers live:
 1 [dx] 5 [di] 7 [sp]

(barrier 85 84 68)

(note 68 85 0 NOTE_INSN_DELETED)


;; Function char* strsplit(char*, char) (_Z8strsplitPcc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:SI 4 si [ ch ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:64 ch ] [64])
      (reg/v:QI 1 dx [orig:64 ch ] [64])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:64 ch ] [64])
      (reg/v:QI 1 dx [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:64 ch ] [64])
      (reg/v:QI 1 dx [orig:64 ch ] [64])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:QI 4 si [orig:64 ch ] [64])
      (reg/v:QI 1 dx [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:SI 4 si [ ch ])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 9:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 10:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 11:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 12:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


Basic block 13:
IN:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])

OUT:
Stack adjustment: 8
Reg 1: ch+0
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg/v:QI 1 dx [orig:64 ch ] [64])
      (reg:QI 4 si [orig:64 ch ] [64])


14 basic blocks, 24 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 2727, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [67.0%]  (fallthru,can_fallthru) 6 [33.0%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1827, maybe hot.
Predecessors:  0 [67.0%]  (fallthru,can_fallthru)
Successors:  2 [5.0%]  (fallthru) 4 [95.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 5 [di] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 91, maybe hot.
Predecessors:  1 [5.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 5 [di] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  4 [89.0%]  (can_fallthru)
Successors:  4 [95.0%]  (fallthru,dfs_back,can_fallthru) 7 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 5 [di] 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 11236, maybe hot.
Predecessors:  3 [95.0%]  (fallthru,dfs_back,can_fallthru) 1 [95.0%]  (can_fallthru)
Successors:  5 [11.0%]  (fallthru,can_fallthru,loop_exit) 3 [89.0%]  (can_fallthru)
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 5 [di] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 1827, maybe hot.
Predecessors:  11 [5.0%]  (can_fallthru,loop_exit) 10 [100.0%]  4 [11.0%]  (fallthru,can_fallthru,loop_exit) 7 [33.0%]  (can_fallthru) 8 [5.0%]  (can_fallthru) 13 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  0 [33.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 591, maybe hot.
Predecessors:  3 [5.0%]  (can_fallthru,loop_exit) 2 [100.0%] 
Successors:  5 [33.0%]  (can_fallthru) 8 [67.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 5 [di] 7 [sp]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 396, maybe hot.
Predecessors:  7 [67.0%]  (fallthru,can_fallthru)
Successors:  5 [5.0%]  (can_fallthru) 9 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 5 [di] 7 [sp]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 376, maybe hot.
Predecessors:  8 [95.0%]  (fallthru,can_fallthru)
Successors:  10 [5.0%]  (fallthru) 12 [95.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 19, maybe hot.
Predecessors:  9 [5.0%]  (fallthru)
Successors:  5 [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 5 [di] 7 [sp]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 3484, maybe hot.
Predecessors:  12 [95.0%]  (can_fallthru)
Successors:  12 [95.0%]  (fallthru,dfs_back,can_fallthru) 5 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 12 prev 11, next 13, loop_depth 1, count 0, freq 3668, maybe hot.
Predecessors:  9 [95.0%]  (can_fallthru) 11 [95.0%]  (fallthru,dfs_back,can_fallthru)
Successors:  13 [5.0%]  (fallthru) 11 [95.0%]  (can_fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 2 [cx] 5 [di] 7 [sp]

Basic block 13 prev 12, next -2, loop_depth 0, count 0, freq 183, maybe hot.
Predecessors:  12 [5.0%]  (fallthru)
Successors:  5 [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 5 [di] 7 [sp]

(note:HI 1 0 154 ("./strings.cc") 126)

(note 154 1 155 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 155 154 8 0 ( ch (expr_list:REG_DEP_TRUE (reg:SI 4 si [ ch ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 155 115 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 115 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 115 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./strings.cc") 128)

(insn:TI 11 10 143 0 ./strings.cc:128 (set (reg:QI 0 ax [orig:61 D.2584 ] [61])
        (mem:QI (reg/v/f:DI 5 di [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(note 143 11 5 0 ("./strings.cc") 126)

(insn 5 143 144 0 ./strings.cc:126 (set (reg/v:QI 1 dx [orig:64 ch ] [64])
        (reg:QI 4 si [orig:65 ch ] [65])) 55 {*movqi_1} (nil)
    (nil))

(note 144 5 12 0 ("./strings.cc") 128)

(insn:TI 12 144 13 0 ./strings.cc:128 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:61 D.2584 ] [61])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 11 (nil))
    (nil))

(jump_insn:TI 13 12 156 0 ./strings.cc:128 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 131)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_TRUE 12 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp]

(note 156 13 20 1 ( ch (expr_list:REG_DEP_TRUE (reg/v:QI 1 dx [orig:64 ch ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp]
(note:HI 20 156 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 21 20 22 1 ("./strings.cc") 129)

(insn:TI 22 21 23 1 ./strings.cc:129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:61 D.2584 ] [61])
            (reg:QI 4 si [orig:64 ch ] [64]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:61 D.2584 ] [61])
        (expr_list:REG_DEAD (reg:QI 4 si [orig:64 ch ] [64])
            (nil))))

(jump_insn:TI 23 22 157 1 ./strings.cc:129 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 22 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 5 [di] 7 [sp]

(note 157 23 145 2 ( ch (expr_list:REG_DEP_TRUE (reg:QI 4 si [orig:64 ch ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 1 [dx] 5 [di] 7 [sp]
(note 145 157 146 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(jump_insn 146 145 147 2 (set (pc)
        (label_ref 43)) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 1 [dx] 5 [di] 7 [sp]

(barrier 147 146 135)

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 5 [di] 7 [sp]
(code_label 135 147 97 3 42 "" [1 uses])

(note:HI 97 135 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 41 97 42 3 ./strings.cc:129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 1 dx [orig:64 ch ] [64])
            (reg:QI 0 ax [orig:59 temp.105 ] [59]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:59 temp.105 ] [59])
        (nil)))

(jump_insn:TI 42 41 90 3 ./strings.cc:129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 43)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 41 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 5 [di] 7 [sp]

(note:HI 90 42 89 NOTE_INSN_LOOP_END)

(note:HI 89 90 158 NOTE_INSN_LOOP_BEG)

(note 158 89 33 4 ( ch (expr_list:REG_DEP_TRUE (reg/v:QI 1 dx [orig:64 ch ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 1 [dx] 5 [di] 7 [sp]
(code_label:HI 33 158 34 4 32 "" [1 uses])

(note:HI 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 35 34 36 4 ./strings.cc:129 (parallel [
            (set (reg/v/f:DI 5 di [orig:63 s ] [63])
                (plus:DI (reg/v/f:DI 5 di [orig:63 s ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 36 35 37 4 ./strings.cc:129 (set (reg:QI 0 ax [orig:59 temp.105 ] [59])
        (mem:QI (reg/v/f:DI 5 di [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 35 (nil))
    (nil))

(insn:TI 37 36 38 4 ./strings.cc:129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:59 temp.105 ] [59])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_TRUE 36 (nil)))
    (nil))

(jump_insn:TI 38 37 71 4 ./strings.cc:129 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 135)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_TRUE 37 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 5 [di] 7 [sp]

;; Start of basic block 5, registers live: 5 [di] 7 [sp]
(code_label:HI 71 38 72 5 28 "" [5 uses])

(note:HI 72 71 76 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 76 72 77 5 NOTE_INSN_FUNCTION_END)

(note:HI 77 76 79 5 ("./strings.cc") 136)

(insn:TI 79 77 85 5 ./strings.cc:136 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 5 di [orig:63 s ] [63])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:63 s ] [63])
        (nil)))

(insn 85 79 116 5 ./strings.cc:136 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 79 (nil))
    (nil))

(note 116 85 117 5 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 117 116 118 5 ./strings.cc:136 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_ANTI 85 (nil)))
    (nil))
;; End of basic block 5, registers live:
 0 [ax] 7 [sp]

(barrier 118 117 131)

;; Start of basic block 6, registers live: 7 [sp]
(code_label 131 118 15 6 41 "" [1 uses])

(note:HI 15 131 122 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 122 15 125 6 ./strings.cc:128 (parallel [
            (set (reg/v/f:DI 5 di [orig:63 s ] [63])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 125 122 126 6 ./strings.cc:136 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 5 di [orig:63 s ] [63])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 122 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:63 s ] [63])
        (nil)))

(insn 126 125 127 6 ./strings.cc:136 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_TRUE 125 (nil)))
    (nil))

(jump_insn:TI 127 126 130 6 ./strings.cc:136 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 125 (insn_list:REG_DEP_ANTI 126 (nil))))
    (nil))
;; End of basic block 6, registers live:
 0 [ax] 7 [sp]

(barrier 130 127 43)

;; Start of basic block 7, registers live: 1 [dx] 5 [di] 7 [sp]
(code_label:HI 43 130 44 7 29 "" [2 uses])

(note:HI 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 45 44 46 7 ("./strings.cc") 130)

(insn:TI 46 45 47 7 ./strings.cc:130 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 1 dx [orig:64 ch ] [64])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil)
    (nil))

(jump_insn:TI 47 46 50 7 ./strings.cc:130 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 5 [di] 7 [sp]

(note:HI 50 47 49 ("./strings.cc") 132)

;; Start of basic block 8, registers live: 1 [dx] 5 [di] 7 [sp]
(note:HI 49 50 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 51 49 52 8 ./strings.cc:132 (set (mem:QI (reg/v/f:DI 5 di [orig:63 s ] [63]) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (nil))

(insn 52 51 53 8 ./strings.cc:132 (parallel [
            (set (reg/v/f:DI 5 di [orig:63 s ] [63])
                (plus:DI (reg/v/f:DI 5 di [orig:63 s ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 51 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 53 52 54 8 ("./strings.cc") 133)

(insn:TI 54 53 55 8 ./strings.cc:133 (set (reg:QI 2 cx [orig:58 temp.106 ] [58])
        (mem:QI (reg/v/f:DI 5 di [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 52 (insn_list:REG_DEP_TRUE 51 (nil)))
    (nil))

(insn:TI 55 54 56 8 ./strings.cc:133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 2 cx [orig:58 temp.106 ] [58])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 52 (insn_list:REG_DEP_TRUE 54 (nil)))
    (nil))

(jump_insn:TI 56 55 58 8 ./strings.cc:133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_ANTI 51 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 5 [di] 7 [sp]
(note:HI 58 56 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 59 58 60 9 ./strings.cc:133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 2 cx [orig:58 temp.106 ] [58])
            (reg/v:QI 1 dx [orig:64 ch ] [64]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg/v:QI 1 dx [orig:64 ch ] [64])
        (nil)))

(jump_insn:TI 60 59 148 9 ./strings.cc:133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 99)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 59 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 10, registers live: 5 [di] 7 [sp]
(note 148 60 149 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 149 148 150 10 (set (pc)
        (label_ref 71)) -1 (nil)
    (nil))
;; End of basic block 10, registers live:
 5 [di] 7 [sp]

(barrier 150 149 139)

;; Start of basic block 11, registers live: 0 [ax] 2 [cx] 5 [di] 7 [sp]
(code_label 139 150 68 11 43 "" [1 uses])

(note:HI 68 139 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 69 68 70 11 ./strings.cc:133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 temp.104 ] [60])
            (reg:QI 2 cx [orig:58 temp.106 ] [58]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:60 temp.104 ] [60])
        (nil)))

(jump_insn:TI 70 69 92 11 ./strings.cc:133 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 11, registers live:
 2 [cx] 5 [di] 7 [sp]

(note:HI 92 70 91 NOTE_INSN_LOOP_END)

(note:HI 91 92 99 NOTE_INSN_LOOP_BEG)

;; Start of basic block 12, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 99 91 98 12 38 "" [1 uses])

(note:HI 98 99 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 63 98 64 12 ./strings.cc:133 (parallel [
            (set (reg/v/f:DI 5 di [orig:63 s ] [63])
                (plus:DI (reg/v/f:DI 5 di [orig:63 s ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 64 63 65 12 ./strings.cc:133 (set (reg:QI 0 ax [orig:60 temp.104 ] [60])
        (mem:QI (reg/v/f:DI 5 di [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 63 (nil))
    (nil))

(insn:TI 65 64 66 12 ./strings.cc:133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 temp.104 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 63 (insn_list:REG_DEP_TRUE 64 (nil)))
    (nil))

(jump_insn:TI 66 65 151 12 ./strings.cc:133 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 139)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 63 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_TRUE 65 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 12, registers live:
 0 [ax] 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 13, registers live: 5 [di] 7 [sp]
(note 151 66 152 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 152 151 153 13 (set (pc)
        (label_ref 71)) -1 (nil)
    (nil))
;; End of basic block 13, registers live:
 5 [di] 7 [sp]

(barrier 153 152 114)

(note 114 153 0 NOTE_INSN_DELETED)


;; Function char* strtrimto(char*, char) (_Z9strtrimtoPcc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: ch+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])
  name: ch
    offset 0
      (reg:SI 4 si [ ch ])

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(note:HI 1 0 90 ("./strings.cc") 155)

(note 90 1 91 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 91 90 8 0 ( ch (expr_list:REG_DEP_TRUE (reg:SI 4 si [ ch ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
(note:HI 8 91 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 8 6 0 NOTE_INSN_DELETED)

(note:HI 6 5 45 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 45 6 67 0 NOTE_INSN_FUNCTION_END)

(insn/f:TI 67 45 10 0 ./strings.cc:155 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note:HI 10 67 11 0 ("./strings.cc") 157)

(insn 11 10 79 0 ./strings.cc:157 (set (reg:SI 3 bx [orig:60 D.2619 ] [60])
        (sign_extend:SI (reg:QI 4 si [orig:64 ch ] [64]))) 121 {extendqisi2} (insn_list:REG_DEP_ANTI 67 (nil))
    (expr_list:REG_DEAD (reg:QI 4 si [orig:64 ch ] [64])
        (nil)))

(note 79 11 68 0 ("./strings.cc") 155)

(insn/f 68 79 69 0 ./strings.cc:155 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 69 68 80 0 ./strings.cc:155 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 41 r12)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(note 80 69 12 0 ("./strings.cc") 157)

(insn 12 80 92 0 ./strings.cc:157 (set (reg:SI 4 si [ D.2619 ])
        (reg:SI 3 bx [orig:60 D.2619 ] [60])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 11 (nil))
    (nil))

(note 92 12 81 0 ( ch (nil)) NOTE_INSN_VAR_LOCATION)

(note 81 92 70 0 ("./strings.cc") 155)

(insn/f 70 81 71 0 ./strings.cc:155 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 69 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 71 70 3 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 3 71 17 0 ./strings.cc:155 (set (reg/v/f:DI 41 r12 [orig:62 s ] [62])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 69 (nil))
    (nil))

(note:HI 17 3 65 0 ("./strings.cc") 158)

(insn:TI 65 17 93 0 ./strings.cc:158 (set (reg/v/f:DI 6 bp [orig:69 last ] [69])
        (reg/v/f:DI 41 r12 [orig:62 s ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_TRUE 3 (nil)))
    (nil))

(note 93 65 82 0 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:69 last ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 82 93 14 0 ("./strings.cc") 157)

(call_insn/u:TI 14 82 94 0 ./strings.cc:157 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strrchr") [flags 0x41] <function_decl 0x2ad10a49e400 strrchr>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_TRUE 67 (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_TRUE 70 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ D.2619 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ s ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ s ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ D.2619 ]))
                (nil)))))

(note 94 14 83 0 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:62 s ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 83 94 58 0 ("./strings.cc") 158)

(insn:TI 58 83 27 0 ./strings.cc:158 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 0 ax [orig:59 last ] [59])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 70 (insn_list:REG_DEP_TRUE 14 (nil)))
    (nil))

(note:HI 27 58 28 0 ("./strings.cc") 161)

(insn 28 27 29 0 ./strings.cc:161 (set (reg:SI 4 si [ D.2619 ])
        (reg:SI 3 bx [orig:60 D.2619 ] [60])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 11 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 bx [orig:60 D.2619 ] [60])
        (nil)))

(insn 29 28 84 0 ./strings.cc:161 (set (reg:DI 5 di [ s ])
        (reg/v/f:DI 41 r12 [orig:62 s ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 3 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 41 r12 [orig:62 s ] [62])
        (nil)))

(note 84 29 59 0 ("./strings.cc") 158)

(insn:TI 59 84 25 0 ./strings.cc:158 (set (reg/v/f:DI 6 bp [orig:69 last ] [69])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (reg/v/f:DI 0 ax [orig:59 last ] [59])
            (reg/v/f:DI 6 bp [orig:69 last ] [69]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 14 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v/f:DI 0 ax [orig:59 last ] [59])
            (nil))))

(note:HI 25 59 26 0 ("./strings.cc") 159)

(insn:TI 26 25 85 0 ./strings.cc:159 (set (mem:QI (reg/v/f:DI 6 bp [orig:69 last ] [69]) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 14 (nil)))
    (nil))

(note 85 26 30 0 ("./strings.cc") 161)

(call_insn/u:TI 30 85 33 0 ./strings.cc:161 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strchr") [flags 0x41] <function_decl 0x2ad10a498000 strchr>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 26 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ D.2619 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ s ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ s ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ D.2619 ]))
                (nil)))))

(note:HI 33 30 66 0 ("./strings.cc") 162)

(insn:TI 66 33 61 0 ./strings.cc:162 (set (reg/f:DI 1 dx [68])
        (plus:DI (reg/v/f:DI 6 bp [orig:69 last ] [69])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 14 (insn_list:REG_DEP_OUTPUT 30 (insn_list:REG_DEP_TRUE 59 (nil))))
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:69 last ] [69])
        (nil)))

(insn 61 66 95 0 ./strings.cc:162 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 0 ax [orig:58 first ] [58])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_OUTPUT 58 (insn_list:REG_DEP_TRUE 30 (nil))))
    (nil))

(note 95 61 46 0 ( first (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:58 first ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 46 95 72 0 ("./strings.cc") 164)

(note 72 46 73 0 NOTE_INSN_EPILOGUE_BEG)

(insn 73 72 74 0 ./strings.cc:164 (set (reg:DI 3 bx)
        (mem:DI (reg/f:DI 7 sp) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_OUTPUT 11 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_ANTI 30 (nil))))))
    (nil))

(insn:TI 74 73 96 0 ./strings.cc:164 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_OUTPUT 59 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_ANTI 30 (nil))))))
    (nil))

(note 96 74 75 0 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(insn 75 96 97 0 ./strings.cc:164 (set (reg:DI 41 r12)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_OUTPUT 3 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_ANTI 30 (nil))))))
    (nil))

(note 97 75 86 0 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(note 86 97 62 0 ("./strings.cc") 162)

(insn:TI 62 86 87 0 ./strings.cc:162 (set (reg/v/f:DI 0 ax [orig:58 first ] [58])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (reg/f:DI 1 dx [68])
            (reg/v/f:DI 0 ax [orig:58 first ] [58]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 30 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/f:DI 1 dx [68])
            (nil))))

(note 87 62 76 0 ("./strings.cc") 164)

(insn 76 87 88 0 ./strings.cc:164 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_OUTPUT 61 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 73 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 75 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 88 76 41 0 ("./strings.cc") 162)

(insn:TI 41 88 98 0 ./strings.cc:162 (parallel [
            (set (reg/f:DI 0 ax [67])
                (plus:DI (reg/v/f:DI 0 ax [orig:58 first ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_OUTPUT 61 (insn_list:REG_DEP_TRUE 62 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 98 41 89 0 ( first (nil)) NOTE_INSN_VAR_LOCATION)

(note 89 98 54 0 ("./strings.cc") 164)

(insn 54 89 77 0 ./strings.cc:164 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 41 (nil))
    (nil))

(jump_insn:TI 77 54 78 0 ./strings.cc:164 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_TRUE 74 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 73 (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_ANTI 54 (nil)))))))))))))))))))))))))
    (nil))
;; End of basic block 0, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(barrier 78 77 64)

(note 64 78 0 NOTE_INSN_DELETED)


;; Function char* strchomp(char*) (_Z8strchompPc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 16
Reg 2: last+0
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])


Basic block 1:
IN:
Stack adjustment: 16
Reg 2: last+0
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 2: last+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: last.167
    offset 0
      (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])


Basic block 2:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 2: last+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: last.167
    offset 0
      (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg:DI 0 ax [orig:59 last.166 ] [59])
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 3:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg:DI 0 ax [orig:59 last.166 ] [59])
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 4:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 5:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 6:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 7:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 8:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 9:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 10:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 11:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 12:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 13:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 14:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 15:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 16:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 17:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 18:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 19:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 20:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 21:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 22:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 23:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 24:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 1: last.166+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 25:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 2: last+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: last.167
    offset 0
      (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])

OUT:
Stack adjustment: 8
Reg 1: last.166+0
Reg 2: last+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])


Basic block 26:
IN:
Stack adjustment: 16
Reg 1: last.166+0
Reg 2: last+0
Reg 3: s+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])

OUT:
Stack adjustment: 8
Reg 1: last.166+0
Reg 2: last+0
Variables:
  name: last.166
    offset 0
      (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
      (reg:DI 0 ax [orig:59 last.166 ] [59])
  name: last
    offset 0
      (reg/v/f:DI 2 cx [orig:60 last ] [60])


27 basic blocks, 53 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1080, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  26 [5.0%]  (can_fallthru) 1 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 3 [bx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  0 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 2 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 975, maybe hot.
Predecessors:  1 [95.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 975, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 4 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 853, should be 975

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 733, maybe hot.
Predecessors:  3 [95.0%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 16 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 926, should be 733

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 704, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 15 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 660, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 14 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 587, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 13 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 440, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 12 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 11 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 293, should be 880

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 929, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 11 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 440, should be 929

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 885, maybe hot.
Predecessors:  10 [95.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 12 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 1323, should be 885

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 843, maybe hot.
Predecessors:  11 [95.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 13 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 988, should be 843

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 803, maybe hot.
Predecessors:  12 [95.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 14 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 948, should be 803

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 765, maybe hot.
Predecessors:  13 [95.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 15 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 895, should be 765

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 729, maybe hot.
Predecessors:  14 [95.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  25 [5.0%]  (can_fallthru) 16 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 844, should be 729

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1096, maybe hot.
Predecessors:  15 [95.0%]  (fallthru,can_fallthru) 24 [95.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  17 [95.0%]  (fallthru,can_fallthru) 26 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 1622, should be 1096

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 1042, maybe hot.
Predecessors:  16 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 18 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 18 prev 17, next 19, loop_depth 1, count 0, freq 990, maybe hot.
Predecessors:  17 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 19 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 19 prev 18, next 20, loop_depth 1, count 0, freq 943, maybe hot.
Predecessors:  18 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 20 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 20 prev 19, next 21, loop_depth 1, count 0, freq 898, maybe hot.
Predecessors:  19 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 21 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 21 prev 20, next 22, loop_depth 1, count 0, freq 855, maybe hot.
Predecessors:  20 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 22 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 22 prev 21, next 23, loop_depth 1, count 0, freq 815, maybe hot.
Predecessors:  21 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 23 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 23 prev 22, next 24, loop_depth 1, count 0, freq 776, maybe hot.
Predecessors:  22 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (can_fallthru,loop_exit) 24 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 24 prev 23, next 25, loop_depth 1, count 0, freq 739, maybe hot.
Predecessors:  23 [95.0%]  (fallthru,can_fallthru)
Successors:  25 [5.0%]  (fallthru,can_fallthru,loop_exit) 16 [95.0%]  (dfs_back,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  24 [5.0%]  (fallthru,can_fallthru,loop_exit) 17 [5.0%]  (can_fallthru,loop_exit) 1 [5.0%]  (can_fallthru) 3 [5.0%]  (can_fallthru) 10 [5.0%]  (can_fallthru) 11 [5.0%]  (can_fallthru) 12 [5.0%]  (can_fallthru) 13 [5.0%]  (can_fallthru) 14 [5.0%]  (can_fallthru) 15 [5.0%]  (can_fallthru) 18 [5.0%]  (can_fallthru,loop_exit) 19 [5.0%]  (can_fallthru,loop_exit) 20 [5.0%]  (can_fallthru,loop_exit) 21 [5.0%]  (can_fallthru,loop_exit) 22 [5.0%]  (can_fallthru,loop_exit) 23 [5.0%]  (can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 700, should be 526

Basic block 26 prev 25, next -2, loop_depth 0, count 0, freq 554, maybe hot.
Predecessors:  0 [5.0%]  (can_fallthru) 16 [5.0%]  (can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]
Invalid sum of incoming frequencies 109, should be 554

(note:HI 1 0 365 ("./strings.cc") 69)

(note 365 1 6 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 7 [sp]
(note:HI 6 365 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 345 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 345 4 346 0 ./strings.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 346 345 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 346 8 0 ./strings.cc:69 (set (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 345 (nil))
    (nil))

(note:HI 8 3 10 0 ("./strings.cc") 71)

(call_insn/u:TI 10 8 366 0 ./strings.cc:71 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41] <function_decl 0x2ad10a49b200 strlen>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 345 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [ s ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ s ]))
            (nil))))

(note 366 10 344 0 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:63 s ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 344 366 367 0 ./strings.cc:71 (set (reg/v/f:DI 2 cx [orig:60 last ] [60])
        (plus:DI (reg:DI 0 ax [65])
            (reg/v/f:DI 3 bx [orig:63 s ] [63]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 10 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [65])
        (nil)))

(note 367 344 14 0 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 2 cx [orig:60 last ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 14 367 15 0 ("./strings.cc") 72)

(insn:TI 15 14 16 0 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 3 bx [orig:63 s ] [63])
            (reg/v/f:DI 2 cx [orig:60 last ] [60]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 344 (nil))))
    (nil))

(jump_insn:TI 16 15 18 0 ./strings.cc:72 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 345 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_ANTI 10 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 1, registers live: 2 [cx] 3 [bx] 7 [sp]
(note:HI 18 16 20 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 18 343 1 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/v/f:DI 2 cx [orig:60 last ] [60])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 343 20 368 1 ./strings.cc:72 (set (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])
        (plus:DI (reg/v/f:DI 2 cx [orig:60 last ] [60])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 368 343 24 1 ( last.167 (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 24 368 369 1 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 343 (nil))
    (nil))

(note 369 24 21 1 ( last.166 (expr_list:REG_DEP_TRUE (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 21 369 28 1 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 343 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_TRUE 20 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 28 21 78 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 78 28 70 2 NOTE_INSN_DELETED)

(insn:TI 70 78 71 2 (parallel [
            (set (reg/v/f:DI 2 cx [orig:60 last ] [60])
                (minus:DI (reg/v/f:DI 2 cx [orig:60 last ] [60])
                    (reg/v/f:DI 3 bx [orig:63 s ] [63])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 71 70 72 2 (set (reg:DI 4 si [68])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 72 71 342 2 (parallel [
            (set (reg:DI 4 si [68])
                (minus:DI (reg:DI 4 si [68])
                    (reg/v/f:DI 2 cx [orig:60 last ] [60])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 71 (insn_list:REG_DEP_TRUE 70 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 2 cx [orig:60 last ] [60])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (minus:DI (const_int 1 [0x1])
                    (reg:DI 66))
                (nil)))))

(insn:TI 342 72 370 2 (set (reg:DI 2 cx [69])
        (plus:DI (reg:DI 0 ax [orig:59 last.166 ] [59])
            (reg:DI 4 si [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 70 (insn_list:REG_DEP_TRUE 72 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [68])
        (nil)))

(note 370 342 362 2 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(note 362 370 77 2 NOTE_INSN_LOOP_BEG)

(insn:TI 77 362 371 2 (parallel [
            (set (reg:DI 0 ax [73])
                (minus:DI (reg:DI 0 ax [73])
                    (reg:DI 2 cx [69])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 342 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 371 77 204 2 ( last.167 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 204 371 205 2 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:DI (reg:DI 0 ax [73])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:DI 0 ax [74])
                (and:DI (reg:DI 0 ax [73])
                    (const_int 7 [0x7])))
        ]) 298 {*anddi_2} (insn_list:REG_DEP_OUTPUT 70 (insn_list:REG_DEP_OUTPUT 72 (insn_list:REG_DEP_TRUE 77 (nil))))
    (nil))

(jump_insn:TI 205 204 372 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 37)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_ANTI 72 (insn_list:REG_DEP_ANTI 342 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_TRUE 204 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

(note 372 205 83 3 ( last.166 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:59 last.166 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 83 372 86 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 86 83 87 3 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 87 86 88 3 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 86 (nil))
    (nil))

(jump_insn:TI 88 87 373 3 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_TRUE 87 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

(note 373 88 201 4 ( last.166 (expr_list:REG_DEP_TRUE (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 201 373 199 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 199 201 200 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [74])
            (const_int 1 [0x1]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 200 199 183 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 37)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 183 200 181 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 181 183 182 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [74])
            (const_int 2 [0x2]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 182 181 165 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 326)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 181 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 165 182 163 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 163 165 164 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [74])
            (const_int 3 [0x3]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 164 163 147 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 327)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 163 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 147 164 145 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 145 147 146 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [74])
            (const_int 4 [0x4]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 146 145 129 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 328)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 145 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 129 146 127 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 127 129 128 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [74])
            (const_int 5 [0x5]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 128 127 111 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 329)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 127 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 111 128 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 111 110 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [74])
            (const_int 6 [0x6]))) 2 {cmpdi_1_insn_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [74])
        (nil)))

(jump_insn:TI 110 109 97 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 330)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 109 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 97 110 100 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 100 97 101 10 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 101 100 102 10 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 100 (nil))
    (nil))

(jump_insn:TI 102 101 330 10 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_TRUE 101 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(code_label:HI 330 102 115 11 86 "" [1 uses])

(note:HI 115 330 118 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 118 115 119 11 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 119 118 120 11 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 118 (nil))
    (nil))

(jump_insn:TI 120 119 329 11 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_TRUE 119 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(code_label:HI 329 120 133 12 85 "" [1 uses])

(note:HI 133 329 136 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 136 133 137 12 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 137 136 138 12 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 136 (nil))
    (nil))

(jump_insn:TI 138 137 328 12 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 136 (insn_list:REG_DEP_TRUE 137 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(code_label:HI 328 138 151 13 84 "" [1 uses])

(note:HI 151 328 154 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 154 151 155 13 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 155 154 156 13 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 154 (nil))
    (nil))

(jump_insn:TI 156 155 327 13 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 154 (insn_list:REG_DEP_TRUE 155 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(code_label:HI 327 156 169 14 83 "" [1 uses])

(note:HI 169 327 172 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 172 169 173 14 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 173 172 174 14 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 172 (nil))
    (nil))

(jump_insn:TI 174 173 326 14 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 172 (insn_list:REG_DEP_TRUE 173 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(code_label:HI 326 174 187 15 82 "" [1 uses])

(note:HI 187 326 190 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 190 187 191 15 ./strings.cc:72 (parallel [
            (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 191 190 192 15 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 190 (nil))
    (nil))

(jump_insn:TI 192 191 37 15 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 190 (insn_list:REG_DEP_TRUE 191 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(code_label:HI 37 192 38 16 56 "" [3 uses])

(note:HI 38 37 43 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 38 44 16 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
            (reg:DI 2 cx [69]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 44 43 69 16 ./strings.cc:72 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 45)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 43 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

(note:HI 69 44 33 NOTE_INSN_LOOP_END)

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp]
(note:HI 33 69 341 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 341 33 35 17 ./strings.cc:72 (set (reg/f:DI 0 ax [75])
        (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (nil)))

(insn:TI 35 341 34 17 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 0 ax [orig:59 last.166 ] [59]) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (insn_list:REG_DEP_TRUE 341 (nil))
    (nil))

(insn 34 35 36 17 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (reg/f:DI 0 ax [75])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 341 (nil))
    (nil))

(jump_insn:TI 36 34 210 17 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 341 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_TRUE 35 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 17, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 18, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 210 36 214 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 210 340 18 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 340 214 215 18 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 215 340 223 18 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 340 (insn_list:REG_DEP_TRUE 214 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 18, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 19, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 223 215 227 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 227 223 339 19 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -2 [0xfffffffffffffffe])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 339 227 228 19 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -2 [0xfffffffffffffffe]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 228 339 236 19 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 339 (insn_list:REG_DEP_TRUE 227 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 19, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 20, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 236 228 240 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 240 236 338 20 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -3 [0xfffffffffffffffd])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 338 240 241 20 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -3 [0xfffffffffffffffd]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 241 338 249 20 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_TRUE 240 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 20, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 21, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 249 241 253 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 249 337 21 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -4 [0xfffffffffffffffc])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 337 253 254 21 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -4 [0xfffffffffffffffc]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 254 337 262 21 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_TRUE 253 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 21, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 22, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 262 254 266 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 266 262 336 22 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -5 [0xfffffffffffffffb])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 336 266 267 22 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -5 [0xfffffffffffffffb]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 267 336 275 22 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_TRUE 266 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 22, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 23, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 275 267 279 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 279 275 335 23 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -6 [0xfffffffffffffffa])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 335 279 280 23 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -6 [0xfffffffffffffffa]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 280 335 288 23 ./strings.cc:72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_TRUE 279 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 23, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp]

;; Start of basic block 24, registers live: 0 [ax] 2 [cx] 3 [bx] 7 [sp]
(note:HI 288 280 292 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 292 288 334 24 ./strings.cc:72 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 0 ax [75])
                    (const_int -7 [0xfffffffffffffff9])) [0 S1 A8])
            (const_int 10 [0xa]))) 10 {*cmpqi_1} (nil)
    (nil))

(insn 334 292 293 24 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (plus:DI (reg/f:DI 0 ax [75])
            (const_int -7 [0xfffffffffffffff9]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 0 ax [75])
        (nil)))

(jump_insn:TI 293 334 374 24 ./strings.cc:72 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 37)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 334 (insn_list:REG_DEP_TRUE 292 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 24, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp]

(note 374 293 375 25 ( last.166 (expr_list:REG_DEP_TRUE (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 375 374 376 25 ( last.167 (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:58 last.167 ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 376 375 48 25 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 2 cx [orig:60 last ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 25, registers live: 1 [dx] 3 [bx] 7 [sp]
(code_label:HI 48 376 49 25 55 "" [15 uses])

(note:HI 49 48 50 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 50 49 55 25 ("./strings.cc") 74)

(note:HI 55 50 56 25 NOTE_INSN_FUNCTION_END)

(note:HI 56 55 58 25 ("./strings.cc") 76)

(insn:TI 58 56 377 25 ./strings.cc:76 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 3 bx [orig:63 s ] [63])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (nil)))

(note 377 58 363 25 ( last.167 (nil)) NOTE_INSN_VAR_LOCATION)

(note 363 377 51 25 ("./strings.cc") 74)

(insn 51 363 364 25 ./strings.cc:74 (set (mem:QI (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (const_int 1 [0x1])) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (nil)))

(note 364 51 64 25 ("./strings.cc") 76)

(insn 64 364 347 25 ./strings.cc:76 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 58 (nil))
    (nil))

(note 347 64 348 25 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 348 347 378 25 ./strings.cc:76 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_TRUE 51 (nil)))
    (nil))

(note 378 348 349 25 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 349 378 350 25 ./strings.cc:76 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 348 (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_ANTI 64 (nil)))))
    (nil))
;; End of basic block 25, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 350 349 379)

(note 379 350 45 26 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:63 s ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 3 [bx] 7 [sp]
(code_label:HI 45 379 46 26 51 "" [2 uses])

(note:HI 46 45 47 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 47 46 355 26 ./strings.cc:72 (set (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (reg/v/f:DI 3 bx [orig:63 s ] [63])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 355 47 356 26 ./strings.cc:76 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 3 bx [orig:63 s ] [63])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (nil)))

(insn 356 355 352 26 ./strings.cc:76 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 355 (nil))
    (nil))

(note 352 356 353 26 ("./strings.cc") 74)

(insn:TI 353 352 354 26 ./strings.cc:74 (set (mem:QI (plus:DI (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
                (const_int 1 [0x1])) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 47 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 1 dx [orig:59 last.166 ] [59])
        (nil)))

(note 354 353 357 26 ("./strings.cc") 76)

(insn:TI 357 354 380 26 ./strings.cc:76 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 355 (insn_list:REG_DEP_TRUE 353 (nil))))
    (nil))

(note 380 357 358 26 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 358 380 361 26 ./strings.cc:76 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 357 (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_TRUE 355 (insn_list:REG_DEP_ANTI 356 (nil))))))
    (nil))
;; End of basic block 26, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 361 358 332)

(note 332 361 0 NOTE_INSN_DELETED)


;; Function char* strtrim(char*) (_Z7strtrimPc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 1:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 2:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 3:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 4:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 5:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 6:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 7:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 8:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 9:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 10:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 11:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 12:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 13:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 14:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 15:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 16:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 17:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 18:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 19:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 20:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 21:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 22:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 23:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 24:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 25:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 26:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 27:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 28:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 29:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 30:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 31:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 32:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 33:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 34:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 35:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 36:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 37:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 41: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 s ] [64])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 8


38 basic blocks, 69 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  33 [5.0%]  (can_fallthru) 1 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 975, maybe hot.
Predecessors:  0 [95.0%]  (fallthru,can_fallthru)
Successors:  2 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 926, maybe hot.
Predecessors:  1 [95.0%]  (fallthru,can_fallthru)
Successors:  33 [5.0%]  (can_fallthru) 3 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 754, maybe hot.
Predecessors:  2 [95.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 24 [12.5%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 880, should be 754

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 733, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 22 [14.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 704, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 20 [16.7%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 660, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 18 [20.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 587, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 16 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 440, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 14 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 12 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 293, should be 880

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  11 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 440, should be 880

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 836, maybe hot.
Predecessors:  10 [95.0%]  (fallthru,can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 836, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  13 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 1276, should be 836

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 794, maybe hot.
Predecessors:  12 [95.0%]  (fallthru,can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 794, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  15 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 941, should be 794

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 754, maybe hot.
Predecessors:  14 [95.0%]  (fallthru,can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 755, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  17 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 901, should be 755

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 717, maybe hot.
Predecessors:  16 [95.0%]  (fallthru,can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 717, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  19 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 849, should be 717

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 681, maybe hot.
Predecessors:  18 [95.0%]  (fallthru,can_fallthru)
Successors:  20 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 681, maybe hot.
Predecessors:  19 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  21 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 798, should be 681

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 647, maybe hot.
Predecessors:  20 [95.0%]  (fallthru,can_fallthru)
Successors:  22 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 647, maybe hot.
Predecessors:  21 [100.0%]  (fallthru,can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  23 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 752, should be 647

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 614, maybe hot.
Predecessors:  22 [95.0%]  (fallthru,can_fallthru)
Successors:  33 [5.0%]  (can_fallthru) 24 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 24 prev 23, next 25, loop_depth 1, count 0, freq 890, maybe hot.
Predecessors:  23 [95.0%]  (fallthru,can_fallthru) 32 [95.0%]  (dfs_back,can_fallthru) 3 [12.5%]  (can_fallthru)
Successors:  25 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 1237, should be 890

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 845, maybe hot.
Predecessors:  24 [95.0%]  (fallthru,can_fallthru)
Successors:  26 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 26 prev 25, next 27, loop_depth 1, count 0, freq 803, maybe hot.
Predecessors:  25 [95.0%]  (fallthru,can_fallthru)
Successors:  27 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 763, maybe hot.
Predecessors:  26 [95.0%]  (fallthru,can_fallthru)
Successors:  28 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 725, maybe hot.
Predecessors:  27 [95.0%]  (fallthru,can_fallthru)
Successors:  29 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 688, maybe hot.
Predecessors:  28 [95.0%]  (fallthru,can_fallthru)
Successors:  30 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 653, maybe hot.
Predecessors:  29 [95.0%]  (fallthru,can_fallthru)
Successors:  31 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 620, maybe hot.
Predecessors:  30 [95.0%]  (fallthru,can_fallthru)
Successors:  32 [95.0%]  (fallthru,can_fallthru) 33 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 589, maybe hot.
Predecessors:  31 [95.0%]  (fallthru,can_fallthru)
Successors:  33 [5.0%]  (fallthru,can_fallthru,loop_exit) 24 [95.0%]  (dfs_back,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  25 [5.0%]  (can_fallthru,loop_exit) 27 [5.0%]  (can_fallthru,loop_exit) 24 [5.0%]  (can_fallthru,loop_exit) 1 [5.0%]  (can_fallthru) 2 [5.0%]  (can_fallthru) 10 [5.0%]  (can_fallthru) 32 [5.0%]  (fallthru,can_fallthru,loop_exit) 12 [5.0%]  (can_fallthru) 31 [5.0%]  (can_fallthru,loop_exit) 14 [5.0%]  (can_fallthru) 28 [5.0%]  (can_fallthru,loop_exit) 16 [5.0%]  (can_fallthru) 30 [5.0%]  (can_fallthru,loop_exit) 18 [5.0%]  (can_fallthru) 26 [5.0%]  (can_fallthru,loop_exit) 20 [5.0%]  (can_fallthru) 29 [5.0%]  (can_fallthru,loop_exit) 22 [5.0%]  (can_fallthru) 23 [5.0%]  (can_fallthru) 0 [5.0%]  (can_fallthru)
Successors:  34 [5.0%]  (fallthru) 36 [95.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 7 [sp] 41 [r12]
Invalid sum of incoming frequencies 771, should be 1026

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 51, maybe hot.
Predecessors:  33 [5.0%]  (fallthru)
Successors:  37 [100.0%] 
Registers live at start: 7 [sp] 41 [r12]
Registers live at end: 7 [sp] 41 [r12]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  36 [95.0%]  (can_fallthru)
Successors:  37 [5.0%]  (can_fallthru,loop_exit) 36 [95.0%]  (fallthru,dfs_back,can_fallthru)
Registers live at start: 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 7 [sp] 41 [r12]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  33 [95.0%]  (can_fallthru) 35 [95.0%]  (fallthru,dfs_back,can_fallthru)
Successors:  35 [95.0%]  (can_fallthru) 37 [5.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 0 [ax] 7 [sp] 41 [r12]
Registers live at end: 7 [sp] 41 [r12]

Basic block 37 prev 36, next -2, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  36 [5.0%]  (fallthru,can_fallthru,loop_exit) 35 [5.0%]  (can_fallthru,loop_exit) 34 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(note:HI 1 0 514 ("./strings.cc") 141)

(note 514 1 6 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12]
(note:HI 6 514 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 13 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 13 4 496 0 NOTE_INSN_DELETED)

(insn/f:TI 496 13 3 0 ./strings.cc:141 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 3 496 497 0 ./strings.cc:141 (set (reg/v/f:DI 41 r12 [orig:64 s ] [64])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 496 (nil))
    (nil))

(insn/f:TI 497 3 498 0 ./strings.cc:141 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 498 497 499 0 ./strings.cc:141 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 499 498 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 499 10 0 ("./strings.cc") 143)

(call_insn/u:TI 10 8 515 0 ./strings.cc:143 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41] <function_decl 0x2ad10a49b200 strlen>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (insn_list:REG_DEP_TRUE 498 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [ s ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ s ]))
            (nil))))

(note 515 10 14 0 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:64 s ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 14 515 516 0 ./strings.cc:143 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (plus:DI (reg:DI 0 ax [66])
                (reg/v/f:DI 41 r12 [orig:64 s ] [64]))
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 10 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [66])
        (nil)))

(note 516 14 15 0 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:58 last ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 15 516 16 0 ("./strings.cc") 144)

(insn:TI 16 15 17 0 ./strings.cc:144 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 41 r12 [orig:64 s ] [64])
            (reg/v/f:DI 3 bx [orig:58 last ] [58]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 14 (nil))))
    (nil))

(jump_insn:TI 17 16 95 0 ./strings.cc:144 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 10 (nil))))))))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 1, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 95 17 97 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 97 95 488 1 ./strings.cc:144 (set (reg:SI 5 di [78])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(insn 488 97 93 1 (set (reg:DI 6 bp [76])
        (reg/v/f:DI 3 bx [orig:58 last ] [58])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 93 488 94 1 (parallel [
            (set (reg:DI 6 bp [76])
                (minus:DI (reg:DI 6 bp [76])
                    (reg/v/f:DI 41 r12 [orig:64 s ] [64])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 488 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 94 93 99 1 (parallel [
            (set (reg:DI 6 bp [76])
                (and:DI (reg:DI 6 bp [76])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_TRUE 93 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn/u:TI 99 94 101 1 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 97 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 101 99 102 1 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:79 D.2604 ] [79])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 94 (insn_list:REG_DEP_TRUE 99 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:79 D.2604 ] [79])
        (nil)))

(jump_insn:TI 102 101 111 1 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_ANTI 99 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 1, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 2, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 111 102 107 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 111 109 2 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 109 107 110 2 ./strings.cc:144 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 41 r12 [orig:64 s ] [64])
            (reg/v/f:DI 3 bx [orig:58 last ] [58]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_TRUE 107 (nil))
    (nil))

(jump_insn:TI 110 109 291 2 ./strings.cc:144 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_TRUE 109 (nil)))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 291 110 289 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 289 291 290 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 290 289 266 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 474)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 289 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 4, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 266 290 264 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 264 266 265 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 1 [0x1]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 265 264 241 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 480)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 264 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 241 265 239 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 239 241 240 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 2 [0x2]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 240 239 216 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 481)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 239 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 6, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 216 240 214 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 216 215 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 3 [0x3]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 215 214 191 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 482)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 214 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 7, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 191 215 189 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 189 191 190 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 4 [0x4]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 190 189 166 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 483)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 189 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 8, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 166 190 164 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 166 165 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 5 [0x5]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 165 164 141 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 484)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 164 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 9, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 141 165 139 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 141 140 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [76])
            (const_int 6 [0x6]))) 2 {cmpdi_1_insn_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [76])
        (nil)))

(jump_insn:TI 140 139 124 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 485)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 10, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 124 140 118 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 118 124 120 10 ./strings.cc:144 (set (reg:SI 5 di [82])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 120 118 122 10 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 118 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 122 120 123 10 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:83 D.2604 ] [83])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 120 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:83 D.2604 ] [83])
        (nil)))

(jump_insn:TI 123 122 132 10 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_ANTI 120 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 10, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 11, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 132 123 128 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 128 132 485 11 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 12, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 485 128 149 12 140 "" [1 uses])

(note:HI 149 485 143 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 143 149 145 12 ./strings.cc:144 (set (reg:SI 5 di [84])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 145 143 147 12 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 143 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 147 145 148 12 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:85 D.2604 ] [85])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 145 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:85 D.2604 ] [85])
        (nil)))

(jump_insn:TI 148 147 157 12 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 143 (insn_list:REG_DEP_TRUE 147 (insn_list:REG_DEP_ANTI 145 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 12, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 13, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 157 148 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 153 157 484 13 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 14, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 484 153 174 14 139 "" [1 uses])

(note:HI 174 484 168 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 168 174 170 14 ./strings.cc:144 (set (reg:SI 5 di [86])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 170 168 172 14 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 168 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 172 170 173 14 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 D.2604 ] [87])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 170 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:87 D.2604 ] [87])
        (nil)))

(jump_insn:TI 173 172 182 14 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 168 (insn_list:REG_DEP_TRUE 172 (insn_list:REG_DEP_ANTI 170 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 14, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 15, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 182 173 178 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 178 182 483 15 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 16, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 483 178 199 16 138 "" [1 uses])

(note:HI 199 483 193 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 193 199 195 16 ./strings.cc:144 (set (reg:SI 5 di [88])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 195 193 197 16 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 193 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 197 195 198 16 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:89 D.2604 ] [89])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 195 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:89 D.2604 ] [89])
        (nil)))

(jump_insn:TI 198 197 207 16 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 193 (insn_list:REG_DEP_TRUE 197 (insn_list:REG_DEP_ANTI 195 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 16, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 17, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 207 198 203 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 207 482 17 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 17, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 18, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 482 203 224 18 137 "" [1 uses])

(note:HI 224 482 218 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 218 224 220 18 ./strings.cc:144 (set (reg:SI 5 di [90])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 220 218 222 18 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 218 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 222 220 223 18 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:91 D.2604 ] [91])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 220 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:91 D.2604 ] [91])
        (nil)))

(jump_insn:TI 223 222 232 18 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 218 (insn_list:REG_DEP_TRUE 222 (insn_list:REG_DEP_ANTI 220 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 18, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 19, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 232 223 228 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 228 232 481 19 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 20, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 481 228 249 20 136 "" [1 uses])

(note:HI 249 481 243 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 243 249 245 20 ./strings.cc:144 (set (reg:SI 5 di [92])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 245 243 247 20 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 243 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 247 245 248 20 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:93 D.2604 ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 245 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:93 D.2604 ] [93])
        (nil)))

(jump_insn:TI 248 247 257 20 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_TRUE 247 (insn_list:REG_DEP_ANTI 245 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 20, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 21, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 257 248 253 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 257 480 21 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 21, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 22, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 480 253 274 22 135 "" [1 uses])

(note:HI 274 480 268 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 268 274 270 22 ./strings.cc:144 (set (reg:SI 5 di [94])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 270 268 272 22 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 268 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 272 270 273 22 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:95 D.2604 ] [95])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:95 D.2604 ] [95])
        (nil)))

(jump_insn:TI 273 272 282 22 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_TRUE 272 (insn_list:REG_DEP_ANTI 270 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 22, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 23, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 282 273 278 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 278 282 280 23 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 280 278 281 23 ./strings.cc:144 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 41 r12 [orig:64 s ] [64])
            (reg/v/f:DI 3 bx [orig:58 last ] [58]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_TRUE 278 (nil))
    (nil))

(jump_insn:TI 281 280 81 23 ./strings.cc:144 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 280 (nil)))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 23, registers live:
 3 [bx] 7 [sp] 41 [r12]

(note:HI 81 281 474 NOTE_INSN_LOOP_BEG)

;; Start of basic block 24, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 474 81 89 24 133 "" [2 uses])

(note:HI 89 474 30 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 30 89 32 24 ./strings.cc:144 (set (reg:SI 5 di [80])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(call_insn/u:TI 32 30 34 24 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 30 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 34 32 35 24 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:81 D.2604 ] [81])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:81 D.2604 ] [81])
        (nil)))

(jump_insn:TI 35 34 82 24 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_ANTI 32 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 24, registers live:
 3 [bx] 7 [sp] 41 [r12]

(note:HI 82 35 22 NOTE_INSN_LOOP_END)

;; Start of basic block 25, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 22 82 495 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 495 22 293 25 ./strings.cc:145 (set (reg/f:DI 6 bp [77])
        (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
            (const_int -1 [0xffffffffffffffff]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (nil)))

(insn:TI 293 495 24 25 ./strings.cc:144 (set (reg:SI 5 di [68])
        (sign_extend:SI (mem:QI (reg:DI 6 bp [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (insn_list:REG_DEP_TRUE 495 (nil))
    (nil))

(insn 24 293 295 25 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (reg/f:DI 6 bp [77])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 495 (nil))
    (nil))

(call_insn/u:TI 295 24 297 25 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 293 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 297 295 298 25 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:61 D.2604 ] [61])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 295 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.2604 ] [61])
        (nil)))

(jump_insn:TI 298 297 307 25 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_TRUE 297 (insn_list:REG_DEP_ANTI 295 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 25, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 26, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 307 298 303 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 303 307 313 26 ./strings.cc:145 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 313 303 315 26 ./strings.cc:144 (set (reg:SI 5 di [96])
        (sign_extend:SI (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8]))) 121 {extendqisi2} (insn_list:REG_DEP_TRUE 303 (nil))
    (nil))

(call_insn/u:TI 315 313 317 26 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 313 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 317 315 318 26 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:97 D.2604 ] [97])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 303 (insn_list:REG_DEP_TRUE 315 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:97 D.2604 ] [97])
        (nil)))

(jump_insn:TI 318 317 327 26 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 303 (insn_list:REG_DEP_ANTI 313 (insn_list:REG_DEP_TRUE 317 (insn_list:REG_DEP_ANTI 315 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 26, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 27, registers live: 6 [bp] 7 [sp] 41 [r12]
(note:HI 327 318 333 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 333 327 494 27 ./strings.cc:144 (set (reg:SI 5 di [98])
        (sign_extend:SI (mem:QI (plus:DI (reg/f:DI 6 bp [77])
                    (const_int -2 [0xfffffffffffffffe])) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(insn 494 333 335 27 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (reg/f:DI 6 bp [77])
            (const_int -2 [0xfffffffffffffffe]))) 196 {*lea_2_rex64} (nil)
    (nil))

(call_insn/u:TI 335 494 337 27 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 333 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 337 335 338 27 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:99 D.2604 ] [99])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 335 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:99 D.2604 ] [99])
        (nil)))

(jump_insn:TI 338 337 347 27 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 333 (insn_list:REG_DEP_TRUE 337 (insn_list:REG_DEP_ANTI 335 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 27, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 28, registers live: 6 [bp] 7 [sp] 41 [r12]
(note:HI 347 338 353 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 353 347 493 28 ./strings.cc:144 (set (reg:SI 5 di [100])
        (sign_extend:SI (mem:QI (plus:DI (reg/f:DI 6 bp [77])
                    (const_int -3 [0xfffffffffffffffd])) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(insn 493 353 355 28 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (reg/f:DI 6 bp [77])
            (const_int -3 [0xfffffffffffffffd]))) 196 {*lea_2_rex64} (nil)
    (nil))

(call_insn/u:TI 355 493 357 28 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 353 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 357 355 358 28 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:101 D.2604 ] [101])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 355 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:101 D.2604 ] [101])
        (nil)))

(jump_insn:TI 358 357 367 28 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_TRUE 357 (insn_list:REG_DEP_ANTI 355 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 28, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 29, registers live: 6 [bp] 7 [sp] 41 [r12]
(note:HI 367 358 373 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 373 367 492 29 ./strings.cc:144 (set (reg:SI 5 di [102])
        (sign_extend:SI (mem:QI (plus:DI (reg/f:DI 6 bp [77])
                    (const_int -4 [0xfffffffffffffffc])) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(insn 492 373 375 29 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (reg/f:DI 6 bp [77])
            (const_int -4 [0xfffffffffffffffc]))) 196 {*lea_2_rex64} (nil)
    (nil))

(call_insn/u:TI 375 492 377 29 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 373 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 377 375 378 29 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:103 D.2604 ] [103])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 375 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:103 D.2604 ] [103])
        (nil)))

(jump_insn:TI 378 377 387 29 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 373 (insn_list:REG_DEP_TRUE 377 (insn_list:REG_DEP_ANTI 375 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 29, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 30, registers live: 6 [bp] 7 [sp] 41 [r12]
(note:HI 387 378 393 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 393 387 491 30 ./strings.cc:144 (set (reg:SI 5 di [104])
        (sign_extend:SI (mem:QI (plus:DI (reg/f:DI 6 bp [77])
                    (const_int -5 [0xfffffffffffffffb])) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(insn 491 393 395 30 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (reg/f:DI 6 bp [77])
            (const_int -5 [0xfffffffffffffffb]))) 196 {*lea_2_rex64} (nil)
    (nil))

(call_insn/u:TI 395 491 397 30 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 393 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 397 395 398 30 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:105 D.2604 ] [105])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 395 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:105 D.2604 ] [105])
        (nil)))

(jump_insn:TI 398 397 407 30 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 491 (insn_list:REG_DEP_ANTI 393 (insn_list:REG_DEP_TRUE 397 (insn_list:REG_DEP_ANTI 395 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 30, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 31, registers live: 6 [bp] 7 [sp] 41 [r12]
(note:HI 407 398 413 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 413 407 490 31 ./strings.cc:144 (set (reg:SI 5 di [106])
        (sign_extend:SI (mem:QI (plus:DI (reg/f:DI 6 bp [77])
                    (const_int -6 [0xfffffffffffffffa])) [0 S1 A8]))) 121 {extendqisi2} (nil)
    (nil))

(insn 490 413 415 31 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (reg/f:DI 6 bp [77])
            (const_int -6 [0xfffffffffffffffa]))) 196 {*lea_2_rex64} (nil)
    (nil))

(call_insn/u:TI 415 490 417 31 ./strings.cc:144 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 413 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 417 415 418 31 ./strings.cc:144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:107 D.2604 ] [107])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 415 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:107 D.2604 ] [107])
        (nil)))

(jump_insn:TI 418 417 427 31 ./strings.cc:144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 36)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_ANTI 413 (insn_list:REG_DEP_TRUE 417 (insn_list:REG_DEP_ANTI 415 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 31, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12]

;; Start of basic block 32, registers live: 6 [bp] 7 [sp] 41 [r12]
(note:HI 427 418 489 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 489 427 425 32 ./strings.cc:145 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (plus:DI (reg/f:DI 6 bp [77])
            (const_int -7 [0xfffffffffffffff9]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 6 bp [77])
        (nil)))

(insn:TI 425 489 426 32 ./strings.cc:144 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 41 r12 [orig:64 s ] [64])
            (reg/v/f:DI 3 bx [orig:58 last ] [58]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_TRUE 489 (nil))
    (nil))

(jump_insn:TI 426 425 36 32 ./strings.cc:144 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 474)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_TRUE 425 (nil)))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 32, registers live:
 3 [bx] 7 [sp] 41 [r12]

;; Start of basic block 33, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 36 426 37 33 88 "" [19 uses])

(note:HI 37 36 38 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(note:HI 38 37 39 33 ("./strings.cc") 146)

(insn:TI 39 38 40 33 ./strings.cc:146 (set (mem:QI (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (const_int 1 [0x1])) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (nil)))

(note:HI 40 39 41 33 ("./strings.cc") 147)

(insn 41 40 42 33 ./strings.cc:147 (set (reg:QI 0 ax [orig:60 D.2609 ] [60])
        (mem:QI (reg/v/f:DI 41 r12 [orig:64 s ] [64]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 39 (nil))
    (nil))

(insn:TI 42 41 43 33 ./strings.cc:147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 D.2609 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 41 (nil))
    (nil))

(jump_insn:TI 43 42 83 33 ./strings.cc:147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 471)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_ANTI 39 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 7 [sp] 41 [r12]

(note:HI 83 43 511 NOTE_INSN_LOOP_BEG)

;; Start of basic block 34, registers live: 7 [sp] 41 [r12]
(note 511 83 512 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(jump_insn 512 511 513 34 (set (pc)
        (label_ref 63)) -1 (nil)
    (nil))
;; End of basic block 34, registers live:
 7 [sp] 41 [r12]

(barrier 513 512 47)

;; Start of basic block 35, registers live: 7 [sp] 41 [r12]
(code_label:HI 47 513 48 35 93 "" [1 uses])

(note:HI 48 47 49 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note:HI 49 48 50 35 ("./strings.cc") 148)

(insn:TI 50 49 51 35 ./strings.cc:148 (parallel [
            (set (reg/v/f:DI 41 r12 [orig:64 s ] [64])
                (plus:DI (reg/v/f:DI 41 r12 [orig:64 s ] [64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 51 50 52 35 ("./strings.cc") 147)

(insn:TI 52 51 53 35 ./strings.cc:147 (set (reg:QI 0 ax [orig:60 D.2609 ] [60])
        (mem:QI (reg/v/f:DI 41 r12 [orig:64 s ] [64]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 50 (nil))
    (nil))

(insn:TI 53 52 54 35 ./strings.cc:147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 D.2609 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 50 (insn_list:REG_DEP_TRUE 52 (nil)))
    (nil))

(jump_insn:TI 54 53 471 35 ./strings.cc:147 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 63)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_TRUE 53 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 35, registers live:
 0 [ax] 7 [sp] 41 [r12]

;; Start of basic block 36, registers live: 0 [ax] 7 [sp] 41 [r12]
(code_label:HI 471 54 90 36 132 "" [1 uses])

(note:HI 90 471 57 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 57 90 59 36 ./strings.cc:147 (set (reg:SI 5 di [orig:69 D.2609 ] [69])
        (sign_extend:SI (reg:QI 0 ax [orig:60 D.2609 ] [60]))) 121 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:60 D.2609 ] [60])
        (nil)))

(call_insn/u:TI 59 57 61 36 ./strings.cc:147 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 57 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2609 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2609 ]))
            (nil))))

(insn:TI 61 59 62 36 ./strings.cc:147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:59 D.2611 ] [59])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 59 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.2611 ] [59])
        (nil)))

(jump_insn:TI 62 61 84 36 ./strings.cc:147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 36, registers live:
 7 [sp] 41 [r12]

(note:HI 84 62 63 NOTE_INSN_LOOP_END)

;; Start of basic block 37, registers live: 7 [sp] 41 [r12]
(code_label:HI 63 84 64 37 91 "" [2 uses])

(note:HI 64 63 68 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(note:HI 68 64 69 37 NOTE_INSN_FUNCTION_END)

(note:HI 69 68 424 37 NOTE_INSN_DELETED)

(note:HI 424 69 500 37 ("./strings.cc") 144)

(note 500 424 501 37 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 501 500 517 37 ./strings.cc:150 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(note 517 501 502 37 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 502 517 509 37 ./strings.cc:150 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 501 (nil))
    (nil))

(note 509 502 71 37 ("./strings.cc") 150)

(insn:TI 71 509 77 37 ./strings.cc:150 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 41 r12 [orig:64 s ] [64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 41 r12 [orig:64 s ] [64])
        (nil)))

(insn 77 71 510 37 ./strings.cc:150 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 71 (nil))
    (nil))

(note 510 77 503 37 ("./strings.cc") 144)

(insn:TI 503 510 518 37 ./strings.cc:150 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_TRUE 502 (nil)))
    (nil))

(note 518 503 504 37 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 504 518 505 37 ./strings.cc:150 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_TRUE 502 (insn_list:REG_DEP_TRUE 501 (insn_list:REG_DEP_TRUE 71 (insn_list:REG_DEP_ANTI 77 (nil))))))
    (nil))
;; End of basic block 37, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(barrier 505 504 487)

(note 487 505 0 NOTE_INSN_DELETED)


;; Function char* strsplit(char*) (_Z8strsplitPc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 16
Reg 3: s+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
      (reg:DI 5 di [ s ])


Basic block 1:
IN:
Stack adjustment: 16
Reg 3: s+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 2:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 3:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 8


Basic block 4:
IN:
Stack adjustment: 16
Reg 3: s+0
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])


Basic block 5:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 6:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 7:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 8:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])


Basic block 9:
IN:
Stack adjustment: 16
Reg 3: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 3 bx [orig:63 s ] [63])

OUT:
Stack adjustment: 8


10 basic blocks, 17 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 2306, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [67.0%]  (fallthru,can_fallthru) 4 [33.0%]  (can_fallthru)
Registers live at start: 3 [bx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  0 [67.0%]  (fallthru,can_fallthru) 2 [89.0%]  (dfs_back,can_fallthru)
Successors:  2 [95.0%]  (fallthru,can_fallthru) 5 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 3 [bx] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  1 [95.0%]  (fallthru,can_fallthru)
Successors:  3 [11.0%]  (fallthru,can_fallthru,loop_exit) 1 [89.0%]  (dfs_back,can_fallthru)
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1301, maybe hot.
Predecessors:  7 [5.0%]  (can_fallthru,loop_exit) 2 [11.0%]  (fallthru,can_fallthru,loop_exit) 6 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 761, maybe hot.
Predecessors:  0 [33.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  1 [5.0%]  (can_fallthru,loop_exit)
Successors:  6 [5.0%]  (fallthru) 8 [95.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 25, maybe hot.
Predecessors:  5 [5.0%]  (fallthru)
Successors:  3 [100.0%] 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 4628, maybe hot.
Predecessors:  8 [95.0%]  (can_fallthru)
Successors:  3 [5.0%]  (can_fallthru,loop_exit) 8 [95.0%]  (fallthru,dfs_back,can_fallthru)
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

Basic block 8 prev 7, next 9, loop_depth 1, count 0, freq 4872, maybe hot.
Predecessors:  5 [95.0%]  (can_fallthru) 7 [95.0%]  (fallthru,dfs_back,can_fallthru)
Successors:  7 [95.0%]  (can_fallthru) 9 [5.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 0 [ax] 3 [bx] 7 [sp]
Registers live at end: 3 [bx] 7 [sp]

Basic block 9 prev 8, next -2, loop_depth 0, count 0, freq 244, maybe hot.
Predecessors:  8 [5.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 7 [sp]

(note:HI 1 0 134 ("./strings.cc") 108)

(note 134 1 6 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 7 [sp]
(note:HI 6 134 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 99 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 99 4 100 0 ./strings.cc:108 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 100 99 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 100 9 0 ("./strings.cc") 110)

(insn 9 8 129 0 ./strings.cc:110 (set (reg:QI 0 ax [orig:61 D.2569 ] [61])
        (mem:QI (reg:DI 5 di [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 99 (nil))
    (nil))

(note 129 9 3 0 ("./strings.cc") 108)

(insn 3 129 130 0 ./strings.cc:108 (set (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 99 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ s ])
        (nil)))

(note 130 3 10 0 ("./strings.cc") 110)

(insn:TI 10 130 11 0 ./strings.cc:110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:61 D.2569 ] [61])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 9 (nil))
    (nil))

(jump_insn:TI 11 10 135 0 ./strings.cc:110 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 124)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_ANTI 99 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 3 [bx] 7 [sp]

(note 135 11 88 1 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:63 s ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 0 [ax] 3 [bx] 7 [sp]
(code_label:HI 88 135 82 1 150 "" [1 uses])

(note:HI 82 88 26 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 26 82 28 1 ./strings.cc:111 (set (reg:SI 5 di [orig:64 D.2569 ] [64])
        (sign_extend:SI (reg:QI 0 ax [orig:61 D.2569 ] [61]))) 121 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:61 D.2569 ] [61])
        (nil)))

(call_insn/u:TI 28 26 30 1 ./strings.cc:111 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 26 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2569 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2569 ]))
            (nil))))

(insn:TI 30 28 31 1 ./strings.cc:111 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:60 D.2575 ] [60])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 28 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 D.2575 ] [60])
        (nil)))

(jump_insn:TI 31 30 77 1 ./strings.cc:111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 125)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_ANTI 28 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 1, registers live:
 3 [bx] 7 [sp]

(note:HI 77 31 76 NOTE_INSN_LOOP_END)

(note:HI 76 77 18 NOTE_INSN_LOOP_BEG)

;; Start of basic block 2, registers live: 3 [bx] 7 [sp]
(note:HI 18 76 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 19 18 20 2 ("./strings.cc") 111)

(insn:TI 20 19 21 2 ./strings.cc:111 (parallel [
            (set (reg/v/f:DI 3 bx [orig:63 s ] [63])
                (plus:DI (reg/v/f:DI 3 bx [orig:63 s ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 21 20 22 2 ./strings.cc:111 (set (reg:QI 0 ax [orig:61 D.2569 ] [61])
        (mem:QI (reg/v/f:DI 3 bx [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 20 (nil))
    (nil))

(insn:TI 22 21 23 2 ./strings.cc:111 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:61 D.2569 ] [61])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_TRUE 21 (nil)))
    (nil))

(jump_insn:TI 23 22 58 2 ./strings.cc:111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 88)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 22 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 7 [sp]

;; Start of basic block 3, registers live: 3 [bx] 7 [sp]
(code_label:HI 58 23 59 3 144 "" [2 uses])

(note:HI 59 58 63 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 63 59 64 3 NOTE_INSN_FUNCTION_END)

(note:HI 64 63 66 3 ("./strings.cc") 118)

(insn:TI 66 64 72 3 ./strings.cc:118 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 3 bx [orig:63 s ] [63])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (nil)))

(insn 72 66 101 3 ./strings.cc:118 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 66 (nil))
    (nil))

(note 101 72 102 3 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 102 101 136 3 ./strings.cc:118 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 66 (nil))
    (nil))

(note 136 102 103 3 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 103 136 104 3 ./strings.cc:118 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 102 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_ANTI 72 (nil))))
    (nil))
;; End of basic block 3, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 104 103 137)

(note 137 104 124 4 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:63 s ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 7 [sp]
(code_label 124 137 13 4 152 "" [1 uses])

(note:HI 13 124 105 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 105 13 108 4 ./strings.cc:110 (parallel [
            (set (reg/v/f:DI 3 bx [orig:63 s ] [63])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 108 105 109 4 ./strings.cc:118 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 3 bx [orig:63 s ] [63])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 105 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (nil)))

(insn 109 108 110 4 ./strings.cc:118 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 108 (nil))
    (nil))

(insn:TI 110 109 138 4 ./strings.cc:118 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_OUTPUT 105 (nil)))
    (nil))

(note 138 110 111 4 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 111 138 114 4 ./strings.cc:118 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 105 (insn_list:REG_DEP_TRUE 110 (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_ANTI 109 (nil)))))
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 114 111 34)

(note:HI 34 114 139 ("./strings.cc") 114)

(note 139 34 125 5 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:63 s ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 3 [bx] 7 [sp]
(code_label 125 139 33 5 153 "" [1 uses])

(note:HI 33 125 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 35 33 36 5 ./strings.cc:114 (set (mem:QI (reg/v/f:DI 3 bx [orig:63 s ] [63]) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (nil))

(insn 36 35 37 5 ./strings.cc:114 (parallel [
            (set (reg/v/f:DI 3 bx [orig:63 s ] [63])
                (plus:DI (reg/v/f:DI 3 bx [orig:63 s ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 35 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 37 36 38 5 ("./strings.cc") 115)

(insn:TI 38 37 39 5 ./strings.cc:115 (set (reg:QI 0 ax [orig:58 temp.240 ] [58])
        (mem:QI (reg/v/f:DI 3 bx [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 35 (nil)))
    (nil))

(insn:TI 39 38 40 5 ./strings.cc:115 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:58 temp.240 ] [58])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_TRUE 38 (nil)))
    (nil))

(jump_insn:TI 40 39 78 5 ./strings.cc:115 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 94)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_ANTI 35 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 3 [bx] 7 [sp]

(note:HI 78 40 131 NOTE_INSN_LOOP_BEG)

;; Start of basic block 6, registers live: 3 [bx] 7 [sp]
(note 131 78 132 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 132 131 133 6 (set (pc)
        (label_ref 58)) -1 (nil)
    (nil))
;; End of basic block 6, registers live:
 3 [bx] 7 [sp]

(barrier 133 132 44)

;; Start of basic block 7, registers live: 3 [bx] 7 [sp]
(code_label:HI 44 133 45 7 148 "" [1 uses])

(note:HI 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 46 45 47 7 ./strings.cc:115 (parallel [
            (set (reg/v/f:DI 3 bx [orig:63 s ] [63])
                (plus:DI (reg/v/f:DI 3 bx [orig:63 s ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 47 46 48 7 ./strings.cc:115 (set (reg:QI 0 ax [orig:58 temp.240 ] [58])
        (mem:QI (reg/v/f:DI 3 bx [orig:63 s ] [63]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn:TI 48 47 49 7 ./strings.cc:115 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:58 temp.240 ] [58])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_TRUE 47 (nil)))
    (nil))

(jump_insn:TI 49 48 94 7 ./strings.cc:115 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 58)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_TRUE 48 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 3 [bx] 7 [sp]

;; Start of basic block 8, registers live: 0 [ax] 3 [bx] 7 [sp]
(code_label:HI 94 49 83 8 151 "" [1 uses])

(note:HI 83 94 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 52 83 54 8 ./strings.cc:115 (set (reg:SI 5 di [orig:65 temp.240 ] [65])
        (sign_extend:SI (reg:QI 0 ax [orig:58 temp.240 ] [58]))) 121 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:58 temp.240 ] [58])
        (nil)))

(call_insn/u:TI 54 52 56 8 ./strings.cc:115 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ temp.240 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ temp.240 ]))
            (nil))))

(insn:TI 56 54 57 8 ./strings.cc:115 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:59 D.2579 ] [59])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 54 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.2579 ] [59])
        (nil)))

(jump_insn:TI 57 56 79 8 ./strings.cc:115 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_ANTI 54 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 8, registers live:
 3 [bx] 7 [sp]

(note:HI 79 57 121 NOTE_INSN_LOOP_END)

;; Start of basic block 9, registers live: 3 [bx] 7 [sp]
(note 121 79 116 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 116 121 117 9 ("./strings.cc") 118)

(insn:TI 117 116 118 9 ./strings.cc:118 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 3 bx [orig:63 s ] [63])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:63 s ] [63])
        (nil)))

(insn 118 117 119 9 ./strings.cc:118 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 117 (nil))
    (nil))

(insn:TI 119 118 140 9 ./strings.cc:118 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 117 (nil))
    (nil))

(note 140 119 120 9 ( s (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 120 140 123 9 ./strings.cc:118 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_ANTI 118 (nil))))
    (nil))
;; End of basic block 9, registers live:
 0 [ax] 3 [bx] 7 [sp]

(barrier 123 120 98)

(note 98 123 0 NOTE_INSN_DELETED)


;; Function char* strlopspace(char*) (_Z11strlopspacePc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 5: s+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:62 s ] [62])
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 1:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 5: s+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:62 s ] [62])
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 5: s+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:62 s ] [62])
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 2:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 3:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 5: s+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
      (reg:DI 5 di [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 32
Reg 3: last+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])


Basic block 4:
IN:
Stack adjustment: 32
Reg 3: last+0
Reg 5: s+0
Reg 6: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 6 bp [orig:62 s ] [62])
      (reg:DI 5 di [orig:62 s ] [62])
  name: last
    offset 0
      (reg/v/f:DI 3 bx [orig:58 last ] [58])

OUT:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:62 s ] [62])


5 basic blocks, 9 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [5.0%]  (fallthru) 3 [95.0%]  (can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 51, maybe hot.
Predecessors:  0 [5.0%]  (fallthru)
Successors:  4 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  3 [95.0%]  (can_fallthru)
Successors:  4 [5.0%]  (can_fallthru,loop_exit) 3 [95.0%]  (fallthru,dfs_back,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [95.0%]  (fallthru,dfs_back,can_fallthru) 0 [95.0%]  (can_fallthru)
Successors:  2 [95.0%]  (can_fallthru) 4 [5.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 4 prev 3, next -2, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  3 [5.0%]  (fallthru,can_fallthru,loop_exit) 2 [5.0%]  (can_fallthru,loop_exit) 1 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(note:HI 1 0 87 ("./strings.cc") 93)

(note 87 1 6 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp]
(note:HI 6 87 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 69 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 69 4 3 0 ./strings.cc:93 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 3 69 70 0 ./strings.cc:93 (set (reg/v/f:DI 6 bp [orig:62 s ] [62])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 69 (nil))
    (nil))

(insn/f:TI 70 3 8 0 ./strings.cc:93 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note:HI 8 70 14 0 ("./strings.cc") 96)

(insn 14 8 88 0 ./strings.cc:96 (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (reg:DI 5 di [orig:62 s ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 70 (nil))
    (nil))

(note 88 14 82 0 ( last (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:58 last ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 82 88 71 0 ("./strings.cc") 93)

(insn/f:TI 71 82 72 0 ./strings.cc:93 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_TRUE 70 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 72 71 83 0 NOTE_INSN_PROLOGUE_END)

(note 83 72 9 0 ("./strings.cc") 96)

(insn 9 83 10 0 ./strings.cc:96 (set (reg:QI 0 ax [orig:60 D.2562 ] [60])
        (mem:QI (reg:DI 5 di [orig:62 s ] [62]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_TRUE 70 (insn_list:REG_DEP_TRUE 71 (nil))))
    (expr_list:REG_DEAD (reg:DI 5 di [orig:62 s ] [62])
        (nil)))

(insn:TI 10 9 11 0 ./strings.cc:96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 D.2562 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_TRUE 9 (nil)))
    (nil))

(jump_insn:TI 11 10 58 0 ./strings.cc:96 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 30)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 71 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(note:HI 58 11 84 1 NOTE_INSN_LOOP_BEG)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp]
(note 84 58 85 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn 85 84 86 1 (set (pc)
        (label_ref 38)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 3 [bx] 6 [bp] 7 [sp]

(barrier 86 85 89)

(note 89 86 22 2 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:62 s ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 22 89 23 2 159 "" [1 uses])

(note:HI 23 22 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 24 23 25 2 ("./strings.cc") 97)

(insn:TI 25 24 26 2 ./strings.cc:97 (parallel [
            (set (reg/v/f:DI 3 bx [orig:58 last ] [58])
                (plus:DI (reg/v/f:DI 3 bx [orig:58 last ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 26 25 27 2 ("./strings.cc") 96)

(insn:TI 27 26 28 2 ./strings.cc:96 (set (reg:QI 0 ax [orig:60 D.2562 ] [60])
        (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 25 (nil))
    (nil))

(insn:TI 28 27 29 2 ./strings.cc:96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:60 D.2562 ] [60])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 25 (insn_list:REG_DEP_TRUE 27 (nil)))
    (nil))

(jump_insn:TI 29 28 90 2 ./strings.cc:96 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_TRUE 28 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(note 90 29 30 3 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:62 s ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 30 90 31 3 158 "" [1 uses])

(note:HI 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 32 31 34 3 ./strings.cc:96 (set (reg:SI 5 di [orig:63 D.2562 ] [63])
        (sign_extend:SI (reg:QI 0 ax [orig:60 D.2562 ] [60]))) 121 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:60 D.2562 ] [60])
        (nil)))

(call_insn/u:TI 34 32 36 3 ./strings.cc:96 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2562 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2562 ]))
            (nil))))

(insn:TI 36 34 37 3 ./strings.cc:96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:59 D.2564 ] [59])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 34 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.2564 ] [59])
        (nil)))

(jump_insn:TI 37 36 59 3 ./strings.cc:96 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_ANTI 34 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 3, registers live:
 3 [bx] 6 [bp] 7 [sp]

(note:HI 59 37 91 NOTE_INSN_LOOP_END)

(note 91 59 38 4 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:62 s ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 4, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 38 91 39 4 157 "" [2 uses])

(note:HI 39 38 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 40 39 45 4 ("./strings.cc") 98)

(note:HI 45 40 41 4 NOTE_INSN_FUNCTION_END)

(insn:TI 41 45 46 4 ./strings.cc:98 (set (mem:QI (reg/v/f:DI 3 bx [orig:58 last ] [58]) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:58 last ] [58])
        (nil)))

(note:HI 46 41 73 4 ("./strings.cc") 100)

(note 73 46 74 4 NOTE_INSN_EPILOGUE_BEG)

(insn 74 73 48 4 ./strings.cc:100 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_OUTPUT 41 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 48 74 75 4 ./strings.cc:100 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 6 bp [orig:62 s ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:62 s ] [62])
        (nil)))

(insn:TI 75 48 92 4 ./strings.cc:100 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 74 (nil)))
    (nil))

(note 92 75 54 4 ( last (nil)) NOTE_INSN_VAR_LOCATION)

(insn 54 92 76 4 ./strings.cc:100 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 48 (nil))
    (nil))

(insn:TI 76 54 93 4 ./strings.cc:100 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 74 (nil)))))
    (nil))

(note 93 76 77 4 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:62 s ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 77 93 78 4 ./strings.cc:100 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 74 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 54 (nil)))))))
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(barrier 78 77 68)

(note 68 78 0 NOTE_INSN_DELETED)


;; Function char* strcasepre(const char*, const char*) (_Z10strcaseprePKcS0_)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])

OUT:
Stack adjustment: 32
Reg 4: pre+0
Reg 5: str+0
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])


Basic block 1:
IN:
Stack adjustment: 32
Reg 4: pre+0
Reg 5: str+0
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])

OUT:
Stack adjustment: 32
Reg 4: pre+0
Reg 5: str+0
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])


Basic block 2:
IN:
Stack adjustment: 32
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])

OUT:
Stack adjustment: 32
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])


Basic block 3:
IN:
Stack adjustment: 32
Reg 4: pre+0
Reg 5: str+0
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])

OUT:
Stack adjustment: 32
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])


Basic block 4:
IN:
Stack adjustment: 32
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])

OUT:
Stack adjustment: 8


Basic block 5:
IN:
Stack adjustment: 32
Reg 4: pre+0
Reg 5: str+0
Reg 41: str+0
Variables:
  name: str
    offset 0
      (reg/v/f:DI 41 r12 [orig:64 str ] [64])
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])

OUT:
Stack adjustment: 8
Reg 4: pre+0
Reg 5: str+0
Variables:
  name: str
    offset 0
      (reg:DI 5 di [ str ])
  name: pre
    offset 0
      (reg:DI 4 si [ pre ])


6 basic blocks, 10 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1026, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  3 [95.0%]  (can_fallthru) 1 [5.0%]  (fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 6 [bp] 7 [sp] 41 [r12]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 51, maybe hot.
Predecessors:  0 [5.0%]  (fallthru)
Successors:  5 [100.0%] 
Registers live at start: 7 [sp] 41 [r12]
Registers live at end: 7 [sp] 41 [r12]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 9500, maybe hot.
Predecessors:  3 [95.0%]  (can_fallthru)
Successors:  5 [5.0%]  (can_fallthru,loop_exit) 3 [95.0%]  (fallthru,dfs_back,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 6 [bp] 7 [sp] 41 [r12]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  0 [95.0%]  (can_fallthru) 2 [95.0%]  (fallthru,dfs_back,can_fallthru)
Successors:  4 [5.0%]  (fallthru,can_fallthru,loop_exit) 2 [95.0%]  (can_fallthru)
Registers live at start: 0 [ax] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 6 [bp] 7 [sp] 41 [r12]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  3 [5.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

Basic block 5 prev 4, next -2, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  2 [5.0%]  (can_fallthru,loop_exit) 1 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 41 [r12]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(note:HI 1 0 117 ("./strings.cc") 56)

(note 117 1 118 0 ( str (expr_list:REG_DEP_TRUE (reg:DI 5 di [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 118 117 7 0 ( pre (expr_list:REG_DEP_TRUE (reg:DI 4 si [ pre ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
(note:HI 7 118 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 5 11 0 ("./strings.cc") 60)

(insn:TI 11 10 106 0 ./strings.cc:60 (set (reg:QI 0 ax [orig:62 D.2522 ] [62])
        (mem:QI (reg/v/f:DI 4 si [orig:65 pre ] [65]) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(note 106 11 81 0 ("./strings.cc") 56)

(insn/f 81 106 3 0 ./strings.cc:56 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 3 81 82 0 ./strings.cc:56 (set (reg/v/f:DI 41 r12 [orig:64 str ] [64])
        (reg:DI 5 di [ str ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 81 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ str ])
        (nil)))

(insn/f:TI 82 3 107 0 ./strings.cc:56 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(note 107 82 21 0 ("./strings.cc") 60)

(insn 21 107 12 0 ./strings.cc:60 (set (reg/f:DI 6 bp [orig:58 ivtmp.302 ] [58])
        (reg/v/f:DI 4 si [orig:65 pre ] [65])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 82 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:65 pre ] [65])
        (nil)))

(insn:TI 12 21 108 0 ./strings.cc:60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:62 D.2522 ] [62])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 11 (nil))
    (nil))

(note 108 12 83 0 ("./strings.cc") 56)

(insn/f 83 108 84 0 ./strings.cc:56 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 81 (insn_list:REG_DEP_TRUE 82 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 84 83 109 0 NOTE_INSN_PROLOGUE_END)

(note 109 84 13 0 ("./strings.cc") 60)

(jump_insn:TI 13 109 119 0 ./strings.cc:60 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 22)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 6 [bp] 7 [sp] 41 [r12]

(note 119 13 114 1 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 7 [sp] 41 [r12]
(note 114 119 115 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn 115 114 116 1 (set (pc)
        (label_ref 14)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 41 [r12]

(barrier 116 115 37)

(note:HI 37 116 120 ("./strings.cc") 62)

(note 120 37 121 2 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 121 120 105 2 ( pre (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 6 [bp] 7 [sp] 41 [r12]
(code_label 105 121 36 2 170 "" [1 uses])

(note:HI 36 105 39 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 39 36 40 2 ("./strings.cc") 60)

(insn:TI 40 39 110 2 ./strings.cc:60 (set (reg:QI 0 ax [orig:62 D.2522 ] [62])
        (mem:QI (plus:DI (reg/f:DI 6 bp [orig:58 ivtmp.302 ] [58])
                (const_int 1 [0x1])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(note 110 40 38 2 ("./strings.cc") 62)

(insn 38 110 111 2 ./strings.cc:62 (parallel [
            (set (reg/v/f:DI 41 r12 [orig:64 str ] [64])
                (plus:DI (reg/v/f:DI 41 r12 [orig:64 str ] [64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 111 38 41 2 ("./strings.cc") 60)

(insn 41 111 42 2 ./strings.cc:60 (parallel [
            (set (reg/f:DI 6 bp [orig:58 ivtmp.302 ] [58])
                (plus:DI (reg/f:DI 6 bp [orig:58 ivtmp.302 ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 40 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 42 41 43 2 ./strings.cc:60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:62 D.2522 ] [62])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 38 (insn_list:REG_DEP_OUTPUT 41 (insn_list:REG_DEP_TRUE 40 (nil))))
    (nil))

(jump_insn:TI 43 42 68 2 ./strings.cc:60 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 14)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 42 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 6 [bp] 7 [sp] 41 [r12]

(note:HI 68 43 122 NOTE_INSN_LOOP_BEG)

(note 122 68 123 3 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 123 122 22 3 ( pre (expr_list:REG_DEP_TRUE (reg:DI 4 si [ pre ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 0 [ax] 6 [bp] 7 [sp] 41 [r12]
(code_label:HI 22 123 23 3 166 "" [1 uses])

(note:HI 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 24 23 25 3 ("./strings.cc") 61)

(insn:TI 25 24 27 3 ./strings.cc:61 (set (reg:SI 5 di [orig:66 D.2522 ] [66])
        (sign_extend:SI (reg:QI 0 ax [orig:62 D.2522 ] [62]))) 121 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:62 D.2522 ] [62])
        (nil)))

(call_insn/u:TI 27 25 124 3 ./strings.cc:61 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41] <function_decl 0x2ad10a4b3500 tolower>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 25 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2522 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2522 ]))
            (nil))))

(note 124 27 29 3 ( pre (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 29 124 28 3 ./strings.cc:61 (set (reg:SI 5 di [67])
        (sign_extend:SI (mem:QI (reg/v/f:DI 41 r12 [orig:64 str ] [64]) [0 S1 A8]))) 121 {extendqisi2} (insn_list:REG_DEP_OUTPUT 25 (insn_list:REG_DEP_ANTI 27 (nil)))
    (nil))

(insn 28 29 31 3 ./strings.cc:61 (set (reg:SI 3 bx [orig:60 D.2525 ] [60])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 27 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(call_insn/u:TI 31 28 33 3 ./strings.cc:61 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41] <function_decl 0x2ad10a4b3500 tolower>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_ANTI 27 (nil))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (nil))))

(insn:TI 33 31 34 3 ./strings.cc:61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [orig:60 D.2525 ] [60])
            (reg:SI 0 ax [orig:59 D.2528 ] [59]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 27 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 31 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 bx [orig:60 D.2525 ] [60])
        (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.2528 ] [59])
            (nil))))

(jump_insn:TI 34 33 69 3 ./strings.cc:61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 105)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_ANTI 31 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 3, registers live:
 6 [bp] 7 [sp] 41 [r12]

(note:HI 69 34 48 NOTE_INSN_LOOP_END)

;; Start of basic block 4, registers live: 7 [sp]
(note:HI 48 69 93 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 93 48 95 4 ("./strings.cc") 64)

(insn:TI 95 93 96 4 ./strings.cc:64 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn:TI 96 95 97 4 ./strings.cc:64 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 95 (nil))
    (nil))

(insn:TI 97 96 125 4 ./strings.cc:64 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 96 (nil))
    (nil))

(note 125 97 112 4 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(note 112 125 91 4 ("./strings.cc") 61)

(insn:TI 91 112 113 4 ./strings.cc:60 (parallel [
            (set (reg/f:DI 0 ax [orig:61 D.2523 ] [61])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 113 91 94 4 ("./strings.cc") 64)

(insn 94 113 98 4 ./strings.cc:64 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 91 (nil))
    (nil))

(jump_insn:TI 98 94 101 4 ./strings.cc:64 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_ANTI 94 (nil))))))
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(barrier 101 98 126)

(note 126 101 127 5 ( str (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:64 str ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 127 126 14 5 ( pre (expr_list:REG_DEP_TRUE (reg:DI 4 si [ pre ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 5, registers live: 7 [sp] 41 [r12]
(code_label:HI 14 127 15 5 164 "" [2 uses])

(note:HI 15 14 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 55 15 85 5 NOTE_INSN_FUNCTION_END)

(note 85 55 86 5 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 86 85 87 5 ./strings.cc:64 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn:TI 87 86 16 5 ./strings.cc:64 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 86 (nil))
    (nil))

(insn:TI 16 87 64 5 ./strings.cc:60 (set (reg/f:DI 0 ax [orig:61 D.2523 ] [61])
        (reg/v/f:DI 41 r12 [orig:64 str ] [64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 41 r12 [orig:64 str ] [64])
        (nil)))

(insn 64 16 88 5 ./strings.cc:64 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 16 (nil))
    (nil))

(insn:TI 88 64 128 5 ./strings.cc:64 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_TRUE 87 (nil)))
    (nil))

(note 128 88 89 5 ( str (expr_list:REG_DEP_TRUE (reg:DI 5 di [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 89 128 90 5 ./strings.cc:64 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 88 (insn_list:REG_DEP_TRUE 87 (insn_list:REG_DEP_TRUE 86 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 64 (nil))))))
    (nil))
;; End of basic block 5, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(barrier 90 89 80)

(note 80 90 0 NOTE_INSN_DELETED)


;; Function char* strclean(char*) (_Z8strcleanPc)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [ s ])

OUT:
Stack adjustment: 48
Reg 5: s+0
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:66 s ] [66])
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 1:
IN:
Stack adjustment: 48
Reg 5: s+0
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:66 s ] [66])
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 48
Reg 5: s+0
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:66 s ] [66])
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 2:
IN:
Stack adjustment: 48
Reg 5: s+0
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
      (reg:DI 5 di [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 3:
IN:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 4:
IN:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 5:
IN:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 6:
IN:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 48
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])


Basic block 7:
IN:
Stack adjustment: 48
Reg 5: s+0
Reg 42: p+0
Reg 43: s+0
Variables:
  name: s
    offset 0
      (reg/v/f:DI 43 r14 [orig:66 s ] [66])
      (reg:DI 5 di [orig:66 s ] [66])
  name: p
    offset 0
      (reg/v/f:DI 42 r13 [orig:59 p ] [59])

OUT:
Stack adjustment: 8
Reg 5: s+0
Variables:
  name: s
    offset 0
      (reg:DI 5 di [orig:66 s ] [66])


8 basic blocks, 14 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  7 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 7 [sp] 42 [r13] 43 [r14]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  1 [100.0%]  (fallthru,can_fallthru) 6 [90.0%]  (dfs_back,can_fallthru)
Successors:  5 [30.0%]  (can_fallthru) 3 [70.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 7000, maybe hot.
Predecessors:  2 [70.0%]  (fallthru,can_fallthru)
Successors:  5 [48.8%]  (can_fallthru) 4 [51.2%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 3584, maybe hot.
Predecessors:  3 [51.2%]  (fallthru,can_fallthru)
Successors:  6 [50.0%]  (can_fallthru) 5 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 8208, maybe hot.
Predecessors:  2 [30.0%]  (can_fallthru) 3 [48.8%]  (can_fallthru) 4 [50.0%]  (fallthru,can_fallthru)
Successors:  6 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 6 prev 5, next 7, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  4 [50.0%]  (can_fallthru) 5 [100.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (dfs_back,can_fallthru) 7 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 7 prev 6, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 6 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(note:HI 1 0 106 ("./strings.cc") 29)

(note 106 1 6 0 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [ s ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 6 106 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 90 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 90 4 3 0 ./strings.cc:29 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn 3 90 91 0 ./strings.cc:29 (set (reg/v/f:DI 43 r14 [orig:66 s ] [66])
        (reg:DI 5 di [ s ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 90 (nil))
    (nil))

(insn/f:TI 91 3 8 0 ./strings.cc:29 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 90 (nil))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(note:HI 8 91 14 0 ("./strings.cc") 33)

(insn 14 8 107 0 ./strings.cc:33 (set (reg/v/f:DI 42 r13 [orig:59 p ] [59])
        (reg:DI 5 di [orig:66 s ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 91 (nil))
    (nil))

(note 107 14 104 0 ( p (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:59 p ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 104 107 92 0 ("./strings.cc") 29)

(insn/f:TI 92 104 93 0 ./strings.cc:29 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 91 (nil)))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f:TI 93 92 94 0 ./strings.cc:29 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_TRUE 92 (nil))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 94 93 95 0 ./strings.cc:29 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 93 (nil)))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 95 94 105 0 NOTE_INSN_PROLOGUE_END)

(note 105 95 9 0 ("./strings.cc") 33)

(insn 9 105 10 0 ./strings.cc:33 (set (reg:QI 3 bx [orig:64 D.2495 ] [64])
        (mem:QI (reg:DI 5 di [orig:66 s ] [66]) [0 S1 A8])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 94 (nil))))))
    (nil))

(insn:TI 10 9 11 0 ./strings.cc:33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 3 bx [orig:64 D.2495 ] [64])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_TRUE 9 (nil))
    (nil))

(jump_insn:TI 11 10 18 0 ./strings.cc:33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 56)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 5 [di] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 1, registers live: 3 [bx] 5 [di] 7 [sp] 42 [r13] 43 [r14]
(note:HI 18 11 19 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 18 76 1 ./strings.cc:33 (set (reg/f:DI 41 r12 [orig:58 ivtmp.331 ] [58])
        (reg:DI 5 di [orig:66 s ] [66])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:66 s ] [66])
        (nil)))
;; End of basic block 1, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(note:HI 76 19 108 NOTE_INSN_LOOP_BEG)

(note 108 76 21 2 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:66 s ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 21 108 22 2 175 "" [1 uses])

(note:HI 22 21 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 23 22 24 2 ("./strings.cc") 34)

(insn:TI 24 23 25 2 ./strings.cc:34 (set (reg:SI 6 bp [orig:63 D.2499 ] [63])
        (sign_extend:SI (reg:QI 3 bx [orig:64 D.2495 ] [64]))) 121 {extendqisi2} (nil)
    (nil))

(insn:TI 25 24 26 2 ./strings.cc:34 (set (reg:SI 5 di [ D.2499 ])
        (reg:SI 6 bp [orig:63 D.2499 ] [63])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 24 (nil))
    (nil))

(call_insn/u:TI 26 25 28 2 ./strings.cc:34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isalnum") [flags 0x41] <function_decl 0x2ad10a4adb00 isalnum>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 25 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2499 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2499 ]))
            (nil))))

(insn:TI 28 26 29 2 ./strings.cc:34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:62 D.2500 ] [62])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 26 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.2500 ] [62])
        (nil)))

(jump_insn:TI 29 28 31 2 ./strings.cc:34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_ANTI 26 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 31 29 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 32 31 33 3 ./strings.cc:34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 3 bx [orig:64 D.2495 ] [64])
            (const_int 45 [0x2d]))) 10 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 3 bx [orig:64 D.2495 ] [64])
        (nil)))

(jump_insn:TI 33 32 35 3 ./strings.cc:34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4880 [0x1310])
            (nil))))
;; End of basic block 3, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 4, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 35 33 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 35 37 4 ./strings.cc:34 (set (reg:SI 5 di [ D.2499 ])
        (reg:SI 6 bp [orig:63 D.2499 ] [63])) 40 {*movsi_1} (nil)
    (nil))

(call_insn/u:TI 37 36 39 4 ./strings.cc:34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isspace") [flags 0x41] <function_decl 0x2ad10a4b2900 isspace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2499 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2499 ]))
            (nil))))

(insn:TI 39 37 40 4 ./strings.cc:34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:61 D.2501 ] [61])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 37 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.2501 ] [61])
        (nil)))

(jump_insn:TI 40 39 41 4 ./strings.cc:34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_ANTI 37 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 5, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 41 40 42 5 176 "" [2 uses])

(note:HI 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 44 5 ("./strings.cc") 35)

(insn:TI 44 43 45 5 ./strings.cc:35 (set (reg:SI 5 di [ D.2499 ])
        (reg:SI 6 bp [orig:63 D.2499 ] [63])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 6 bp [orig:63 D.2499 ] [63])
        (nil)))

(call_insn/u:TI 45 44 47 5 ./strings.cc:35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41] <function_decl 0x2ad10a4b3500 tolower>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 44 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [ D.2499 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di [ D.2499 ]))
            (nil))))

(insn:TI 47 45 48 5 ./strings.cc:35 (set (mem:QI (reg/v/f:DI 42 r13 [orig:59 p ] [59]) [0 S1 A8])
        (reg:QI 0 ax [orig:60 D.2502 ] [60])) 55 {*movqi_1} (insn_list:REG_DEP_TRUE 45 (nil))
    (expr_list:REG_DEAD (reg:QI 0 ax [orig:60 D.2502 ] [60])
        (nil)))

(insn 48 47 49 5 ./strings.cc:35 (parallel [
            (set (reg/v/f:DI 42 r13 [orig:59 p ] [59])
                (plus:DI (reg/v/f:DI 42 r13 [orig:59 p ] [59])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 47 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 5, registers live:
 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 6, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 49 48 50 6 179 "" [1 uses])

(note:HI 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 51 50 52 6 ("./strings.cc") 33)

(insn:TI 52 51 53 6 ./strings.cc:33 (set (reg:QI 3 bx [orig:64 D.2495 ] [64])
        (mem:QI (plus:DI (reg/f:DI 41 r12 [orig:58 ivtmp.331 ] [58])
                (const_int 1 [0x1])) [0 S1 A8])) 55 {*movqi_1} (nil)
    (nil))

(insn 53 52 54 6 ./strings.cc:33 (parallel [
            (set (reg/f:DI 41 r12 [orig:58 ivtmp.331 ] [58])
                (plus:DI (reg/f:DI 41 r12 [orig:58 ivtmp.331 ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 52 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 54 53 55 6 ./strings.cc:33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 3 bx [orig:64 D.2495 ] [64])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (insn_list:REG_DEP_OUTPUT 53 (insn_list:REG_DEP_TRUE 52 (nil)))
    (nil))

(jump_insn:TI 55 54 77 6 ./strings.cc:33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 21)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_TRUE 54 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 6, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(note:HI 77 55 109 NOTE_INSN_LOOP_END)

(note 109 77 56 7 ( s (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:66 s ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 7, registers live: 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 56 109 57 7 174 "" [1 uses])

(note:HI 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 58 57 63 7 ("./strings.cc") 36)

(note:HI 63 58 59 7 NOTE_INSN_FUNCTION_END)

(insn:TI 59 63 64 7 ./strings.cc:36 (set (mem:QI (reg/v/f:DI 42 r13 [orig:59 p ] [59]) [0 S1 A8])
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:59 p ] [59])
        (nil)))

(note:HI 64 59 66 7 ("./strings.cc") 38)

(insn 66 64 72 7 ./strings.cc:38 (set (reg/i:DI 0 ax [ <result> ])
        (reg/v/f:DI 43 r14 [orig:66 s ] [66])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:66 s ] [66])
        (nil)))

(insn 72 66 96 7 ./strings.cc:38 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 66 (nil))
    (nil))

(note 96 72 97 7 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 97 96 98 7 ./strings.cc:38 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 59 (nil))
    (nil))

(insn:TI 98 97 99 7 ./strings.cc:38 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_TRUE 59 (nil)))
    (nil))

(insn:TI 99 98 100 7 ./strings.cc:38 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 59 (nil)))
    (nil))

(insn:TI 100 99 110 7 ./strings.cc:38 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 59 (nil)))
    (nil))

(note 110 100 101 7 ( p (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 101 110 111 7 ./strings.cc:38 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_TRUE 59 (nil))))
    (nil))

(note 111 101 102 7 ( s (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:66 s ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 102 111 103 7 ./strings.cc:38 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_ANTI 72 (nil)))))))))
    (nil))
;; End of basic block 7, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(barrier 103 102 89)

(note 89 103 0 NOTE_INSN_DELETED)

