
*** Running vivado
    with args -log control_rgb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_rgb.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source control_rgb.tcl -notrace
Command: synth_design -top control_rgb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27930 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1252.652 ; gain = 84.996 ; free physical = 2582 ; free virtual = 12094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_rgb' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.srcs/sources_1/new/control_rgb.sv:23]
INFO: [Synth 8-638] synthesizing module 'driver_pwm' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.srcs/sources_1/new/driver_pwm.sv:23]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp2/Exp2.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 83333 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp2/Exp2.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter_nbit' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp4/Exp4.srcs/sources_1/new/counter_nbit.sv:4]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_nbit' (2#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp4/Exp4.srcs/sources_1/new/counter_nbit.sv:4]
INFO: [Synth 8-5575] Util Can't resize: variable case item [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.srcs/sources_1/new/driver_pwm.sv:46]
INFO: [Synth 8-256] done synthesizing module 'driver_pwm' (3#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.srcs/sources_1/new/driver_pwm.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'in_value' does not match port width (4) of module 'driver_pwm' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.srcs/sources_1/new/control_rgb.sv:34]
INFO: [Synth 8-256] done synthesizing module 'control_rgb' (4#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.srcs/sources_1/new/control_rgb.sv:23]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[12]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[11]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[10]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[9]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[8]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[7]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[6]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[5]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[4]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.184 ; gain = 126.527 ; free physical = 2595 ; free virtual = 12106
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1294.184 ; gain = 126.527 ; free physical = 2593 ; free virtual = 12105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN_reset_n'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_rgb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_rgb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.871 ; gain = 0.000 ; free physical = 2233 ; free virtual = 11744
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2386 ; free virtual = 11898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2386 ; free virtual = 11898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2388 ; free virtual = 11900
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:22 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2380 ; free virtual = 11892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_rgb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_nbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module driver_pwm 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "drv_0/slow_clock_/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "drv_0/slow_clock_/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[12]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[11]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[10]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[9]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[8]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[7]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[6]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[5]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[4]
WARNING: [Synth 8-3331] design control_rgb has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2370 ; free virtual = 11882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2248 ; free virtual = 11760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:43 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2217 ; free virtual = 11729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:43 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2179 ; free virtual = 11691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     1|
|6     |LUT4   |     5|
|7     |LUT5   |     5|
|8     |LUT6   |     1|
|9     |FDRE   |    36|
|10    |IBUF   |     7|
|11    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |    73|
|2     |  drv_0         |driver_pwm   |    62|
|3     |    cntr        |counter_nbit |    10|
|4     |    slow_clock_ |clk_divider  |    52|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.871 ; gain = 460.215 ; free physical = 2163 ; free virtual = 11675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1627.871 ; gain = 126.527 ; free physical = 2209 ; free virtual = 11721
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:44 . Memory (MB): peak = 1627.879 ; gain = 460.215 ; free physical = 2209 ; free virtual = 11721
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 62 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:48 . Memory (MB): peak = 1627.879 ; gain = 473.598 ; free physical = 2108 ; free virtual = 11620
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.2/Exp6.runs/synth_1/control_rgb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_rgb_utilization_synth.rpt -pb control_rgb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1651.883 ; gain = 0.000 ; free physical = 2109 ; free virtual = 11621
INFO: [Common 17-206] Exiting Vivado at Sun Jul 15 04:46:46 2018...
