* circuit for Lab#1, parts C thru F
.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware/50002/nominal.jsim"
.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware/50002/lab1checkoff.jsim"
* 2-input NAND: inputs are A and B, output is Z
.subckt nand2 a b z
MPD1 z c 1 0 NENH sw=8 sl=1
MPD2 1 b 0 0 NENH sw=8 sl=1
MPU1 z a vdd vdd PENH sw=10 sl=1
MPU2 z b vdd vdd PENH sw=10 sl=1
.ends
* INVERTER: input is A, output is Z
.subckt inv a z
MPD1 z a 0 0 NENH sw=16 sl=1
MPU1 z a vdd vdd PENH sw=16 sl=1
.ends

.subckt F A B C Z
MPD1 Z C 0 0 NENH sw=8 sl=1
MPD2 Z A 1 0 NENH sw=8 sl=1
MPD3 1 B 0 0 NENH sw=8 sl=1
MPU1 Z A 2 Vdd PENH sw=8 sl=1
MPU2 Z B 2 Vdd PENH sw=8 sl=1
MPU3 2 C Vdd Vdd PENH sw=8 sl=1
MPDI z a 0 0 NENH sw=16 sl=1
MPUI z a vdd vdd PENH sw=16 sl=1




.ends

