{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_for_pass_through.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 92,
        "elaboration_time(ms)": 73.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 73.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_for_pass_through_module.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 87.8,
        "elaboration_time(ms)": 67.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "verilog": "8_bit_for_pass_through_module.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 62,
        "elaboration_time(ms)": 61.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 61.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "verilog": "8_bit_for_pass_through.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 59.8,
        "elaboration_time(ms)": 59.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_for_pass_through_off_by_1.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 73.1,
        "elaboration_time(ms)": 55.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "verilog": "8_bit_for_pass_through_off_by_1.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 52.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "8_bit_pass_through_module.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 78.9,
        "elaboration_time(ms)": 60.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 60.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "verilog": "8_bit_pass_through_module.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 60.1,
        "elaboration_time(ms)": 59.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "and_primitive.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 59.9,
        "elaboration_time(ms)": 40.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "verilog": "and_primitive.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 36.7,
        "elaboration_time(ms)": 36.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "basic_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "basic_expression_in_function_port.v:20 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/basic_expression_in_function_port/no_arch": {
        "test_name": "syntax/basic_expression_in_function_port/no_arch",
        "verilog": "basic_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "basic_expression_in_function_port.v:20 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "basic_expression_in_module_port.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 67.5,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 2,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 10
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "verilog": "basic_expression_in_module_port.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.2,
        "Pi": 7,
        "Po": 4,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "basic_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "basic_expression_in_task_port.v:12 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/basic_expression_in_task_port/no_arch": {
        "test_name": "syntax/basic_expression_in_task_port/no_arch",
        "verilog": "basic_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "basic_expression_in_task_port.v:12 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bitwise_op_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "bitwise_op_expression_in_function_port.v:22 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bitwise_op_expression_in_function_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_function_port/no_arch",
        "verilog": "bitwise_op_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "bitwise_op_expression_in_function_port.v:22 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bitwise_op_expression_in_module_port.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 78.5,
        "elaboration_time(ms)": 58.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 7,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 16
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "verilog": "bitwise_op_expression_in_module_port.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 55.2,
        "elaboration_time(ms)": 54.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 54.8,
        "Pi": 10,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bitwise_op_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "bitwise_op_expression_in_task_port.v:12 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bitwise_op_expression_in_task_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_task_port/no_arch",
        "verilog": "bitwise_op_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "bitwise_op_expression_in_task_port.v:12 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag5_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 134.4,
        "elaboration_time(ms)": 113.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 113.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 14,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 24
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "verilog": "bm_dag5_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 105.7,
        "elaboration_time(ms)": 105.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 105.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 14,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 24
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag6_mod_log.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 96.5,
        "elaboration_time(ms)": 78.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 78.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "verilog": "bm_dag6_mod_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 84.8,
        "elaboration_time(ms)": 84.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 84.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag7_mod_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 32.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.1,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "verilog": "bm_dag7_mod_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.6,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_updown_counter.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 63.7,
        "elaboration_time(ms)": 49,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "verilog": "bm_DL_4_bit_updown_counter.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 52.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 81.1,
        "elaboration_time(ms)": 62.5,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 62.8,
        "Pi": 65,
        "Po": 34,
        "logic element": 15,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 46,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 81
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 53.8,
        "Pi": 65,
        "Po": 34,
        "logic element": 141,
        "Longest Path": 45,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 75.3,
        "elaboration_time(ms)": 52.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 53.1,
        "Pi": 65,
        "Po": 34,
        "logic element": 9,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 77
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "verilog": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 66.8,
        "elaboration_time(ms)": 65.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 66.2,
        "Pi": 65,
        "Po": 34,
        "logic element": 139,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 139
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_simple_fsm.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 81.3,
        "elaboration_time(ms)": 63.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 63.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 14,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 17
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "verilog": "bm_DL_simple_fsm.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 60.7,
        "elaboration_time(ms)": 60.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 60.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 14,
        "latch": 2,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 17
    },
    "syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_function_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_function_1.v",
        "exit": 134,
        "errors": [
            "Multiple edge sensitive events found for this signal!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bm_function_1/no_arch": {
        "test_name": "syntax/bm_function_1/no_arch",
        "verilog": "bm_function_1.v",
        "exit": 134,
        "errors": [
            "Multiple edge sensitive events found for this signal!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_function_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_function_2.v",
        "exit": 134,
        "errors": [
            "Multiple edge sensitive events found for this signal!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bm_function_2/no_arch": {
        "test_name": "syntax/bm_function_2/no_arch",
        "verilog": "bm_function_2.v",
        "exit": 134,
        "errors": [
            "Multiple edge sensitive events found for this signal!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_jk_rtl.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 78.1,
        "elaboration_time(ms)": 59.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "verilog": "bm_jk_rtl.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 73.5,
        "elaboration_time(ms)": 73.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 73.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_log_all.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 124.1,
        "elaboration_time(ms)": 102.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 103.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 448,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 448,
        "Total Node": 448
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "verilog": "bm_log_all.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 108.8,
        "elaboration_time(ms)": 104.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 106.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 448,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 448,
        "Total Node": 448
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_simple_memory.v",
        "warnings": [
            "[NETLIST] Input pin (bm_simple_memory^address_out~3) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (bm_simple_memory^address_in~3) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 68.1,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.8,
        "Pi": 7,
        "Po": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "verilog": "bm_simple_memory.v",
        "warnings": [
            "[NETLIST] Input pin (bm_simple_memory^address_out~3) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (bm_simple_memory^address_in~3) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 63.9,
        "elaboration_time(ms)": 62.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 63.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 121,
        "latch": 24,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 121,
        "Total Node": 145
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_unused_input_pins.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 64.5,
        "elaboration_time(ms)": 46.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.2,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "verilog": "bm_unused_input_pins.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 40.1,
        "elaboration_time(ms)": 39.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.7,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 124.4,
        "elaboration_time(ms)": 104.4,
        "optimization_time(ms)": 1.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 106.1,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "verilog": "both_ram.v",
        "exit": 134,
        "errors": [
            "[NETLIST] Memory dual_port_ram^MEM~0 of depth 2^11 exceeds ODIN bound of 2^10."
        ],
        "elaboration_time(ms)": 97.6,
        "optimization_time(ms)": 0
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fft_1024_16.v",
        "max_rss(MiB)": 104.8,
        "exec_time(ms)": 11366,
        "elaboration_time(ms)": 11153.1,
        "optimization_time(ms)": 11.5,
        "techmap_time(ms)": 99.2,
        "synthesis_time(ms)": 11263.9,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 32611,
        "latch": 6273,
        "Adder": 1195,
        "Multiplier": 38,
        "generic logic size": 4,
        "Longest Path": 400,
        "Average Path": 6,
        "Estimated LUTs": 35974,
        "Total Node": 40118
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "verilog": "cf_fft_1024_16.v",
        "max_rss(MiB)": 238.5,
        "exec_time(ms)": 11641.7,
        "elaboration_time(ms)": 11123.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 382.6,
        "synthesis_time(ms)": 11506,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 84983,
        "latch": 6273,
        "Longest Path": 854,
        "Average Path": 6,
        "Estimated LUTs": 84983,
        "Total Node": 91257
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "complex_post_for_loop.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 49.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "verilog": "complex_post_for_loop.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 72.7,
        "elaboration_time(ms)": 72.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 72.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "conditional_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "conditional_expression_in_function_port.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/conditional_expression_in_function_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_function_port/no_arch",
        "verilog": "conditional_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "conditional_expression_in_function_port.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "conditional_expression_in_module_port.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 67.5,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.2,
        "Pi": 9,
        "Po": 4,
        "logic element": 6,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 15
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "verilog": "conditional_expression_in_module_port.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 57.2,
        "elaboration_time(ms)": 56.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.9,
        "Pi": 9,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "conditional_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "conditional_expression_in_task_port.v:12 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/conditional_expression_in_task_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_task_port/no_arch",
        "verilog": "conditional_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "conditional_expression_in_task_port.v:12 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "constant_module_inst.v",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 118.4,
        "elaboration_time(ms)": 94.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 95,
        "Pi": 5,
        "Po": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 4
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "verilog": "constant_module_inst.v",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 80.6,
        "elaboration_time(ms)": 79.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 80,
        "Pi": 5,
        "Po": 4,
        "logic element": 168,
        "latch": 64,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 168,
        "Total Node": 232
    },
    "syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/deassign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "deassign.v",
        "exit": 134,
        "errors": [
            "deassign.v:19 syntax error, unexpected TOK_ASSIGN",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/deassign/no_arch": {
        "test_name": "syntax/deassign/no_arch",
        "verilog": "deassign.v",
        "exit": 134,
        "errors": [
            "deassign.v:19 syntax error, unexpected TOK_ASSIGN",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "delay_syntax.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 59.8,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "verilog": "delay_syntax.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 39.9,
        "elaboration_time(ms)": 39.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq_f_systemC.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 139,
        "elaboration_time(ms)": 118,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 119.2,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "verilog": "diffeq_f_systemC.v",
        "max_rss(MiB)": 23.1,
        "exec_time(ms)": 167.6,
        "elaboration_time(ms)": 116,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 40.3,
        "synthesis_time(ms)": 156.4,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5260,
        "latch": 96,
        "Longest Path": 1461,
        "Average Path": 4,
        "Estimated LUTs": 5260,
        "Total Node": 5357
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq_paj_convert.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 184.6,
        "elaboration_time(ms)": 161.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 163.7,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 86,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "verilog": "diffeq_paj_convert.v",
        "max_rss(MiB)": 23.6,
        "exec_time(ms)": 216.6,
        "elaboration_time(ms)": 164.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 40.6,
        "synthesis_time(ms)": 204.7,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5460,
        "latch": 193,
        "Longest Path": 1364,
        "Average Path": 4,
        "Estimated LUTs": 5460,
        "Total Node": 5654
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "expression_in_chain_modules.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 72.3,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "latch": 20,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Total Node": 38
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "verilog": "expression_in_chain_modules.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 67.4,
        "elaboration_time(ms)": 66.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 66.9,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 37,
        "latch": 20,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 58
    },
    "syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "exit": 134,
        "errors": [
            "fir_scu_rtl_restructured_for_cmm_exp.v:94 syntax error, unexpected TOK_ID",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "syntax/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "exit": 134,
        "errors": [
            "fir_scu_rtl_restructured_for_cmm_exp.v:94 syntax error, unexpected TOK_ID",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "flip_flop_enable.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 50.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "verilog": "flip_flop_enable.v",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 44.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "flip_flop_enable_w_begin_label.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 65.9,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.8,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "verilog": "flip_flop_enable_w_begin_label.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 69.1,
        "elaboration_time(ms)": 68.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 68.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "for_loop_adv_post.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 82.3,
        "elaboration_time(ms)": 65.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 65.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "verilog": "for_loop_adv_post.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 60.6,
        "elaboration_time(ms)": 60.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 60.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "for_loop_adv_pre.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 73.7,
        "elaboration_time(ms)": 54.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "verilog": "for_loop_adv_pre.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 59.8,
        "elaboration_time(ms)": 59.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "freq_division.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 86.2,
        "elaboration_time(ms)": 63.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 63.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "verilog": "freq_division.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 59.3,
        "elaboration_time(ms)": 58.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_automatic.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 68.6,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "verilog": "function_automatic.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 55.9,
        "elaboration_time(ms)": 55.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_hdr.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 82.1,
        "elaboration_time(ms)": 61.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 61.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "verilog": "function_hdr.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 63.1,
        "elaboration_time(ms)": 62.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 62.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_syntax.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 55,
        "elaboration_time(ms)": 36.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "verilog": "function_syntax.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "h7_of_8_bit_for_pass_through.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 74.4,
        "elaboration_time(ms)": 56.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.1,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 7,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "verilog": "h7_of_8_bit_for_pass_through.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 60.8,
        "elaboration_time(ms)": 60.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 60.4,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 7,
        "latch": 7,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifdef-else-syntax.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 117.2,
        "elaboration_time(ms)": 97.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 97.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "verilog": "ifdef-else-syntax.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 111.3,
        "elaboration_time(ms)": 107,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.6,
        "synthesis_time(ms)": 109.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifndef-else-syntax.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 113.2,
        "elaboration_time(ms)": 94.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 94.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "verilog": "ifndef-else-syntax.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 107.3,
        "elaboration_time(ms)": 103.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 106,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "include-syntax.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 104,
        "elaboration_time(ms)": 86.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 86.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "verilog": "include-syntax.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 113.2,
        "elaboration_time(ms)": 109.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 111.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inferred_DPram.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 85.7,
        "elaboration_time(ms)": 66,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 66.9,
        "Pi": 73,
        "Po": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "verilog": "inferred_DPram.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 74.5,
        "elaboration_time(ms)": 60.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.9,
        "synthesis_time(ms)": 69,
        "Pi": 73,
        "Po": 64,
        "logic element": 1688,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1688,
        "Total Node": 2200
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inferred_ram_w_clog2.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 119.5,
        "elaboration_time(ms)": 97.7,
        "optimization_time(ms)": 1.2,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 99.7,
        "Pi": 38,
        "Po": 160,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 96
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "verilog": "inferred_ram_w_clog2.v",
        "max_rss(MiB)": 23.2,
        "exec_time(ms)": 159,
        "elaboration_time(ms)": 95.5,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 39.6,
        "synthesis_time(ms)": 135.2,
        "Pi": 38,
        "Po": 160,
        "logic element": 6447,
        "latch": 3072,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 6447,
        "Total Node": 9519
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inferred_SPram.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 66.8,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.4,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "verilog": "inferred_SPram.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 45.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.2,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_function_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid_1.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_function_invalid_1/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_invalid_1/no_arch",
        "verilog": "instantiated_by_name_function_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid_1.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_function_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_function_invalid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_invalid/no_arch",
        "verilog": "instantiated_by_name_function_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_function_invalid.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_function_valid.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 73.6,
        "elaboration_time(ms)": 54,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "verilog": "instantiated_by_name_function_valid.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 74.2,
        "elaboration_time(ms)": 73.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 73.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_task_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid_1.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_task_invalid_1/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_invalid_1/no_arch",
        "verilog": "instantiated_by_name_task_invalid_1.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid_1.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_task_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_task_invalid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_invalid/no_arch",
        "verilog": "instantiated_by_name_task_invalid.v",
        "exit": 134,
        "errors": [
            "instantiated_by_name_task_invalid.v:21 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiated_by_name_task_valid.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 70.9,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.9,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "verilog": "instantiated_by_name_task_valid.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 39.3,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_invalid_1.v",
        "exit": 134,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiating_by_name_invalid_1/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid_1/no_arch",
        "verilog": "instantiating_by_name_invalid_1.v",
        "exit": 134,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_invalid.v",
        "exit": 134,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_invalid_mix_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_invalid_mix_ports.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid_mix_ports.v:13 Mix of positional and named cell ports.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiating_by_name_invalid_mix_ports/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid_mix_ports/no_arch",
        "verilog": "instantiating_by_name_invalid_mix_ports.v",
        "exit": 134,
        "errors": [
            "instantiating_by_name_invalid_mix_ports.v:13 Mix of positional and named cell ports.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiating_by_name_invalid/no_arch": {
        "test_name": "syntax/instantiating_by_name_invalid/no_arch",
        "verilog": "instantiating_by_name_invalid.v",
        "exit": 134,
        "errors": [
            "Module `and2' referenced in module `top' in cell `a1' does not have a port named 'in3'.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "instantiating_by_name_valid.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 94.1,
        "elaboration_time(ms)": 70.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 70.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/instantiating_by_name_valid/no_arch": {
        "test_name": "syntax/instantiating_by_name_valid/no_arch",
        "verilog": "instantiating_by_name_valid.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 53.3,
        "elaboration_time(ms)": 52.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "l2_and_h2_of_8_bit_for_pass_through.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 128.6,
        "elaboration_time(ms)": 106.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 106.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "verilog": "l2_and_h2_of_8_bit_for_pass_through.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 63.7,
        "elaboration_time(ms)": 63.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 63.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macro_in_module_declaration.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 72.9,
        "elaboration_time(ms)": 51.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.8,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "verilog": "macro_in_module_declaration.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 51.7,
        "elaboration_time(ms)": 51.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.1,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "matrix_multiplication.v",
        "exit": 134,
        "errors": [
            "matrix_multiplication.v:125 Identifier `\\tmp1' does map to an unexpanded memory!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/matrix_multiplication/no_arch": {
        "test_name": "syntax/matrix_multiplication/no_arch",
        "verilog": "matrix_multiplication.v",
        "exit": 134,
        "errors": [
            "matrix_multiplication.v:125 Identifier `\\tmp1' does map to an unexpanded memory!",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memlooptesting.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 139.1,
        "elaboration_time(ms)": 113.3,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 114.2,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 64,
        "latch": 32,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 129
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "verilog": "memlooptesting.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 120.9,
        "elaboration_time(ms)": 110.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.5,
        "synthesis_time(ms)": 116.9,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 1156,
        "latch": 544,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1156,
        "Total Node": 1701
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memory_combinational.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 272.7,
        "elaboration_time(ms)": 242.9,
        "optimization_time(ms)": 0.9,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 244.7,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "Adder": 2,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 118
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "verilog": "memory_combinational.v",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 571.7,
        "elaboration_time(ms)": 252,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 193.5,
        "synthesis_time(ms)": 445.5,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 25987,
        "latch": 8193,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 25987,
        "Total Node": 34181
    },
    "syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mix_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "mix_expression_in_function_port.v:20 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/mix_expression_in_function_port/no_arch": {
        "test_name": "syntax/mix_expression_in_function_port/no_arch",
        "verilog": "mix_expression_in_function_port.v",
        "exit": 134,
        "errors": [
            "mix_expression_in_function_port.v:20 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mix_expression_in_module_port.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 100.2,
        "elaboration_time(ms)": 72.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 72.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mix_expression_in_module_port_nested.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 99.9,
        "elaboration_time(ms)": 76.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 76.6,
        "Pi": 4,
        "Po": 8,
        "logic element": 1,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 6
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "verilog": "mix_expression_in_module_port_nested.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 78.4,
        "elaboration_time(ms)": 77.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 77.9,
        "Pi": 4,
        "Po": 8,
        "logic element": 14,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "verilog": "mix_expression_in_module_port.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 49.7,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 19,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mix_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "mix_expression_in_task_port.v:11 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/mix_expression_in_task_port/no_arch": {
        "test_name": "syntax/mix_expression_in_task_port/no_arch",
        "verilog": "mix_expression_in_task_port.v",
        "exit": 134,
        "errors": [
            "mix_expression_in_task_port.v:11 syntax error, unexpected '.'",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_assignment.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 76.8,
        "elaboration_time(ms)": 55.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.3,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "verilog": "multi_assignment.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 63.9,
        "elaboration_time(ms)": 63.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 63.4,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 136,
        "elaboration_time(ms)": 114.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 114.8,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 173,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 173,
        "Total Node": 208
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 135.5,
        "elaboration_time(ms)": 134.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 134.7,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 173,
        "latch": 33,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 173,
        "Total Node": 208
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_edge_reader_writer.v",
        "warnings": [
            "[NETLIST] Input pin (multiclock_reader_writer^addr_read~2) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (multiclock_reader_writer^addr_write~2) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 80,
        "elaboration_time(ms)": 55.3,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.6,
        "Pi": 9,
        "Po": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 4
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "verilog": "multi_edge_reader_writer.v",
        "warnings": [
            "[NETLIST] Input pin (multiclock_reader_writer^addr_read~2) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (multiclock_reader_writer^addr_write~2) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 52.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 54.1,
        "Pi": 9,
        "Po": 4,
        "logic element": 76,
        "latch": 16,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 76,
        "Total Node": 92
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_module_io_data_types.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 111.8,
        "elaboration_time(ms)": 88.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 88.8,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "verilog": "multi_module_io_data_types.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 82.7,
        "elaboration_time(ms)": 81.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 82.1,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multi_module.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 84,
        "elaboration_time(ms)": 60.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 60.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "verilog": "multi_module.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 51.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested-ifdef-syntax.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 139.7,
        "elaboration_time(ms)": 116.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 116.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "verilog": "nested-ifdef-syntax.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 114.4,
        "elaboration_time(ms)": 110.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 112.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "no_input.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 69.7,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.2,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "verilog": "no_input.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 46,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "no_output.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 67.3,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.9,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "verilog": "no_output.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 55.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.2
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "no_port.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 69.4,
        "elaboration_time(ms)": 48.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.5,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "verilog": "no_port.v",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 36,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "not_enough_wires.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 99.3,
        "elaboration_time(ms)": 77.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 77.4,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "verilog": "not_enough_wires.v",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 57.8,
        "elaboration_time(ms)": 57.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 57.4,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "part_select.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 81.5,
        "elaboration_time(ms)": 59.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.8,
        "Po": 6,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "verilog": "part_select.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 78.2,
        "elaboration_time(ms)": 77.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 77.8,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "preprocessor_complex_define.v",
        "exit": 134,
        "errors": [
            "preprocessor_complex_define.v:34 Unimplemented compiler directive or undefined macro `ADDITION_num.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/preprocessor_complex_define/no_arch": {
        "test_name": "syntax/preprocessor_complex_define/no_arch",
        "verilog": "preprocessor_complex_define.v",
        "exit": 134,
        "errors": [
            "preprocessor_complex_define.v:34 Unimplemented compiler directive or undefined macro `ADDITION_num.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "preprocessor_define.v",
        "exit": 134,
        "errors": [
            "preprocessor_define.v:29 Unimplemented compiler directive or undefined macro `ADDITION_num.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/preprocessor_define/no_arch": {
        "test_name": "syntax/preprocessor_define/no_arch",
        "verilog": "preprocessor_define.v",
        "exit": 134,
        "errors": [
            "preprocessor_define.v:29 Unimplemented compiler directive or undefined macro `ADDITION_num.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "preprocessor_define_with_comment.v",
        "exit": 134,
        "errors": [
            "preprocessor_define_with_comment.v:30 Unimplemented compiler directive or undefined macro `ADDITION_num.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/preprocessor_define_with_comment/no_arch": {
        "test_name": "syntax/preprocessor_define_with_comment/no_arch",
        "verilog": "preprocessor_define_with_comment.v",
        "exit": 134,
        "errors": [
            "preprocessor_define_with_comment.v:30 Unimplemented compiler directive or undefined macro `ADDITION_num.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rs_decoder_1.v",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 1688.3,
        "elaboration_time(ms)": 1644.2,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 8,
        "synthesis_time(ms)": 1652.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3409,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 1086,
        "Average Path": 7,
        "Estimated LUTs": 3516,
        "Total Node": 3971
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "verilog": "rs_decoder_1.v",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 1872,
        "elaboration_time(ms)": 1851.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 13.4,
        "synthesis_time(ms)": 1865.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3856,
        "latch": 517,
        "Longest Path": 1326,
        "Average Path": 7,
        "Estimated LUTs": 3856,
        "Total Node": 4374
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rs_decoder_2.v",
        "max_rss(MiB)": 29.6,
        "exec_time(ms)": 2973.5,
        "elaboration_time(ms)": 2896.2,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 31.1,
        "synthesis_time(ms)": 2928.1,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 11071,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 1189,
        "Average Path": 8,
        "Estimated LUTs": 13011,
        "Total Node": 11738
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "verilog": "rs_decoder_2.v",
        "max_rss(MiB)": 31.4,
        "exec_time(ms)": 3049,
        "elaboration_time(ms)": 2989,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 39.5,
        "synthesis_time(ms)": 3028.5,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 12116,
        "latch": 616,
        "Longest Path": 1669,
        "Average Path": 8,
        "Estimated LUTs": 12116,
        "Total Node": 12733
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sign_extend_nomem.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 210.1,
        "elaboration_time(ms)": 187.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 188.1,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 84
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "verilog": "sign_extend_nomem.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 169.4,
        "elaboration_time(ms)": 168.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 168.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 84
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_function.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 115,
        "elaboration_time(ms)": 92.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 92.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "verilog": "simple_function.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 59,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_module.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 86.7,
        "elaboration_time(ms)": 64,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 64.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "verilog": "simple_module.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 73.8,
        "elaboration_time(ms)": 73.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 73.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_task.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 75.9,
        "elaboration_time(ms)": 53.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.8,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "verilog": "simple_task.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 55.3,
        "elaboration_time(ms)": 54.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.9,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spram_big.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 127,
        "elaboration_time(ms)": 103,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 103.4,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8,
        "latch": 8,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 42
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "verilog": "spram_big.v",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 220.4,
        "elaboration_time(ms)": 107.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 62.4,
        "synthesis_time(ms)": 169.5,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8751,
        "latch": 4104,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 8751,
        "Total Node": 12856
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_automatic.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 72.6,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.4,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "verilog": "task_automatic.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 80.7,
        "elaboration_time(ms)": 80.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 80.3,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_multiple_instances.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 76.8,
        "elaboration_time(ms)": 53.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.4,
        "Pi": 1,
        "Po": 7,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "verilog": "task_multiple_instances.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 53.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.2,
        "Pi": 1,
        "Po": 7,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "timescale_syntax.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 71.1,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "verilog": "timescale_syntax.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 51.2,
        "elaboration_time(ms)": 50.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/top_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "top_and.v",
        "exit": 134,
        "errors": [
            "Module `\\and_primitive' referenced in module `\\top_and' in cell `\\and4' is not part of the design.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/top_and/no_arch": {
        "test_name": "syntax/top_and/no_arch",
        "verilog": "top_and.v",
        "exit": 134,
        "errors": [
            "Module `\\and_primitive' referenced in module `\\top_and' in cell `\\and4' is not part of the design.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unconnected_input.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 120.1,
        "elaboration_time(ms)": 93.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 93.4,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "verilog": "unconnected_input.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 57,
        "elaboration_time(ms)": 56.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "undeclared_signal.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 84.4,
        "elaboration_time(ms)": 62.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 62.7,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "verilog": "undeclared_signal.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 54.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.4
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unordered_ports.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 82.9,
        "elaboration_time(ms)": 55.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.8,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "verilog": "unordered_ports.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 65.5,
        "elaboration_time(ms)": 65.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 65.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "vector_and.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 67.3,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "verilog": "vector_and.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "vector_buf.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 60.6,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.6,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "verilog": "vector_buf.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.6,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
