digraph "CFG for '_Z12oneReductionPiii' function" {
	label="CFG for '_Z12oneReductionPiii' function";

	Node0x624cfe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = icmp eq i32 %4, 0\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  br i1 %5, label %7, label %10\l|{<s0>T|<s1>F}}"];
	Node0x624cfe0:s0 -> Node0x624e640;
	Node0x624cfe0:s1 -> Node0x624e6d0;
	Node0x624e640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#85a8fc70",label="{%7:\l7:                                                \l  %8 = mul i32 %6, %1\l  store i32 %8, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %9 = add i32 %8, %1\l  store i32 %9, i32 addrspace(3)* @_ZZ12oneReductionPiiiE3end, align 4, !tbaa\l... !5\l  br label %10\l}"];
	Node0x624e640 -> Node0x624e6d0;
	Node0x624e6d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%10:\l10:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %11 = urem i32 %6, %2\l  %12 = sdiv i32 %2, 2\l  %13 = icmp ult i32 %11, %12\l  %14 = icmp sgt i32 %1, 2047\l  br i1 %13, label %23, label %15\l|{<s0>T|<s1>F}}"];
	Node0x624e6d0:s0 -> Node0x624f780;
	Node0x624e6d0:s1 -> Node0x624f810;
	Node0x624f810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%15:\l15:                                               \l  br i1 %14, label %16, label %213\l|{<s0>T|<s1>F}}"];
	Node0x624f810:s0 -> Node0x624f950;
	Node0x624f810:s1 -> Node0x624f9a0;
	Node0x624f950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#7a9df870",label="{%16:\l16:                                               \l  %17 = icmp ult i32 %4, 512\l  %18 = add nsw i32 %4, -512\l  %19 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %4\l  %20 = add nuw nsw i32 %4, 512\l  %21 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %20\l  %22 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE3end, align 4,\l... !tbaa !5\l  br label %274\l}"];
	Node0x624f950 -> Node0x624ffd0;
	Node0x624f780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%23:\l23:                                               \l  br i1 %14, label %24, label %35\l|{<s0>T|<s1>F}}"];
	Node0x624f780:s0 -> Node0x6250090;
	Node0x624f780:s1 -> Node0x62500e0;
	Node0x6250090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#7a9df870",label="{%24:\l24:                                               \l  %25 = icmp ult i32 %4, 512\l  %26 = add nsw i32 %4, -512\l  %27 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %4\l  %28 = add nuw nsw i32 %4, 512\l  %29 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %28\l  %30 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE3end, align 4,\l... !tbaa !5\l  br label %96\l}"];
	Node0x6250090 -> Node0x62505c0;
	Node0x6250680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%31:\l31:                                               \l  %32 = phi i32 [ %97, %96 ], [ %115, %114 ]\l  %33 = phi i32 [ %98, %96 ], [ %115, %114 ]\l  %34 = icmp sgt i32 %99, 4095\l  br i1 %34, label %96, label %35, !llvm.loop !9\l|{<s0>T|<s1>F}}"];
	Node0x6250680:s0 -> Node0x62505c0;
	Node0x6250680:s1 -> Node0x62500e0;
	Node0x62500e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%35:\l35:                                               \l  %36 = icmp sgt i32 %1, 0\l  br i1 %36, label %37, label %387\l|{<s0>T|<s1>F}}"];
	Node0x62500e0:s0 -> Node0x6250eb0;
	Node0x62500e0:s1 -> Node0x6250f00;
	Node0x6250eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%37:\l37:                                               \l  %38 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %39 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %4\l  %40 = icmp ult i32 %4, 512\l  %41 = add nuw nsw i32 %4, 512\l  %42 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %41\l  %43 = and i32 %4, 256\l  %44 = icmp ne i32 %43, 0\l  %45 = icmp ugt i32 %4, 767\l  %46 = add nuw nsw i32 %4, 256\l  %47 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %46\l  %48 = and i32 %4, 128\l  %49 = icmp ne i32 %48, 0\l  %50 = icmp ugt i32 %4, 895\l  %51 = add nuw nsw i32 %4, 128\l  %52 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %51\l  %53 = and i32 %4, 64\l  %54 = icmp ne i32 %53, 0\l  %55 = icmp ugt i32 %4, 959\l  %56 = add nuw nsw i32 %4, 64\l  %57 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %56\l  %58 = and i32 %4, 32\l  %59 = icmp ne i32 %58, 0\l  %60 = icmp ugt i32 %4, 991\l  %61 = add nuw nsw i32 %4, 32\l  %62 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %61\l  %63 = and i32 %4, 16\l  %64 = icmp ne i32 %63, 0\l  %65 = icmp ugt i32 %4, 1007\l  %66 = add nuw nsw i32 %4, 16\l  %67 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %66\l  %68 = and i32 %4, 8\l  %69 = icmp ne i32 %68, 0\l  %70 = icmp ugt i32 %4, 1015\l  %71 = add nuw nsw i32 %4, 8\l  %72 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %71\l  %73 = and i32 %4, 4\l  %74 = icmp ne i32 %73, 0\l  %75 = icmp ugt i32 %4, 1019\l  %76 = add nuw nsw i32 %4, 4\l  %77 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %76\l  %78 = and i32 %4, 2\l  %79 = icmp ne i32 %78, 0\l  %80 = icmp ugt i32 %4, 1021\l  %81 = add nuw nsw i32 %4, 2\l  %82 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %81\l  %83 = add nuw nsw i32 %4, 1\l  %84 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %83\l  %85 = or i1 %44, %45\l  %86 = or i1 %49, %50\l  %87 = or i1 %54, %55\l  %88 = or i1 %59, %60\l  %89 = or i1 %64, %65\l  %90 = or i1 %69, %70\l  %91 = or i1 %74, %75\l  %92 = or i1 %79, %80\l  %93 = and i32 %4, 1\l  %94 = icmp eq i32 %93, 0\l  %95 = bitcast i32 addrspace(3)* %39 to \<2 x i32\> addrspace(3)*\l  br label %137\l}"];
	Node0x6250eb0 -> Node0x6253dc0;
	Node0x62505c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%96:\l96:                                               \l  %97 = phi i32 [ %30, %24 ], [ %32, %31 ]\l  %98 = phi i32 [ %30, %24 ], [ %33, %31 ]\l  %99 = phi i32 [ %1, %24 ], [ %100, %31 ]\l  %100 = sdiv i32 %99, 2\l  %101 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %102 = icmp slt i32 %101, %98\l  br i1 %102, label %103, label %31\l|{<s0>T|<s1>F}}"];
	Node0x62505c0:s0 -> Node0x6254220;
	Node0x62505c0:s1 -> Node0x6250680;
	Node0x6254220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%103:\l103:                                              \l  %104 = add nsw i32 %26, %100\l  %105 = shl nsw i32 %100, 1\l  %106 = icmp sgt i32 %99, 1\l  %107 = select i1 %25, i32 %4, i32 %104\l  br label %108\l}"];
	Node0x6254220 -> Node0x6254580;
	Node0x6254580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%108:\l108:                                              \l  %109 = phi i32 [ %97, %103 ], [ %115, %114 ]\l  %110 = phi i32 [ %101, %103 ], [ %116, %114 ]\l  %111 = add nsw i32 %110, %100\l  br i1 %106, label %118, label %114\l|{<s0>T|<s1>F}}"];
	Node0x6254580:s0 -> Node0x6254830;
	Node0x6254580:s1 -> Node0x6250750;
	Node0x6254930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%112:\l112:                                              \l  %113 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE3end, align 4,\l... !tbaa !5\l  br label %114\l}"];
	Node0x6254930 -> Node0x6250750;
	Node0x6250750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%114:\l114:                                              \l  %115 = phi i32 [ %113, %112 ], [ %109, %108 ]\l  %116 = add nsw i32 %110, %105\l  %117 = icmp slt i32 %116, %115\l  br i1 %117, label %108, label %31, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x6250750:s0 -> Node0x6254580;
	Node0x6250750:s1 -> Node0x6250680;
	Node0x6254830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%118:\l118:                                              \l  %119 = phi i32 [ %135, %129 ], [ %110, %108 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %120 = add i32 %119, %107\l  %121 = zext i32 %120 to i64\l  %122 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %121\l  %123 = load i32, i32 addrspace(1)* %122, align 4, !tbaa !5\l  store i32 %123, i32 addrspace(3)* %27, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %25, label %124, label %129\l|{<s0>T|<s1>F}}"];
	Node0x6254830:s0 -> Node0x62553e0;
	Node0x6254830:s1 -> Node0x6254d60;
	Node0x62553e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{%124:\l124:                                              \l  %125 = load i32, i32 addrspace(3)* %27, align 4, !tbaa !5\l  %126 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !5\l  %127 = icmp sgt i32 %125, %126\l  br i1 %127, label %128, label %129\l|{<s0>T|<s1>F}}"];
	Node0x62553e0:s0 -> Node0x6255650;
	Node0x62553e0:s1 -> Node0x6254d60;
	Node0x6255650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%128:\l128:                                              \l  store i32 %125, i32 addrspace(3)* %29, align 4, !tbaa !5\l  store i32 %126, i32 addrspace(3)* %27, align 4, !tbaa !5\l  br label %129\l}"];
	Node0x6255650 -> Node0x6254d60;
	Node0x6254d60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%129:\l129:                                              \l  %130 = phi i32 [ %4, %128 ], [ %4, %124 ], [ %104, %118 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %131 = load i32, i32 addrspace(3)* %27, align 4, !tbaa !5\l  %132 = add i32 %119, %130\l  %133 = zext i32 %132 to i64\l  %134 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %133\l  store i32 %131, i32 addrspace(1)* %134, align 4, !tbaa !5\l  %135 = add nsw i32 %119, 512\l  %136 = icmp slt i32 %135, %111\l  br i1 %136, label %118, label %112, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x6254d60:s0 -> Node0x6254830;
	Node0x6254d60:s1 -> Node0x6254930;
	Node0x6253dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%137:\l137:                                              \l  %138 = phi i32 [ %38, %37 ], [ %205, %203 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %139 = add i32 %138, %4\l  %140 = zext i32 %139 to i64\l  %141 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %140\l  %142 = load i32, i32 addrspace(1)* %141, align 4, !tbaa !5\l  store i32 %142, i32 addrspace(3)* %39, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %40, label %143, label %148\l|{<s0>T|<s1>F}}"];
	Node0x6253dc0:s0 -> Node0x6256ae0;
	Node0x6253dc0:s1 -> Node0x6256b30;
	Node0x6256ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%143:\l143:                                              \l  %144 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %145 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %146 = icmp sgt i32 %144, %145\l  br i1 %146, label %147, label %148\l|{<s0>T|<s1>F}}"];
	Node0x6256ae0:s0 -> Node0x6256de0;
	Node0x6256ae0:s1 -> Node0x6256b30;
	Node0x6256de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%147:\l147:                                              \l  store i32 %144, i32 addrspace(3)* %42, align 4, !tbaa !5\l  store i32 %145, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %148\l}"];
	Node0x6256de0 -> Node0x6256b30;
	Node0x6256b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%148:\l148:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %85, label %154, label %149\l|{<s0>T|<s1>F}}"];
	Node0x6256b30:s0 -> Node0x62571e0;
	Node0x6256b30:s1 -> Node0x6257230;
	Node0x6257230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%149:\l149:                                              \l  %150 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %151 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !5\l  %152 = icmp sgt i32 %150, %151\l  br i1 %152, label %153, label %154\l|{<s0>T|<s1>F}}"];
	Node0x6257230:s0 -> Node0x62574a0;
	Node0x6257230:s1 -> Node0x62571e0;
	Node0x62574a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%153:\l153:                                              \l  store i32 %150, i32 addrspace(3)* %47, align 4, !tbaa !5\l  store i32 %151, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %154\l}"];
	Node0x62574a0 -> Node0x62571e0;
	Node0x62571e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%154:\l154:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %86, label %160, label %155\l|{<s0>T|<s1>F}}"];
	Node0x62571e0:s0 -> Node0x62578a0;
	Node0x62571e0:s1 -> Node0x62578f0;
	Node0x62578f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%155:\l155:                                              \l  %156 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %157 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %158 = icmp sgt i32 %156, %157\l  br i1 %158, label %159, label %160\l|{<s0>T|<s1>F}}"];
	Node0x62578f0:s0 -> Node0x6257b60;
	Node0x62578f0:s1 -> Node0x62578a0;
	Node0x6257b60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%159:\l159:                                              \l  store i32 %156, i32 addrspace(3)* %52, align 4, !tbaa !5\l  store i32 %157, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %160\l}"];
	Node0x6257b60 -> Node0x62578a0;
	Node0x62578a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%160:\l160:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %87, label %166, label %161\l|{<s0>T|<s1>F}}"];
	Node0x62578a0:s0 -> Node0x6257f60;
	Node0x62578a0:s1 -> Node0x6257fb0;
	Node0x6257fb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%161:\l161:                                              \l  %162 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %163 = load i32, i32 addrspace(3)* %57, align 4, !tbaa !5\l  %164 = icmp sgt i32 %162, %163\l  br i1 %164, label %165, label %166\l|{<s0>T|<s1>F}}"];
	Node0x6257fb0:s0 -> Node0x6258220;
	Node0x6257fb0:s1 -> Node0x6257f60;
	Node0x6258220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%165:\l165:                                              \l  store i32 %162, i32 addrspace(3)* %57, align 4, !tbaa !5\l  store i32 %163, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %166\l}"];
	Node0x6258220 -> Node0x6257f60;
	Node0x6257f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%166:\l166:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %88, label %172, label %167\l|{<s0>T|<s1>F}}"];
	Node0x6257f60:s0 -> Node0x6258620;
	Node0x6257f60:s1 -> Node0x6258670;
	Node0x6258670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%167:\l167:                                              \l  %168 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %169 = load i32, i32 addrspace(3)* %62, align 4, !tbaa !5\l  %170 = icmp sgt i32 %168, %169\l  br i1 %170, label %171, label %172\l|{<s0>T|<s1>F}}"];
	Node0x6258670:s0 -> Node0x62588e0;
	Node0x6258670:s1 -> Node0x6258620;
	Node0x62588e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%171:\l171:                                              \l  store i32 %168, i32 addrspace(3)* %62, align 4, !tbaa !5\l  store i32 %169, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %172\l}"];
	Node0x62588e0 -> Node0x6258620;
	Node0x6258620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%172:\l172:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %89, label %178, label %173\l|{<s0>T|<s1>F}}"];
	Node0x6258620:s0 -> Node0x6258ce0;
	Node0x6258620:s1 -> Node0x6258d30;
	Node0x6258d30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%173:\l173:                                              \l  %174 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %175 = load i32, i32 addrspace(3)* %67, align 4, !tbaa !5\l  %176 = icmp sgt i32 %174, %175\l  br i1 %176, label %177, label %178\l|{<s0>T|<s1>F}}"];
	Node0x6258d30:s0 -> Node0x6258fa0;
	Node0x6258d30:s1 -> Node0x6258ce0;
	Node0x6258fa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%177:\l177:                                              \l  store i32 %174, i32 addrspace(3)* %67, align 4, !tbaa !5\l  store i32 %175, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %178\l}"];
	Node0x6258fa0 -> Node0x6258ce0;
	Node0x6258ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%178:\l178:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %90, label %184, label %179\l|{<s0>T|<s1>F}}"];
	Node0x6258ce0:s0 -> Node0x62593a0;
	Node0x6258ce0:s1 -> Node0x62593f0;
	Node0x62593f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%179:\l179:                                              \l  %180 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %181 = load i32, i32 addrspace(3)* %72, align 4, !tbaa !5\l  %182 = icmp sgt i32 %180, %181\l  br i1 %182, label %183, label %184\l|{<s0>T|<s1>F}}"];
	Node0x62593f0:s0 -> Node0x6259660;
	Node0x62593f0:s1 -> Node0x62593a0;
	Node0x6259660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%183:\l183:                                              \l  store i32 %180, i32 addrspace(3)* %72, align 4, !tbaa !5\l  store i32 %181, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %184\l}"];
	Node0x6259660 -> Node0x62593a0;
	Node0x62593a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%184:\l184:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %91, label %190, label %185\l|{<s0>T|<s1>F}}"];
	Node0x62593a0:s0 -> Node0x624d5d0;
	Node0x62593a0:s1 -> Node0x624d620;
	Node0x624d620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%185:\l185:                                              \l  %186 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %187 = load i32, i32 addrspace(3)* %77, align 4, !tbaa !5\l  %188 = icmp sgt i32 %186, %187\l  br i1 %188, label %189, label %190\l|{<s0>T|<s1>F}}"];
	Node0x624d620:s0 -> Node0x624d890;
	Node0x624d620:s1 -> Node0x624d5d0;
	Node0x624d890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%189:\l189:                                              \l  store i32 %186, i32 addrspace(3)* %77, align 4, !tbaa !5\l  store i32 %187, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %190\l}"];
	Node0x624d890 -> Node0x624d5d0;
	Node0x624d5d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%190:\l190:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %92, label %196, label %191\l|{<s0>T|<s1>F}}"];
	Node0x624d5d0:s0 -> Node0x624dc90;
	Node0x624d5d0:s1 -> Node0x624dce0;
	Node0x624dce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%191:\l191:                                              \l  %192 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %193 = load i32, i32 addrspace(3)* %82, align 4, !tbaa !5\l  %194 = icmp sgt i32 %192, %193\l  br i1 %194, label %195, label %196\l|{<s0>T|<s1>F}}"];
	Node0x624dce0:s0 -> Node0x625ae20;
	Node0x624dce0:s1 -> Node0x624dc90;
	Node0x625ae20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%195:\l195:                                              \l  store i32 %192, i32 addrspace(3)* %82, align 4, !tbaa !5\l  store i32 %193, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %196\l}"];
	Node0x625ae20 -> Node0x624dc90;
	Node0x624dc90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%196:\l196:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %94, label %197, label %203\l|{<s0>T|<s1>F}}"];
	Node0x624dc90:s0 -> Node0x624ecd0;
	Node0x624dc90:s1 -> Node0x62563e0;
	Node0x624ecd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%197:\l197:                                              \l  %198 = load \<2 x i32\>, \<2 x i32\> addrspace(3)* %95, align 4, !tbaa !5\l  %199 = extractelement \<2 x i32\> %198, i64 0\l  %200 = extractelement \<2 x i32\> %198, i64 1\l  %201 = icmp sgt i32 %199, %200\l  br i1 %201, label %202, label %203\l|{<s0>T|<s1>F}}"];
	Node0x624ecd0:s0 -> Node0x624eff0;
	Node0x624ecd0:s1 -> Node0x62563e0;
	Node0x624eff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%202:\l202:                                              \l  store i32 %199, i32 addrspace(3)* %84, align 4, !tbaa !5\l  store i32 %200, i32 addrspace(3)* %39, align 4, !tbaa !5\l  br label %203\l}"];
	Node0x624eff0 -> Node0x62563e0;
	Node0x62563e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%203:\l203:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %204 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  store i32 %204, i32 addrspace(1)* %141, align 4, !tbaa !5\l  %205 = add nsw i32 %138, 1024\l  %206 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %207 = add nsw i32 %206, %1\l  %208 = icmp slt i32 %205, %207\l  br i1 %208, label %137, label %387, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x62563e0:s0 -> Node0x6253dc0;
	Node0x62563e0:s1 -> Node0x6250f00;
	Node0x625c400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%209:\l209:                                              \l  %210 = phi i32 [ %275, %274 ], [ %293, %292 ]\l  %211 = phi i32 [ %276, %274 ], [ %293, %292 ]\l  %212 = icmp sgt i32 %277, 4095\l  br i1 %212, label %274, label %213, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x625c400:s0 -> Node0x624ffd0;
	Node0x625c400:s1 -> Node0x624f9a0;
	Node0x624f9a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%213:\l213:                                              \l  %214 = icmp sgt i32 %1, 0\l  br i1 %214, label %215, label %387\l|{<s0>T|<s1>F}}"];
	Node0x624f9a0:s0 -> Node0x625ca60;
	Node0x624f9a0:s1 -> Node0x6250f00;
	Node0x625ca60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%215:\l215:                                              \l  %216 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %217 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %4\l  %218 = icmp ult i32 %4, 512\l  %219 = add nuw nsw i32 %4, 512\l  %220 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %219\l  %221 = and i32 %4, 256\l  %222 = icmp ne i32 %221, 0\l  %223 = icmp ugt i32 %4, 767\l  %224 = add nuw nsw i32 %4, 256\l  %225 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %224\l  %226 = and i32 %4, 128\l  %227 = icmp ne i32 %226, 0\l  %228 = icmp ugt i32 %4, 895\l  %229 = add nuw nsw i32 %4, 128\l  %230 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %229\l  %231 = and i32 %4, 64\l  %232 = icmp ne i32 %231, 0\l  %233 = icmp ugt i32 %4, 959\l  %234 = add nuw nsw i32 %4, 64\l  %235 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %234\l  %236 = and i32 %4, 32\l  %237 = icmp ne i32 %236, 0\l  %238 = icmp ugt i32 %4, 991\l  %239 = add nuw nsw i32 %4, 32\l  %240 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %239\l  %241 = and i32 %4, 16\l  %242 = icmp ne i32 %241, 0\l  %243 = icmp ugt i32 %4, 1007\l  %244 = add nuw nsw i32 %4, 16\l  %245 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %244\l  %246 = and i32 %4, 8\l  %247 = icmp ne i32 %246, 0\l  %248 = icmp ugt i32 %4, 1015\l  %249 = add nuw nsw i32 %4, 8\l  %250 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %249\l  %251 = and i32 %4, 4\l  %252 = icmp ne i32 %251, 0\l  %253 = icmp ugt i32 %4, 1019\l  %254 = add nuw nsw i32 %4, 4\l  %255 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %254\l  %256 = and i32 %4, 2\l  %257 = icmp ne i32 %256, 0\l  %258 = icmp ugt i32 %4, 1021\l  %259 = add nuw nsw i32 %4, 2\l  %260 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %259\l  %261 = add nuw nsw i32 %4, 1\l  %262 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ12oneReductionPiiiE5tmp_T, i32 0, i32 %261\l  %263 = or i1 %222, %223\l  %264 = or i1 %227, %228\l  %265 = or i1 %232, %233\l  %266 = or i1 %237, %238\l  %267 = or i1 %242, %243\l  %268 = or i1 %247, %248\l  %269 = or i1 %252, %253\l  %270 = or i1 %257, %258\l  %271 = and i32 %4, 1\l  %272 = icmp eq i32 %271, 0\l  %273 = bitcast i32 addrspace(3)* %217 to \<2 x i32\> addrspace(3)*\l  br label %315\l}"];
	Node0x625ca60 -> Node0x6255f00;
	Node0x624ffd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%274:\l274:                                              \l  %275 = phi i32 [ %22, %16 ], [ %210, %209 ]\l  %276 = phi i32 [ %22, %16 ], [ %211, %209 ]\l  %277 = phi i32 [ %1, %16 ], [ %278, %209 ]\l  %278 = sdiv i32 %277, 2\l  %279 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %280 = icmp slt i32 %279, %276\l  br i1 %280, label %281, label %209\l|{<s0>T|<s1>F}}"];
	Node0x624ffd0:s0 -> Node0x625fa40;
	Node0x624ffd0:s1 -> Node0x625c400;
	Node0x625fa40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%281:\l281:                                              \l  %282 = add nsw i32 %18, %278\l  %283 = shl nsw i32 %278, 1\l  %284 = icmp sgt i32 %277, 1\l  %285 = select i1 %17, i32 %4, i32 %282\l  br label %286\l}"];
	Node0x625fa40 -> Node0x625fda0;
	Node0x625fda0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%286:\l286:                                              \l  %287 = phi i32 [ %275, %281 ], [ %293, %292 ]\l  %288 = phi i32 [ %279, %281 ], [ %294, %292 ]\l  %289 = add nsw i32 %288, %278\l  br i1 %284, label %296, label %292\l|{<s0>T|<s1>F}}"];
	Node0x625fda0:s0 -> Node0x6260050;
	Node0x625fda0:s1 -> Node0x625c450;
	Node0x6260150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%290:\l290:                                              \l  %291 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE3end, align 4,\l... !tbaa !5\l  br label %292\l}"];
	Node0x6260150 -> Node0x625c450;
	Node0x625c450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%292:\l292:                                              \l  %293 = phi i32 [ %291, %290 ], [ %287, %286 ]\l  %294 = add nsw i32 %288, %283\l  %295 = icmp slt i32 %294, %293\l  br i1 %295, label %286, label %209, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x625c450:s0 -> Node0x625fda0;
	Node0x625c450:s1 -> Node0x625c400;
	Node0x6260050 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%296:\l296:                                              \l  %297 = phi i32 [ %313, %307 ], [ %288, %286 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %298 = add i32 %297, %285\l  %299 = zext i32 %298 to i64\l  %300 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %299\l  %301 = load i32, i32 addrspace(1)* %300, align 4, !tbaa !5\l  store i32 %301, i32 addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %17, label %302, label %307\l|{<s0>T|<s1>F}}"];
	Node0x6260050:s0 -> Node0x6260c00;
	Node0x6260050:s1 -> Node0x6260580;
	Node0x6260c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{%302:\l302:                                              \l  %303 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !5\l  %304 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !5\l  %305 = icmp slt i32 %303, %304\l  br i1 %305, label %306, label %307\l|{<s0>T|<s1>F}}"];
	Node0x6260c00:s0 -> Node0x6261280;
	Node0x6260c00:s1 -> Node0x6260580;
	Node0x6261280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%306:\l306:                                              \l  store i32 %303, i32 addrspace(3)* %21, align 4, !tbaa !5\l  store i32 %304, i32 addrspace(3)* %19, align 4, !tbaa !5\l  br label %307\l}"];
	Node0x6261280 -> Node0x6260580;
	Node0x6260580 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%307:\l307:                                              \l  %308 = phi i32 [ %4, %306 ], [ %4, %302 ], [ %282, %296 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %309 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !5\l  %310 = add i32 %297, %308\l  %311 = zext i32 %310 to i64\l  %312 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %311\l  store i32 %309, i32 addrspace(1)* %312, align 4, !tbaa !5\l  %313 = add nsw i32 %297, 512\l  %314 = icmp slt i32 %313, %289\l  br i1 %314, label %296, label %290, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x6260580:s0 -> Node0x6260050;
	Node0x6260580:s1 -> Node0x6260150;
	Node0x6255f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%315:\l315:                                              \l  %316 = phi i32 [ %216, %215 ], [ %383, %381 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %317 = add i32 %316, %4\l  %318 = zext i32 %317 to i64\l  %319 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %318\l  %320 = load i32, i32 addrspace(1)* %319, align 4, !tbaa !5\l  store i32 %320, i32 addrspace(3)* %217, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %218, label %321, label %326\l|{<s0>T|<s1>F}}"];
	Node0x6255f00:s0 -> Node0x6262300;
	Node0x6255f00:s1 -> Node0x6262350;
	Node0x6262300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%321:\l321:                                              \l  %322 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %323 = load i32, i32 addrspace(3)* %220, align 4, !tbaa !5\l  %324 = icmp slt i32 %322, %323\l  br i1 %324, label %325, label %326\l|{<s0>T|<s1>F}}"];
	Node0x6262300:s0 -> Node0x6262600;
	Node0x6262300:s1 -> Node0x6262350;
	Node0x6262600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%325:\l325:                                              \l  store i32 %322, i32 addrspace(3)* %220, align 4, !tbaa !5\l  store i32 %323, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %326\l}"];
	Node0x6262600 -> Node0x6262350;
	Node0x6262350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%326:\l326:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %263, label %332, label %327\l|{<s0>T|<s1>F}}"];
	Node0x6262350:s0 -> Node0x6262a00;
	Node0x6262350:s1 -> Node0x6262a50;
	Node0x6262a50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%327:\l327:                                              \l  %328 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %329 = load i32, i32 addrspace(3)* %225, align 4, !tbaa !5\l  %330 = icmp slt i32 %328, %329\l  br i1 %330, label %331, label %332\l|{<s0>T|<s1>F}}"];
	Node0x6262a50:s0 -> Node0x6262cc0;
	Node0x6262a50:s1 -> Node0x6262a00;
	Node0x6262cc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%331:\l331:                                              \l  store i32 %328, i32 addrspace(3)* %225, align 4, !tbaa !5\l  store i32 %329, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %332\l}"];
	Node0x6262cc0 -> Node0x6262a00;
	Node0x6262a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%332:\l332:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %264, label %338, label %333\l|{<s0>T|<s1>F}}"];
	Node0x6262a00:s0 -> Node0x62630c0;
	Node0x6262a00:s1 -> Node0x6263110;
	Node0x6263110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%333:\l333:                                              \l  %334 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %335 = load i32, i32 addrspace(3)* %230, align 4, !tbaa !5\l  %336 = icmp slt i32 %334, %335\l  br i1 %336, label %337, label %338\l|{<s0>T|<s1>F}}"];
	Node0x6263110:s0 -> Node0x6263380;
	Node0x6263110:s1 -> Node0x62630c0;
	Node0x6263380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%337:\l337:                                              \l  store i32 %334, i32 addrspace(3)* %230, align 4, !tbaa !5\l  store i32 %335, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %338\l}"];
	Node0x6263380 -> Node0x62630c0;
	Node0x62630c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%338:\l338:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %265, label %344, label %339\l|{<s0>T|<s1>F}}"];
	Node0x62630c0:s0 -> Node0x6263780;
	Node0x62630c0:s1 -> Node0x62637d0;
	Node0x62637d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%339:\l339:                                              \l  %340 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %341 = load i32, i32 addrspace(3)* %235, align 4, !tbaa !5\l  %342 = icmp slt i32 %340, %341\l  br i1 %342, label %343, label %344\l|{<s0>T|<s1>F}}"];
	Node0x62637d0:s0 -> Node0x6263a40;
	Node0x62637d0:s1 -> Node0x6263780;
	Node0x6263a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%343:\l343:                                              \l  store i32 %340, i32 addrspace(3)* %235, align 4, !tbaa !5\l  store i32 %341, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %344\l}"];
	Node0x6263a40 -> Node0x6263780;
	Node0x6263780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%344:\l344:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %266, label %350, label %345\l|{<s0>T|<s1>F}}"];
	Node0x6263780:s0 -> Node0x62599d0;
	Node0x6263780:s1 -> Node0x6259a20;
	Node0x6259a20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%345:\l345:                                              \l  %346 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %347 = load i32, i32 addrspace(3)* %240, align 4, !tbaa !5\l  %348 = icmp slt i32 %346, %347\l  br i1 %348, label %349, label %350\l|{<s0>T|<s1>F}}"];
	Node0x6259a20:s0 -> Node0x6259c90;
	Node0x6259a20:s1 -> Node0x62599d0;
	Node0x6259c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%349:\l349:                                              \l  store i32 %346, i32 addrspace(3)* %240, align 4, !tbaa !5\l  store i32 %347, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %350\l}"];
	Node0x6259c90 -> Node0x62599d0;
	Node0x62599d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%350:\l350:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %267, label %356, label %351\l|{<s0>T|<s1>F}}"];
	Node0x62599d0:s0 -> Node0x625a090;
	Node0x62599d0:s1 -> Node0x625a0e0;
	Node0x625a0e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%351:\l351:                                              \l  %352 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %353 = load i32, i32 addrspace(3)* %245, align 4, !tbaa !5\l  %354 = icmp slt i32 %352, %353\l  br i1 %354, label %355, label %356\l|{<s0>T|<s1>F}}"];
	Node0x625a0e0:s0 -> Node0x625a350;
	Node0x625a0e0:s1 -> Node0x625a090;
	Node0x625a350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%355:\l355:                                              \l  store i32 %352, i32 addrspace(3)* %245, align 4, !tbaa !5\l  store i32 %353, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %356\l}"];
	Node0x625a350 -> Node0x625a090;
	Node0x625a090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%356:\l356:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %268, label %362, label %357\l|{<s0>T|<s1>F}}"];
	Node0x625a090:s0 -> Node0x625a750;
	Node0x625a090:s1 -> Node0x625a7a0;
	Node0x625a7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%357:\l357:                                              \l  %358 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %359 = load i32, i32 addrspace(3)* %250, align 4, !tbaa !5\l  %360 = icmp slt i32 %358, %359\l  br i1 %360, label %361, label %362\l|{<s0>T|<s1>F}}"];
	Node0x625a7a0:s0 -> Node0x625aa10;
	Node0x625a7a0:s1 -> Node0x625a750;
	Node0x625aa10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%361:\l361:                                              \l  store i32 %358, i32 addrspace(3)* %250, align 4, !tbaa !5\l  store i32 %359, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %362\l}"];
	Node0x625aa10 -> Node0x625a750;
	Node0x625a750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%362:\l362:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %269, label %368, label %363\l|{<s0>T|<s1>F}}"];
	Node0x625a750:s0 -> Node0x625b480;
	Node0x625a750:s1 -> Node0x625b4d0;
	Node0x625b4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%363:\l363:                                              \l  %364 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %365 = load i32, i32 addrspace(3)* %255, align 4, !tbaa !5\l  %366 = icmp slt i32 %364, %365\l  br i1 %366, label %367, label %368\l|{<s0>T|<s1>F}}"];
	Node0x625b4d0:s0 -> Node0x625b740;
	Node0x625b4d0:s1 -> Node0x625b480;
	Node0x625b740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%367:\l367:                                              \l  store i32 %364, i32 addrspace(3)* %255, align 4, !tbaa !5\l  store i32 %365, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %368\l}"];
	Node0x625b740 -> Node0x625b480;
	Node0x625b480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%368:\l368:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %270, label %374, label %369\l|{<s0>T|<s1>F}}"];
	Node0x625b480:s0 -> Node0x625bb40;
	Node0x625b480:s1 -> Node0x625bb90;
	Node0x625bb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%369:\l369:                                              \l  %370 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  %371 = load i32, i32 addrspace(3)* %260, align 4, !tbaa !5\l  %372 = icmp slt i32 %370, %371\l  br i1 %372, label %373, label %374\l|{<s0>T|<s1>F}}"];
	Node0x625bb90:s0 -> Node0x625aba0;
	Node0x625bb90:s1 -> Node0x625bb40;
	Node0x625aba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%373:\l373:                                              \l  store i32 %370, i32 addrspace(3)* %260, align 4, !tbaa !5\l  store i32 %371, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %374\l}"];
	Node0x625aba0 -> Node0x625bb40;
	Node0x625bb40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%374:\l374:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %272, label %375, label %381\l|{<s0>T|<s1>F}}"];
	Node0x625bb40:s0 -> Node0x6268030;
	Node0x625bb40:s1 -> Node0x6261c40;
	Node0x6268030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%375:\l375:                                              \l  %376 = load \<2 x i32\>, \<2 x i32\> addrspace(3)* %273, align 4, !tbaa !5\l  %377 = extractelement \<2 x i32\> %376, i64 0\l  %378 = extractelement \<2 x i32\> %376, i64 1\l  %379 = icmp slt i32 %377, %378\l  br i1 %379, label %380, label %381\l|{<s0>T|<s1>F}}"];
	Node0x6268030:s0 -> Node0x6268350;
	Node0x6268030:s1 -> Node0x6261c40;
	Node0x6268350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%380:\l380:                                              \l  store i32 %377, i32 addrspace(3)* %262, align 4, !tbaa !5\l  store i32 %378, i32 addrspace(3)* %217, align 4, !tbaa !5\l  br label %381\l}"];
	Node0x6268350 -> Node0x6261c40;
	Node0x6261c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%381:\l381:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %382 = load i32, i32 addrspace(3)* %217, align 4, !tbaa !5\l  store i32 %382, i32 addrspace(1)* %319, align 4, !tbaa !5\l  %383 = add nsw i32 %316, 1024\l  %384 = load i32, i32 addrspace(3)* @_ZZ12oneReductionPiiiE5begin, align 4,\l... !tbaa !5\l  %385 = add nsw i32 %384, %1\l  %386 = icmp slt i32 %383, %385\l  br i1 %386, label %315, label %387, !llvm.loop !17\l|{<s0>T|<s1>F}}"];
	Node0x6261c40:s0 -> Node0x6255f00;
	Node0x6261c40:s1 -> Node0x6250f00;
	Node0x6250f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%387:\l387:                                              \l  ret void\l}"];
}
