/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 17 02:12:32 2010
 *                 MD5 Checksum         a4ae86dca58fbde79c2e9efa9a2a5291
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_HIF_INTR2_H__
#define BCHP_HIF_INTR2_H__

/***************************************************************************
 *HIF_INTR2 - HIF Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_HIF_INTR2_CPU_STATUS                0x00201000 /* CPU interrupt Status Register */
#define BCHP_HIF_INTR2_CPU_SET                   0x00201004 /* CPU interrupt Set Register */
#define BCHP_HIF_INTR2_CPU_CLEAR                 0x00201008 /* CPU interrupt Clear Register */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS           0x0020100c /* CPU interrupt Mask Status Register */
#define BCHP_HIF_INTR2_CPU_MASK_SET              0x00201010 /* CPU interrupt Mask Set Register */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR            0x00201014 /* CPU interrupt Mask Clear Register */
#define BCHP_HIF_INTR2_PCI_STATUS                0x00201018 /* PCI interrupt Status Register */
#define BCHP_HIF_INTR2_PCI_SET                   0x0020101c /* PCI interrupt Set Register */
#define BCHP_HIF_INTR2_PCI_CLEAR                 0x00201020 /* PCI interrupt Clear Register */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS           0x00201024 /* PCI interrupt Mask Status Register */
#define BCHP_HIF_INTR2_PCI_MASK_SET              0x00201028 /* PCI interrupt Mask Set Register */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR            0x0020102c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_HIF_INTR2_CPU_STATUS_reserved0_MASK                   0xfffff800
#define BCHP_HIF_INTR2_CPU_STATUS_reserved0_SHIFT                  11

/* HIF_INTR2 :: CPU_STATUS :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_DMA_DONE_MASK                0x00000400
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_DMA_DONE_SHIFT               10

/* HIF_INTR2 :: CPU_STATUS :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_DMA_ERROR_MASK               0x00000200
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_DMA_ERROR_SHIFT              9

/* HIF_INTR2 :: CPU_STATUS :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_SRC_DATA_PERR_INTR_MASK      0x00000100
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_SRC_DATA_PERR_INTR_SHIFT     8

/* HIF_INTR2 :: CPU_STATUS :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_REC_DATA_PERR_INTR_MASK      0x00000080
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_REC_DATA_PERR_INTR_SHIFT     7

/* HIF_INTR2 :: CPU_STATUS :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_REC_TAR_ABORT_INTR_MASK      0x00000040
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_REC_TAR_ABORT_INTR_SHIFT     6

/* HIF_INTR2 :: CPU_STATUS :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_REC_MSTR_ABORT_INTR_MASK     0x00000020
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_REC_MSTR_ABORT_INTR_SHIFT    5

/* HIF_INTR2 :: CPU_STATUS :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_SERR_DET_INTR_MASK           0x00000010
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_SERR_DET_INTR_SHIFT          4

/* HIF_INTR2 :: CPU_STATUS :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_ADR_PERR_INTR_MASK           0x00000008
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_ADR_PERR_INTR_SHIFT          3

/* HIF_INTR2 :: CPU_STATUS :: PCI_RBUS_MSTR_ERR_INTR [02:02] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_RBUS_MSTR_ERR_INTR_MASK      0x00000004
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_RBUS_MSTR_ERR_INTR_SHIFT     2

/* HIF_INTR2 :: CPU_STATUS :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_RG_BRIDGE_INTR_MASK          0x00000002
#define BCHP_HIF_INTR2_CPU_STATUS_PCI_RG_BRIDGE_INTR_SHIFT         1

/* HIF_INTR2 :: CPU_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_MASK        0x00000001
#define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT       0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_HIF_INTR2_CPU_SET_reserved0_MASK                      0xfffff800
#define BCHP_HIF_INTR2_CPU_SET_reserved0_SHIFT                     11

/* HIF_INTR2 :: CPU_SET :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_DMA_DONE_MASK                   0x00000400
#define BCHP_HIF_INTR2_CPU_SET_PCI_DMA_DONE_SHIFT                  10

/* HIF_INTR2 :: CPU_SET :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_DMA_ERROR_MASK                  0x00000200
#define BCHP_HIF_INTR2_CPU_SET_PCI_DMA_ERROR_SHIFT                 9

/* HIF_INTR2 :: CPU_SET :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_SRC_DATA_PERR_INTR_MASK         0x00000100
#define BCHP_HIF_INTR2_CPU_SET_PCI_SRC_DATA_PERR_INTR_SHIFT        8

/* HIF_INTR2 :: CPU_SET :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_REC_DATA_PERR_INTR_MASK         0x00000080
#define BCHP_HIF_INTR2_CPU_SET_PCI_REC_DATA_PERR_INTR_SHIFT        7

/* HIF_INTR2 :: CPU_SET :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_REC_TAR_ABORT_INTR_MASK         0x00000040
#define BCHP_HIF_INTR2_CPU_SET_PCI_REC_TAR_ABORT_INTR_SHIFT        6

/* HIF_INTR2 :: CPU_SET :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_REC_MSTR_ABORT_INTR_MASK        0x00000020
#define BCHP_HIF_INTR2_CPU_SET_PCI_REC_MSTR_ABORT_INTR_SHIFT       5

/* HIF_INTR2 :: CPU_SET :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_SERR_DET_INTR_MASK              0x00000010
#define BCHP_HIF_INTR2_CPU_SET_PCI_SERR_DET_INTR_SHIFT             4

/* HIF_INTR2 :: CPU_SET :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_ADR_PERR_INTR_MASK              0x00000008
#define BCHP_HIF_INTR2_CPU_SET_PCI_ADR_PERR_INTR_SHIFT             3

/* HIF_INTR2 :: CPU_SET :: PCI_RBUS_MSTR_ERR_INTR [02:02] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_RBUS_MSTR_ERR_INTR_MASK         0x00000004
#define BCHP_HIF_INTR2_CPU_SET_PCI_RBUS_MSTR_ERR_INTR_SHIFT        2

/* HIF_INTR2 :: CPU_SET :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_CPU_SET_PCI_RG_BRIDGE_INTR_MASK             0x00000002
#define BCHP_HIF_INTR2_CPU_SET_PCI_RG_BRIDGE_INTR_SHIFT            1

/* HIF_INTR2 :: CPU_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_SET_HIF_RGR2_BRIDGE_INTR_MASK           0x00000001
#define BCHP_HIF_INTR2_CPU_SET_HIF_RGR2_BRIDGE_INTR_SHIFT          0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved0_MASK                    0xfffff800
#define BCHP_HIF_INTR2_CPU_CLEAR_reserved0_SHIFT                   11

/* HIF_INTR2 :: CPU_CLEAR :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_DMA_DONE_MASK                 0x00000400
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_DMA_DONE_SHIFT                10

/* HIF_INTR2 :: CPU_CLEAR :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_DMA_ERROR_MASK                0x00000200
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_DMA_ERROR_SHIFT               9

/* HIF_INTR2 :: CPU_CLEAR :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_SRC_DATA_PERR_INTR_MASK       0x00000100
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_SRC_DATA_PERR_INTR_SHIFT      8

/* HIF_INTR2 :: CPU_CLEAR :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_REC_DATA_PERR_INTR_MASK       0x00000080
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_REC_DATA_PERR_INTR_SHIFT      7

/* HIF_INTR2 :: CPU_CLEAR :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_REC_TAR_ABORT_INTR_MASK       0x00000040
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_REC_TAR_ABORT_INTR_SHIFT      6

/* HIF_INTR2 :: CPU_CLEAR :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_REC_MSTR_ABORT_INTR_MASK      0x00000020
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_REC_MSTR_ABORT_INTR_SHIFT     5

/* HIF_INTR2 :: CPU_CLEAR :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_SERR_DET_INTR_MASK            0x00000010
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_SERR_DET_INTR_SHIFT           4

/* HIF_INTR2 :: CPU_CLEAR :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_ADR_PERR_INTR_MASK            0x00000008
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_ADR_PERR_INTR_SHIFT           3

/* HIF_INTR2 :: CPU_CLEAR :: PCI_RBUS_MSTR_ERR_INTR [02:02] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_RBUS_MSTR_ERR_INTR_MASK       0x00000004
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_RBUS_MSTR_ERR_INTR_SHIFT      2

/* HIF_INTR2 :: CPU_CLEAR :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_RG_BRIDGE_INTR_MASK           0x00000002
#define BCHP_HIF_INTR2_CPU_CLEAR_PCI_RG_BRIDGE_INTR_SHIFT          1

/* HIF_INTR2 :: CPU_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK         0x00000001
#define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT        0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved0_MASK              0xfffff000
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT             12

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_RBUS_MSTR_ERR_INTR [11:11] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_RBUS_MSTR_ERR_INTR_MASK 0x00000800
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_RBUS_MSTR_ERR_INTR_SHIFT 11

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_DMA_DONE_MASK           0x00000400
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_DMA_DONE_SHIFT          10

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_DMA_ERROR_MASK          0x00000200
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_DMA_ERROR_SHIFT         9

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_SRC_DATA_PERR_INTR_MASK 0x00000100
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_SRC_DATA_PERR_INTR_SHIFT 8

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_REC_DATA_PERR_INTR_MASK 0x00000080
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_REC_DATA_PERR_INTR_SHIFT 7

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_REC_TAR_ABORT_INTR_MASK 0x00000040
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_REC_TAR_ABORT_INTR_SHIFT 6

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_REC_MSTR_ABORT_INTR_MASK 0x00000020
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_REC_MSTR_ABORT_INTR_SHIFT 5

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_SERR_DET_INTR_MASK      0x00000010
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_SERR_DET_INTR_SHIFT     4

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_ADR_PERR_INTR_MASK      0x00000008
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_ADR_PERR_INTR_SHIFT     3

/* HIF_INTR2 :: CPU_MASK_STATUS :: reserved1 [02:02] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved1_MASK              0x00000004
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved1_SHIFT             2

/* HIF_INTR2 :: CPU_MASK_STATUS :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_RG_BRIDGE_INTR_MASK     0x00000002
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_PCI_RG_BRIDGE_INTR_SHIFT    1

/* HIF_INTR2 :: CPU_MASK_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_MASK   0x00000001
#define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT  0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:12] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved0_MASK                 0xfffff000
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved0_SHIFT                12

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_RBUS_MSTR_ERR_INTR [11:11] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_RBUS_MSTR_ERR_INTR_MASK    0x00000800
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_RBUS_MSTR_ERR_INTR_SHIFT   11

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_DMA_DONE_MASK              0x00000400
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_DMA_DONE_SHIFT             10

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_DMA_ERROR_MASK             0x00000200
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_DMA_ERROR_SHIFT            9

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_SRC_DATA_PERR_INTR_MASK    0x00000100
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_SRC_DATA_PERR_INTR_SHIFT   8

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_REC_DATA_PERR_INTR_MASK    0x00000080
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_REC_DATA_PERR_INTR_SHIFT   7

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_REC_TAR_ABORT_INTR_MASK    0x00000040
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_REC_TAR_ABORT_INTR_SHIFT   6

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_REC_MSTR_ABORT_INTR_MASK   0x00000020
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_REC_MSTR_ABORT_INTR_SHIFT  5

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_SERR_DET_INTR_MASK         0x00000010
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_SERR_DET_INTR_SHIFT        4

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_ADR_PERR_INTR_MASK         0x00000008
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_ADR_PERR_INTR_SHIFT        3

/* HIF_INTR2 :: CPU_MASK_SET :: reserved1 [02:02] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved1_MASK                 0x00000004
#define BCHP_HIF_INTR2_CPU_MASK_SET_reserved1_SHIFT                2

/* HIF_INTR2 :: CPU_MASK_SET :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_RG_BRIDGE_INTR_MASK        0x00000002
#define BCHP_HIF_INTR2_CPU_MASK_SET_PCI_RG_BRIDGE_INTR_SHIFT       1

/* HIF_INTR2 :: CPU_MASK_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR2_BRIDGE_INTR_MASK      0x00000001
#define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR2_BRIDGE_INTR_SHIFT     0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK               0xfffff000
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT              12

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_RBUS_MSTR_ERR_INTR [11:11] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_RBUS_MSTR_ERR_INTR_MASK  0x00000800
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_RBUS_MSTR_ERR_INTR_SHIFT 11

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_DMA_DONE_MASK            0x00000400
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_DMA_DONE_SHIFT           10

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_DMA_ERROR_MASK           0x00000200
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_DMA_ERROR_SHIFT          9

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_SRC_DATA_PERR_INTR_MASK  0x00000100
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_SRC_DATA_PERR_INTR_SHIFT 8

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_REC_DATA_PERR_INTR_MASK  0x00000080
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_REC_DATA_PERR_INTR_SHIFT 7

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_REC_TAR_ABORT_INTR_MASK  0x00000040
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_REC_TAR_ABORT_INTR_SHIFT 6

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_REC_MSTR_ABORT_INTR_MASK 0x00000020
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_REC_MSTR_ABORT_INTR_SHIFT 5

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_SERR_DET_INTR_MASK       0x00000010
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_SERR_DET_INTR_SHIFT      4

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_ADR_PERR_INTR_MASK       0x00000008
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_ADR_PERR_INTR_SHIFT      3

/* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved1 [02:02] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved1_MASK               0x00000004
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT              2

/* HIF_INTR2 :: CPU_MASK_CLEAR :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_RG_BRIDGE_INTR_MASK      0x00000002
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_PCI_RG_BRIDGE_INTR_SHIFT     1

/* HIF_INTR2 :: CPU_MASK_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK    0x00000001
#define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT   0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_HIF_INTR2_PCI_STATUS_reserved0_MASK                   0xfffff800
#define BCHP_HIF_INTR2_PCI_STATUS_reserved0_SHIFT                  11

/* HIF_INTR2 :: PCI_STATUS :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_DMA_DONE_MASK                0x00000400
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_DMA_DONE_SHIFT               10

/* HIF_INTR2 :: PCI_STATUS :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_DMA_ERROR_MASK               0x00000200
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_DMA_ERROR_SHIFT              9

/* HIF_INTR2 :: PCI_STATUS :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_SRC_DATA_PERR_INTR_MASK      0x00000100
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_SRC_DATA_PERR_INTR_SHIFT     8

/* HIF_INTR2 :: PCI_STATUS :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_REC_DATA_PERR_INTR_MASK      0x00000080
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_REC_DATA_PERR_INTR_SHIFT     7

/* HIF_INTR2 :: PCI_STATUS :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_REC_TAR_ABORT_INTR_MASK      0x00000040
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_REC_TAR_ABORT_INTR_SHIFT     6

/* HIF_INTR2 :: PCI_STATUS :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_REC_MSTR_ABORT_INTR_MASK     0x00000020
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_REC_MSTR_ABORT_INTR_SHIFT    5

/* HIF_INTR2 :: PCI_STATUS :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_SERR_DET_INTR_MASK           0x00000010
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_SERR_DET_INTR_SHIFT          4

/* HIF_INTR2 :: PCI_STATUS :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_ADR_PERR_INTR_MASK           0x00000008
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_ADR_PERR_INTR_SHIFT          3

/* HIF_INTR2 :: PCI_STATUS :: PCI_RBUS_MSTR_ERR_INTR [02:02] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_RBUS_MSTR_ERR_INTR_MASK      0x00000004
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_RBUS_MSTR_ERR_INTR_SHIFT     2

/* HIF_INTR2 :: PCI_STATUS :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_RG_BRIDGE_INTR_MASK          0x00000002
#define BCHP_HIF_INTR2_PCI_STATUS_PCI_RG_BRIDGE_INTR_SHIFT         1

/* HIF_INTR2 :: PCI_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR2_BRIDGE_INTR_MASK        0x00000001
#define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT       0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_HIF_INTR2_PCI_SET_reserved0_MASK                      0xfffff800
#define BCHP_HIF_INTR2_PCI_SET_reserved0_SHIFT                     11

/* HIF_INTR2 :: PCI_SET :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_DMA_DONE_MASK                   0x00000400
#define BCHP_HIF_INTR2_PCI_SET_PCI_DMA_DONE_SHIFT                  10

/* HIF_INTR2 :: PCI_SET :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_DMA_ERROR_MASK                  0x00000200
#define BCHP_HIF_INTR2_PCI_SET_PCI_DMA_ERROR_SHIFT                 9

/* HIF_INTR2 :: PCI_SET :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_SRC_DATA_PERR_INTR_MASK         0x00000100
#define BCHP_HIF_INTR2_PCI_SET_PCI_SRC_DATA_PERR_INTR_SHIFT        8

/* HIF_INTR2 :: PCI_SET :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_REC_DATA_PERR_INTR_MASK         0x00000080
#define BCHP_HIF_INTR2_PCI_SET_PCI_REC_DATA_PERR_INTR_SHIFT        7

/* HIF_INTR2 :: PCI_SET :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_REC_TAR_ABORT_INTR_MASK         0x00000040
#define BCHP_HIF_INTR2_PCI_SET_PCI_REC_TAR_ABORT_INTR_SHIFT        6

/* HIF_INTR2 :: PCI_SET :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_REC_MSTR_ABORT_INTR_MASK        0x00000020
#define BCHP_HIF_INTR2_PCI_SET_PCI_REC_MSTR_ABORT_INTR_SHIFT       5

/* HIF_INTR2 :: PCI_SET :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_SERR_DET_INTR_MASK              0x00000010
#define BCHP_HIF_INTR2_PCI_SET_PCI_SERR_DET_INTR_SHIFT             4

/* HIF_INTR2 :: PCI_SET :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_ADR_PERR_INTR_MASK              0x00000008
#define BCHP_HIF_INTR2_PCI_SET_PCI_ADR_PERR_INTR_SHIFT             3

/* HIF_INTR2 :: PCI_SET :: PCI_RBUS_MSTR_ERR_INTR [02:02] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_RBUS_MSTR_ERR_INTR_MASK         0x00000004
#define BCHP_HIF_INTR2_PCI_SET_PCI_RBUS_MSTR_ERR_INTR_SHIFT        2

/* HIF_INTR2 :: PCI_SET :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_PCI_SET_PCI_RG_BRIDGE_INTR_MASK             0x00000002
#define BCHP_HIF_INTR2_PCI_SET_PCI_RG_BRIDGE_INTR_SHIFT            1

/* HIF_INTR2 :: PCI_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_SET_HIF_RGR2_BRIDGE_INTR_MASK           0x00000001
#define BCHP_HIF_INTR2_PCI_SET_HIF_RGR2_BRIDGE_INTR_SHIFT          0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved0_MASK                    0xfffff800
#define BCHP_HIF_INTR2_PCI_CLEAR_reserved0_SHIFT                   11

/* HIF_INTR2 :: PCI_CLEAR :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_DMA_DONE_MASK                 0x00000400
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_DMA_DONE_SHIFT                10

/* HIF_INTR2 :: PCI_CLEAR :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_DMA_ERROR_MASK                0x00000200
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_DMA_ERROR_SHIFT               9

/* HIF_INTR2 :: PCI_CLEAR :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_SRC_DATA_PERR_INTR_MASK       0x00000100
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_SRC_DATA_PERR_INTR_SHIFT      8

/* HIF_INTR2 :: PCI_CLEAR :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_REC_DATA_PERR_INTR_MASK       0x00000080
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_REC_DATA_PERR_INTR_SHIFT      7

/* HIF_INTR2 :: PCI_CLEAR :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_REC_TAR_ABORT_INTR_MASK       0x00000040
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_REC_TAR_ABORT_INTR_SHIFT      6

/* HIF_INTR2 :: PCI_CLEAR :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_REC_MSTR_ABORT_INTR_MASK      0x00000020
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_REC_MSTR_ABORT_INTR_SHIFT     5

/* HIF_INTR2 :: PCI_CLEAR :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_SERR_DET_INTR_MASK            0x00000010
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_SERR_DET_INTR_SHIFT           4

/* HIF_INTR2 :: PCI_CLEAR :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_ADR_PERR_INTR_MASK            0x00000008
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_ADR_PERR_INTR_SHIFT           3

/* HIF_INTR2 :: PCI_CLEAR :: PCI_RBUS_MSTR_ERR_INTR [02:02] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_RBUS_MSTR_ERR_INTR_MASK       0x00000004
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_RBUS_MSTR_ERR_INTR_SHIFT      2

/* HIF_INTR2 :: PCI_CLEAR :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_RG_BRIDGE_INTR_MASK           0x00000002
#define BCHP_HIF_INTR2_PCI_CLEAR_PCI_RG_BRIDGE_INTR_SHIFT          1

/* HIF_INTR2 :: PCI_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK         0x00000001
#define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT        0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved0_MASK              0xfffff000
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT             12

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_RBUS_MSTR_ERR_INTR [11:11] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_RBUS_MSTR_ERR_INTR_MASK 0x00000800
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_RBUS_MSTR_ERR_INTR_SHIFT 11

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_DMA_DONE_MASK           0x00000400
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_DMA_DONE_SHIFT          10

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_DMA_ERROR_MASK          0x00000200
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_DMA_ERROR_SHIFT         9

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_SRC_DATA_PERR_INTR_MASK 0x00000100
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_SRC_DATA_PERR_INTR_SHIFT 8

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_REC_DATA_PERR_INTR_MASK 0x00000080
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_REC_DATA_PERR_INTR_SHIFT 7

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_REC_TAR_ABORT_INTR_MASK 0x00000040
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_REC_TAR_ABORT_INTR_SHIFT 6

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_REC_MSTR_ABORT_INTR_MASK 0x00000020
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_REC_MSTR_ABORT_INTR_SHIFT 5

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_SERR_DET_INTR_MASK      0x00000010
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_SERR_DET_INTR_SHIFT     4

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_ADR_PERR_INTR_MASK      0x00000008
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_ADR_PERR_INTR_SHIFT     3

/* HIF_INTR2 :: PCI_MASK_STATUS :: reserved1 [02:02] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved1_MASK              0x00000004
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved1_SHIFT             2

/* HIF_INTR2 :: PCI_MASK_STATUS :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_RG_BRIDGE_INTR_MASK     0x00000002
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_PCI_RG_BRIDGE_INTR_SHIFT    1

/* HIF_INTR2 :: PCI_MASK_STATUS :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_MASK   0x00000001
#define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT  0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:12] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved0_MASK                 0xfffff000
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved0_SHIFT                12

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_RBUS_MSTR_ERR_INTR [11:11] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_RBUS_MSTR_ERR_INTR_MASK    0x00000800
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_RBUS_MSTR_ERR_INTR_SHIFT   11

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_DMA_DONE_MASK              0x00000400
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_DMA_DONE_SHIFT             10

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_DMA_ERROR_MASK             0x00000200
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_DMA_ERROR_SHIFT            9

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_SRC_DATA_PERR_INTR_MASK    0x00000100
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_SRC_DATA_PERR_INTR_SHIFT   8

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_REC_DATA_PERR_INTR_MASK    0x00000080
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_REC_DATA_PERR_INTR_SHIFT   7

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_REC_TAR_ABORT_INTR_MASK    0x00000040
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_REC_TAR_ABORT_INTR_SHIFT   6

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_REC_MSTR_ABORT_INTR_MASK   0x00000020
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_REC_MSTR_ABORT_INTR_SHIFT  5

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_SERR_DET_INTR_MASK         0x00000010
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_SERR_DET_INTR_SHIFT        4

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_ADR_PERR_INTR_MASK         0x00000008
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_ADR_PERR_INTR_SHIFT        3

/* HIF_INTR2 :: PCI_MASK_SET :: reserved1 [02:02] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved1_MASK                 0x00000004
#define BCHP_HIF_INTR2_PCI_MASK_SET_reserved1_SHIFT                2

/* HIF_INTR2 :: PCI_MASK_SET :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_RG_BRIDGE_INTR_MASK        0x00000002
#define BCHP_HIF_INTR2_PCI_MASK_SET_PCI_RG_BRIDGE_INTR_SHIFT       1

/* HIF_INTR2 :: PCI_MASK_SET :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR2_BRIDGE_INTR_MASK      0x00000001
#define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR2_BRIDGE_INTR_SHIFT     0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK               0xfffff000
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT              12

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_RBUS_MSTR_ERR_INTR [11:11] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_RBUS_MSTR_ERR_INTR_MASK  0x00000800
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_RBUS_MSTR_ERR_INTR_SHIFT 11

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_DMA_DONE [10:10] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_DMA_DONE_MASK            0x00000400
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_DMA_DONE_SHIFT           10

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_DMA_ERROR [09:09] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_DMA_ERROR_MASK           0x00000200
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_DMA_ERROR_SHIFT          9

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_SRC_DATA_PERR_INTR [08:08] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_SRC_DATA_PERR_INTR_MASK  0x00000100
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_SRC_DATA_PERR_INTR_SHIFT 8

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_REC_DATA_PERR_INTR [07:07] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_REC_DATA_PERR_INTR_MASK  0x00000080
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_REC_DATA_PERR_INTR_SHIFT 7

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_REC_TAR_ABORT_INTR [06:06] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_REC_TAR_ABORT_INTR_MASK  0x00000040
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_REC_TAR_ABORT_INTR_SHIFT 6

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_REC_MSTR_ABORT_INTR [05:05] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_REC_MSTR_ABORT_INTR_MASK 0x00000020
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_REC_MSTR_ABORT_INTR_SHIFT 5

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_SERR_DET_INTR [04:04] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_SERR_DET_INTR_MASK       0x00000010
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_SERR_DET_INTR_SHIFT      4

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_ADR_PERR_INTR [03:03] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_ADR_PERR_INTR_MASK       0x00000008
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_ADR_PERR_INTR_SHIFT      3

/* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved1 [02:02] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved1_MASK               0x00000004
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT              2

/* HIF_INTR2 :: PCI_MASK_CLEAR :: PCI_RG_BRIDGE_INTR [01:01] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_RG_BRIDGE_INTR_MASK      0x00000002
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_PCI_RG_BRIDGE_INTR_SHIFT     1

/* HIF_INTR2 :: PCI_MASK_CLEAR :: HIF_RGR2_BRIDGE_INTR [00:00] */
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_MASK    0x00000001
#define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR2_BRIDGE_INTR_SHIFT   0

#endif /* #ifndef BCHP_HIF_INTR2_H__ */

/* End of File */
