
christmas-2023__master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008140  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08008324  08008324  00018324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084e0  080084e0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  080084e0  080084e0  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080084e0  080084e0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084e0  080084e0  000184e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084e4  080084e4  000184e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080084e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043cc  2000005c  08008544  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004428  08008544  00024428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ccd  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002faa  00000000  00000000  00033d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  00036d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001168  00000000  00000000  00037fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cc03  00000000  00000000  00039148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016812  00000000  00000000  00055d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a50ce  00000000  00000000  0006c55d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011162b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004edc  00000000  00000000  0011167c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000005c 	.word	0x2000005c
 8000200:	00000000 	.word	0x00000000
 8000204:	0800830c 	.word	0x0800830c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000060 	.word	0x20000060
 8000220:	0800830c 	.word	0x0800830c

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	; 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000492:	2afd      	cmp	r2, #253	; 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	; 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	; 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	; 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <HAL_I2S_TxCpltCallback>:
volatile uint16_t signal_buff2[4096];

char *fileNames[] = {"blank.wav", "yard.wav", "shit.wav", "gift.wav", "nut.wav", "grace.wav",
					"dump.wav", "treeBig.wav", "kma.wav", "winterMorn.wav", "rant.wav"};

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
    if(end_of_file_reached)
 80006e8:	4b10      	ldr	r3, [pc, #64]	; (800072c <HAL_I2S_TxCpltCallback+0x4c>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d118      	bne.n	8000724 <HAL_I2S_TxCpltCallback+0x44>
        return;

    volatile uint16_t* temp = signal_play_buff;
 80006f2:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <HAL_I2S_TxCpltCallback+0x50>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	60fb      	str	r3, [r7, #12]
    signal_play_buff = signal_read_buff;
 80006f8:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <HAL_I2S_TxCpltCallback+0x54>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a0c      	ldr	r2, [pc, #48]	; (8000730 <HAL_I2S_TxCpltCallback+0x50>)
 80006fe:	6013      	str	r3, [r2, #0]
    signal_read_buff = temp;
 8000700:	4a0c      	ldr	r2, [pc, #48]	; (8000734 <HAL_I2S_TxCpltCallback+0x54>)
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	6013      	str	r3, [r2, #0]
//
//    for(int i = 0; i < 4096; i++) {
//    	signal_play_buff[i] = (float)signal_play_buff[i] * volume;
//    }

    int nsamples = sizeof(signal_buff1) / sizeof(signal_buff1[0]);
 8000706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800070a:	60bb      	str	r3, [r7, #8]
    HAL_I2S_Transmit_IT(&hi2s2, (uint16_t*)signal_play_buff, nsamples);
 800070c:	4b08      	ldr	r3, [pc, #32]	; (8000730 <HAL_I2S_TxCpltCallback+0x50>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	68ba      	ldr	r2, [r7, #8]
 8000712:	b292      	uxth	r2, r2
 8000714:	4619      	mov	r1, r3
 8000716:	4808      	ldr	r0, [pc, #32]	; (8000738 <HAL_I2S_TxCpltCallback+0x58>)
 8000718:	f002 f874 	bl	8002804 <HAL_I2S_Transmit_IT>
    read_next_chunk = true;
 800071c:	4b07      	ldr	r3, [pc, #28]	; (800073c <HAL_I2S_TxCpltCallback+0x5c>)
 800071e:	2201      	movs	r2, #1
 8000720:	701a      	strb	r2, [r3, #0]
 8000722:	e000      	b.n	8000726 <HAL_I2S_TxCpltCallback+0x46>
        return;
 8000724:	bf00      	nop
}
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	200003e4 	.word	0x200003e4
 8000730:	200003e8 	.word	0x200003e8
 8000734:	200003ec 	.word	0x200003ec
 8000738:	200000a8 	.word	0x200000a8
 800073c:	200003e5 	.word	0x200003e5

08000740 <playWavFile>:

int playWavFile(const char* fname) {
 8000740:	b580      	push	{r7, lr}
 8000742:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8000746:	af00      	add	r7, sp, #0
 8000748:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800074c:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8000750:	6018      	str	r0, [r3, #0]

    FIL file;
    FRESULT res = f_open(&file, fname, FA_READ);
 8000752:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000756:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 800075a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800075e:	2201      	movs	r2, #1
 8000760:	6819      	ldr	r1, [r3, #0]
 8000762:	f006 ff89 	bl	8007678 <f_open>
 8000766:	4603      	mov	r3, r0
 8000768:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 800076c:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <playWavFile+0x38>
        return EXIT_FAILURE;
 8000774:	2301      	movs	r3, #1
 8000776:	e1fa      	b.n	8000b6e <playWavFile+0x42e>
    }


    unsigned int bytesRead;
    uint8_t header[44];
    res = f_read(&file, header, sizeof(header), &bytesRead);
 8000778:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800077c:	f107 0108 	add.w	r1, r7, #8
 8000780:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000784:	222c      	movs	r2, #44	; 0x2c
 8000786:	f007 f9f0 	bl	8007b6a <f_read>
 800078a:	4603      	mov	r3, r0
 800078c:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000790:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000794:	2b00      	cmp	r3, #0
 8000796:	d006      	beq.n	80007a6 <playWavFile+0x66>
        f_close(&file);
 8000798:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800079c:	4618      	mov	r0, r3
 800079e:	f007 fc09 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e1e3      	b.n	8000b6e <playWavFile+0x42e>
    }

    if(memcmp((const char*)header, "RIFF", 4) != 0) {
 80007a6:	f107 0308 	add.w	r3, r7, #8
 80007aa:	2204      	movs	r2, #4
 80007ac:	49c7      	ldr	r1, [pc, #796]	; (8000acc <playWavFile+0x38c>)
 80007ae:	4618      	mov	r0, r3
 80007b0:	f007 fd94 	bl	80082dc <memcmp>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d006      	beq.n	80007c8 <playWavFile+0x88>
        f_close(&file);
 80007ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007be:	4618      	mov	r0, r3
 80007c0:	f007 fbf8 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 80007c4:	2301      	movs	r3, #1
 80007c6:	e1d2      	b.n	8000b6e <playWavFile+0x42e>
    }

    if(memcmp((const char*)header + 8, "WAVEfmt ", 8) != 0) {
 80007c8:	f107 0308 	add.w	r3, r7, #8
 80007cc:	3308      	adds	r3, #8
 80007ce:	2208      	movs	r2, #8
 80007d0:	49bf      	ldr	r1, [pc, #764]	; (8000ad0 <playWavFile+0x390>)
 80007d2:	4618      	mov	r0, r3
 80007d4:	f007 fd82 	bl	80082dc <memcmp>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d006      	beq.n	80007ec <playWavFile+0xac>
        f_close(&file);
 80007de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007e2:	4618      	mov	r0, r3
 80007e4:	f007 fbe6 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 80007e8:	2301      	movs	r3, #1
 80007ea:	e1c0      	b.n	8000b6e <playWavFile+0x42e>
    }

    if(memcmp((const char*)header + 36, "data", 4) != 0) {
 80007ec:	f107 0308 	add.w	r3, r7, #8
 80007f0:	3324      	adds	r3, #36	; 0x24
 80007f2:	2204      	movs	r2, #4
 80007f4:	49b7      	ldr	r1, [pc, #732]	; (8000ad4 <playWavFile+0x394>)
 80007f6:	4618      	mov	r0, r3
 80007f8:	f007 fd70 	bl	80082dc <memcmp>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d006      	beq.n	8000810 <playWavFile+0xd0>
        f_close(&file);
 8000802:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000806:	4618      	mov	r0, r3
 8000808:	f007 fbd4 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 800080c:	2301      	movs	r3, #1
 800080e:	e1ae      	b.n	8000b6e <playWavFile+0x42e>
    }

//    uint32_t fileSize = 8 + (header[4] | (header[5] << 8) | (header[6] << 16) | (header[7] << 24));
    uint32_t headerSizeLeft = header[16] | (header[17] << 8) | (header[18] << 16) | (header[19] << 24);
 8000810:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000814:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000818:	7c1b      	ldrb	r3, [r3, #16]
 800081a:	461a      	mov	r2, r3
 800081c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000820:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000824:	7c5b      	ldrb	r3, [r3, #17]
 8000826:	021b      	lsls	r3, r3, #8
 8000828:	431a      	orrs	r2, r3
 800082a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800082e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000832:	7c9b      	ldrb	r3, [r3, #18]
 8000834:	041b      	lsls	r3, r3, #16
 8000836:	431a      	orrs	r2, r3
 8000838:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800083c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000840:	7cdb      	ldrb	r3, [r3, #19]
 8000842:	061b      	lsls	r3, r3, #24
 8000844:	4313      	orrs	r3, r2
 8000846:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
    uint16_t compression = header[20] | (header[21] << 8);
 800084a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800084e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000852:	7d1b      	ldrb	r3, [r3, #20]
 8000854:	b21a      	sxth	r2, r3
 8000856:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800085a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800085e:	7d5b      	ldrb	r3, [r3, #21]
 8000860:	021b      	lsls	r3, r3, #8
 8000862:	b21b      	sxth	r3, r3
 8000864:	4313      	orrs	r3, r2
 8000866:	b21b      	sxth	r3, r3
 8000868:	f8a7 327a 	strh.w	r3, [r7, #634]	; 0x27a
    uint16_t channelsNum = header[22] | (header[23] << 8);
 800086c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000870:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000874:	7d9b      	ldrb	r3, [r3, #22]
 8000876:	b21a      	sxth	r2, r3
 8000878:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800087c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000880:	7ddb      	ldrb	r3, [r3, #23]
 8000882:	021b      	lsls	r3, r3, #8
 8000884:	b21b      	sxth	r3, r3
 8000886:	4313      	orrs	r3, r2
 8000888:	b21b      	sxth	r3, r3
 800088a:	f8a7 3278 	strh.w	r3, [r7, #632]	; 0x278
    uint32_t sampleRate = header[24] | (header[25] << 8) | (header[26] << 16) | (header[27] << 24);
 800088e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000892:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000896:	7e1b      	ldrb	r3, [r3, #24]
 8000898:	461a      	mov	r2, r3
 800089a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800089e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008a2:	7e5b      	ldrb	r3, [r3, #25]
 80008a4:	021b      	lsls	r3, r3, #8
 80008a6:	431a      	orrs	r2, r3
 80008a8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80008ac:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008b0:	7e9b      	ldrb	r3, [r3, #26]
 80008b2:	041b      	lsls	r3, r3, #16
 80008b4:	431a      	orrs	r2, r3
 80008b6:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80008ba:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008be:	7edb      	ldrb	r3, [r3, #27]
 80008c0:	061b      	lsls	r3, r3, #24
 80008c2:	4313      	orrs	r3, r2
 80008c4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
    uint32_t bytesPerSecond = header[28] | (header[29] << 8) | (header[30] << 16) | (header[31] << 24);
 80008c8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80008cc:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008d0:	7f1b      	ldrb	r3, [r3, #28]
 80008d2:	461a      	mov	r2, r3
 80008d4:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80008d8:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008dc:	7f5b      	ldrb	r3, [r3, #29]
 80008de:	021b      	lsls	r3, r3, #8
 80008e0:	431a      	orrs	r2, r3
 80008e2:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80008e6:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008ea:	7f9b      	ldrb	r3, [r3, #30]
 80008ec:	041b      	lsls	r3, r3, #16
 80008ee:	431a      	orrs	r2, r3
 80008f0:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80008f4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 80008f8:	7fdb      	ldrb	r3, [r3, #31]
 80008fa:	061b      	lsls	r3, r3, #24
 80008fc:	4313      	orrs	r3, r2
 80008fe:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
    uint16_t bytesPerSample = header[32] | (header[33] << 8);
 8000902:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000906:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800090a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800090e:	b21a      	sxth	r2, r3
 8000910:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000914:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000918:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800091c:	021b      	lsls	r3, r3, #8
 800091e:	b21b      	sxth	r3, r3
 8000920:	4313      	orrs	r3, r2
 8000922:	b21b      	sxth	r3, r3
 8000924:	f8a7 326e 	strh.w	r3, [r7, #622]	; 0x26e
    uint16_t bitsPerSamplePerChannel = header[34] | (header[35] << 8);
 8000928:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800092c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000930:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000934:	b21a      	sxth	r2, r3
 8000936:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800093a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 800093e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000942:	021b      	lsls	r3, r3, #8
 8000944:	b21b      	sxth	r3, r3
 8000946:	4313      	orrs	r3, r2
 8000948:	b21b      	sxth	r3, r3
 800094a:	f8a7 326c 	strh.w	r3, [r7, #620]	; 0x26c
    uint32_t dataSize = header[40] | (header[41] << 8) | (header[42] << 16) | (header[43] << 24);
 800094e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000952:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800095a:	461a      	mov	r2, r3
 800095c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000960:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000964:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000968:	021b      	lsls	r3, r3, #8
 800096a:	431a      	orrs	r2, r3
 800096c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000970:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000974:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000978:	041b      	lsls	r3, r3, #16
 800097a:	431a      	orrs	r2, r3
 800097c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000980:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000984:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8000988:	061b      	lsls	r3, r3, #24
 800098a:	4313      	orrs	r3, r2
 800098c:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
//        "Data size: %ld\r\n"
//        "------------------\r\n",
//        fileSize, headerSizeLeft, compression, channelsNum, sampleRate, bytesPerSecond, bytesPerSample,
//        bitsPerSamplePerChannel, dataSize);

    if(headerSizeLeft != 16) {
 8000990:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000994:	2b10      	cmp	r3, #16
 8000996:	d006      	beq.n	80009a6 <playWavFile+0x266>
        //UART_Printf("Wrong `headerSizeLeft` value, 16 expected\r\n");
        f_close(&file);
 8000998:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800099c:	4618      	mov	r0, r3
 800099e:	f007 fb09 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 80009a2:	2301      	movs	r3, #1
 80009a4:	e0e3      	b.n	8000b6e <playWavFile+0x42e>
    }

    if(compression != 1) {
 80009a6:	f8b7 327a 	ldrh.w	r3, [r7, #634]	; 0x27a
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d006      	beq.n	80009bc <playWavFile+0x27c>
        //UART_Printf("Wrong `compression` value, 1 expected\r\n");
        f_close(&file);
 80009ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009b2:	4618      	mov	r0, r3
 80009b4:	f007 fafe 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e0d8      	b.n	8000b6e <playWavFile+0x42e>
    }

    if(channelsNum != 2) {
 80009bc:	f8b7 3278 	ldrh.w	r3, [r7, #632]	; 0x278
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d006      	beq.n	80009d2 <playWavFile+0x292>
        //UART_Printf("Wrong `channelsNum` value, 2 expected\r\n");
        f_close(&file);
 80009c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009c8:	4618      	mov	r0, r3
 80009ca:	f007 faf3 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 80009ce:	2301      	movs	r3, #1
 80009d0:	e0cd      	b.n	8000b6e <playWavFile+0x42e>
    }

    if((sampleRate != 44100) || (bytesPerSample != 4) || (bitsPerSamplePerChannel != 16) || (bytesPerSecond != 44100*2*2)
 80009d2:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80009d6:	f64a 4244 	movw	r2, #44100	; 0xac44
 80009da:	4293      	cmp	r3, r2
 80009dc:	d111      	bne.n	8000a02 <playWavFile+0x2c2>
 80009de:	f8b7 326e 	ldrh.w	r3, [r7, #622]	; 0x26e
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d10d      	bne.n	8000a02 <playWavFile+0x2c2>
 80009e6:	f8b7 326c 	ldrh.w	r3, [r7, #620]	; 0x26c
 80009ea:	2b10      	cmp	r3, #16
 80009ec:	d109      	bne.n	8000a02 <playWavFile+0x2c2>
 80009ee:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
 80009f2:	4a39      	ldr	r2, [pc, #228]	; (8000ad8 <playWavFile+0x398>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d104      	bne.n	8000a02 <playWavFile+0x2c2>
       || (dataSize < sizeof(signal_buff1) + sizeof(signal_buff2))) {
 80009f8:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80009fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000a00:	d206      	bcs.n	8000a10 <playWavFile+0x2d0>
        //UART_Printf("Wrong file format, 16 bit file with sample rate 44100 expected\r\n");
        f_close(&file);
 8000a02:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000a06:	4618      	mov	r0, r3
 8000a08:	f007 fad4 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e0ae      	b.n	8000b6e <playWavFile+0x42e>
    }

    res = f_read(&file, (uint8_t*)signal_buff1, sizeof(signal_buff1), &bytesRead);
 8000a10:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a14:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000a18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a1c:	492f      	ldr	r1, [pc, #188]	; (8000adc <playWavFile+0x39c>)
 8000a1e:	f007 f8a4 	bl	8007b6a <f_read>
 8000a22:	4603      	mov	r3, r0
 8000a24:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000a28:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d006      	beq.n	8000a3e <playWavFile+0x2fe>
        //UART_Printf("f_read() failed, res = %d\r\n", res);
        f_close(&file);
 8000a30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000a34:	4618      	mov	r0, r3
 8000a36:	f007 fabd 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e097      	b.n	8000b6e <playWavFile+0x42e>
    }

    res = f_read(&file, (uint8_t*)signal_buff2, sizeof(signal_buff2), &bytesRead);
 8000a3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a42:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000a46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a4a:	4925      	ldr	r1, [pc, #148]	; (8000ae0 <playWavFile+0x3a0>)
 8000a4c:	f007 f88d 	bl	8007b6a <f_read>
 8000a50:	4603      	mov	r3, r0
 8000a52:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000a56:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d006      	beq.n	8000a6c <playWavFile+0x32c>
        //UART_Printf("f_read() failed, res = %d\r\n", res);
        f_close(&file);
 8000a5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000a62:	4618      	mov	r0, r3
 8000a64:	f007 faa6 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e080      	b.n	8000b6e <playWavFile+0x42e>
    }

    read_next_chunk = true;
 8000a6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ae4 <playWavFile+0x3a4>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	701a      	strb	r2, [r3, #0]
    end_of_file_reached = false;
 8000a72:	4b1d      	ldr	r3, [pc, #116]	; (8000ae8 <playWavFile+0x3a8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]
    signal_play_buff = signal_buff1;
 8000a78:	4b1c      	ldr	r3, [pc, #112]	; (8000aec <playWavFile+0x3ac>)
 8000a7a:	4a18      	ldr	r2, [pc, #96]	; (8000adc <playWavFile+0x39c>)
 8000a7c:	601a      	str	r2, [r3, #0]
    signal_read_buff = signal_buff2;
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <playWavFile+0x3b0>)
 8000a80:	4a17      	ldr	r2, [pc, #92]	; (8000ae0 <playWavFile+0x3a0>)
 8000a82:	601a      	str	r2, [r3, #0]

    HAL_StatusTypeDef hal_res;
    int nsamples = sizeof(signal_buff1) / sizeof(signal_buff1[0]);
 8000a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a88:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
    hal_res = HAL_I2S_Transmit_IT(&hi2s2, (uint16_t*)signal_buff1, nsamples);
 8000a8c:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	461a      	mov	r2, r3
 8000a94:	4911      	ldr	r1, [pc, #68]	; (8000adc <playWavFile+0x39c>)
 8000a96:	4817      	ldr	r0, [pc, #92]	; (8000af4 <playWavFile+0x3b4>)
 8000a98:	f001 feb4 	bl	8002804 <HAL_I2S_Transmit_IT>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
    // hal_res = HAL_I2S_Transmit(&hi2s2, (uint16_t*)signal_buff1, nsamples, 2000);
    if(hal_res != HAL_OK) {
 8000aa2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d047      	beq.n	8000b3a <playWavFile+0x3fa>
        //UART_Printf("I2S - HAL_I2S_Transmit failed, hal_res = %d!\r\n", hal_res);
        f_close(&file);
 8000aaa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f007 fa80 	bl	8007fb4 <f_close>
        return EXIT_FAILURE;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	e05a      	b.n	8000b6e <playWavFile+0x42e>
    }

    while(dataSize >= sizeof(signal_buff1)) {
        if(!read_next_chunk) {
 8000ab8:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <playWavFile+0x3a4>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	f083 0301 	eor.w	r3, r3, #1
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d017      	beq.n	8000af8 <playWavFile+0x3b8>
            continue;
 8000ac8:	e037      	b.n	8000b3a <playWavFile+0x3fa>
 8000aca:	bf00      	nop
 8000acc:	080083a4 	.word	0x080083a4
 8000ad0:	080083ac 	.word	0x080083ac
 8000ad4:	080083b8 	.word	0x080083b8
 8000ad8:	0002b110 	.word	0x0002b110
 8000adc:	200003f0 	.word	0x200003f0
 8000ae0:	200023f0 	.word	0x200023f0
 8000ae4:	200003e5 	.word	0x200003e5
 8000ae8:	200003e4 	.word	0x200003e4
 8000aec:	200003e8 	.word	0x200003e8
 8000af0:	200003ec 	.word	0x200003ec
 8000af4:	200000a8 	.word	0x200000a8
        }

        read_next_chunk = false;
 8000af8:	4b1f      	ldr	r3, [pc, #124]	; (8000b78 <playWavFile+0x438>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]

        res = f_read(&file, (uint8_t*)signal_read_buff, sizeof(signal_buff1), &bytesRead);
 8000afe:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <playWavFile+0x43c>)
 8000b00:	6819      	ldr	r1, [r3, #0]
 8000b02:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000b06:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000b0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b0e:	f007 f82c 	bl	8007b6a <f_read>
 8000b12:	4603      	mov	r3, r0
 8000b14:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
        if(res != FR_OK) {
 8000b18:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d006      	beq.n	8000b2e <playWavFile+0x3ee>
            //UART_Printf("f_read() failed, res = %d\r\n", res);
            f_close(&file);
 8000b20:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b24:	4618      	mov	r0, r3
 8000b26:	f007 fa45 	bl	8007fb4 <f_close>
            return EXIT_FAILURE;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e01f      	b.n	8000b6e <playWavFile+0x42e>
        }

        dataSize -= sizeof(signal_buff1);
 8000b2e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000b32:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8000b36:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
    while(dataSize >= sizeof(signal_buff1)) {
 8000b3a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000b3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b42:	d2b9      	bcs.n	8000ab8 <playWavFile+0x378>
    }

    end_of_file_reached = true;
 8000b44:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <playWavFile+0x440>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	701a      	strb	r2, [r3, #0]

    res = f_close(&file);
 8000b4a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f007 fa30 	bl	8007fb4 <f_close>
 8000b54:	4603      	mov	r3, r0
 8000b56:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000b5a:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <playWavFile+0x426>
        //UART_Printf("f_close() failed, res = %d\r\n", res);
        return EXIT_FAILURE;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e003      	b.n	8000b6e <playWavFile+0x42e>
    }

    playIndex = 0;
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <playWavFile+0x444>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]

    return 0;
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f507 7722 	add.w	r7, r7, #648	; 0x288
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	200003e5 	.word	0x200003e5
 8000b7c:	200003ec 	.word	0x200003ec
 8000b80:	200003e4 	.word	0x200003e4
 8000b84:	200001b0 	.word	0x200001b0

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f000 fcf7 	bl	8001580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b92:	f000 f875 	bl	8000c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b96:	f000 f9a7 	bl	8000ee8 <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 8000b9a:	f000 f937 	bl	8000e0c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8000b9e:	f004 fde5 	bl	800576c <MX_FATFS_Init>
  MX_I2S2_Init();
 8000ba2:	f000 f90b 	bl	8000dbc <MX_I2S2_Init>
  MX_ADC1_Init();
 8000ba6:	f000 f8cb 	bl	8000d40 <MX_ADC1_Init>
  MX_TIM4_Init();
 8000baa:	f000 f94f 	bl	8000e4c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000bae:	4828      	ldr	r0, [pc, #160]	; (8000c50 <main+0xc8>)
 8000bb0:	f001 f9aa 	bl	8001f08 <HAL_ADCEx_Calibration_Start>

  // Start timer to check ADC on interrupts
  HAL_TIM_Base_Start_IT(&htim4);
 8000bb4:	4827      	ldr	r0, [pc, #156]	; (8000c54 <main+0xcc>)
 8000bb6:	f003 fcd3 	bl	8004560 <HAL_TIM_Base_Start_IT>

  // Clear any existing shift register data
  	HAL_GPIO_WritePin(GPIOB, shiftMCLR, GPIOPinSet[0]);
 8000bba:	4b27      	ldr	r3, [pc, #156]	; (8000c58 <main+0xd0>)
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	4a27      	ldr	r2, [pc, #156]	; (8000c5c <main+0xd4>)
 8000bc0:	7812      	ldrb	r2, [r2, #0]
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4826      	ldr	r0, [pc, #152]	; (8000c60 <main+0xd8>)
 8000bc6:	f001 fd06 	bl	80025d6 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftMCLR, GPIOPinSet[1]);
 8000bca:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <main+0xd0>)
 8000bcc:	881b      	ldrh	r3, [r3, #0]
 8000bce:	4a23      	ldr	r2, [pc, #140]	; (8000c5c <main+0xd4>)
 8000bd0:	7852      	ldrb	r2, [r2, #1]
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4822      	ldr	r0, [pc, #136]	; (8000c60 <main+0xd8>)
 8000bd6:	f001 fcfe 	bl	80025d6 <HAL_GPIO_WritePin>

  	// Store cleared data and Enable output
  	HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[1]);
 8000bda:	4b22      	ldr	r3, [pc, #136]	; (8000c64 <main+0xdc>)
 8000bdc:	881b      	ldrh	r3, [r3, #0]
 8000bde:	4a1f      	ldr	r2, [pc, #124]	; (8000c5c <main+0xd4>)
 8000be0:	7852      	ldrb	r2, [r2, #1]
 8000be2:	4619      	mov	r1, r3
 8000be4:	481e      	ldr	r0, [pc, #120]	; (8000c60 <main+0xd8>)
 8000be6:	f001 fcf6 	bl	80025d6 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[0]);
 8000bea:	4b1e      	ldr	r3, [pc, #120]	; (8000c64 <main+0xdc>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	4a1b      	ldr	r2, [pc, #108]	; (8000c5c <main+0xd4>)
 8000bf0:	7812      	ldrb	r2, [r2, #0]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	481a      	ldr	r0, [pc, #104]	; (8000c60 <main+0xd8>)
 8000bf6:	f001 fcee 	bl	80025d6 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftOutputEnable, GPIOPinSet[0]);
 8000bfa:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <main+0xe0>)
 8000bfc:	881b      	ldrh	r3, [r3, #0]
 8000bfe:	4a17      	ldr	r2, [pc, #92]	; (8000c5c <main+0xd4>)
 8000c00:	7812      	ldrb	r2, [r2, #0]
 8000c02:	4619      	mov	r1, r3
 8000c04:	4816      	ldr	r0, [pc, #88]	; (8000c60 <main+0xd8>)
 8000c06:	f001 fce6 	bl	80025d6 <HAL_GPIO_WritePin>

  FRESULT res = f_mount(&fs, "XMAS-23", 1);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	4917      	ldr	r1, [pc, #92]	; (8000c6c <main+0xe4>)
 8000c0e:	4818      	ldr	r0, [pc, #96]	; (8000c70 <main+0xe8>)
 8000c10:	f006 fcea 	bl	80075e8 <f_mount>
 8000c14:	4603      	mov	r3, r0
 8000c16:	71fb      	strb	r3, [r7, #7]
	 if(res != FR_OK) {
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <main+0x9a>
	   return EXIT_FAILURE;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e011      	b.n	8000c46 <main+0xbe>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  playWavFile(fileNames[playIndex]);
 8000c22:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <main+0xec>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	461a      	mov	r2, r3
 8000c28:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <main+0xf0>)
 8000c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fd86 	bl	8000740 <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000c34:	4811      	ldr	r0, [pc, #68]	; (8000c7c <main+0xf4>)
 8000c36:	f001 fcff 	bl	8002638 <HAL_I2S_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0f0      	beq.n	8000c22 <main+0x9a>
		   Error_Handler();
 8000c40:	f000 fad2 	bl	80011e8 <Error_Handler>
	  playWavFile(fileNames[playIndex]);
 8000c44:	e7ed      	b.n	8000c22 <main+0x9a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000078 	.word	0x20000078
 8000c54:	20000168 	.word	0x20000168
 8000c58:	20000004 	.word	0x20000004
 8000c5c:	2000001c 	.word	0x2000001c
 8000c60:	40010c00 	.word	0x40010c00
 8000c64:	20000000 	.word	0x20000000
 8000c68:	20000002 	.word	0x20000002
 8000c6c:	080083c0 	.word	0x080083c0
 8000c70:	200001b4 	.word	0x200001b4
 8000c74:	200001b0 	.word	0x200001b0
 8000c78:	20000024 	.word	0x20000024
 8000c7c:	200000a8 	.word	0x200000a8

08000c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b096      	sub	sp, #88	; 0x58
 8000c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c8a:	2228      	movs	r2, #40	; 0x28
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f007 fb34 	bl	80082fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c94:	f107 031c 	add.w	r3, r7, #28
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
 8000cb0:	611a      	str	r2, [r3, #16]
 8000cb2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cbc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cce:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000cd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000cd4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 feda 	bl	8002a94 <HAL_RCC_OscConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000ce6:	f000 fa7f 	bl	80011e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cea:	230f      	movs	r3, #15
 8000cec:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d00:	f107 031c 	add.w	r3, r7, #28
 8000d04:	2101      	movs	r1, #1
 8000d06:	4618      	mov	r0, r3
 8000d08:	f002 f946 	bl	8002f98 <HAL_RCC_ClockConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000d12:	f000 fa69 	bl	80011e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_I2S2;
 8000d16:	2306      	movs	r3, #6
 8000d18:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000d1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d1e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	4618      	mov	r0, r3
 8000d28:	f002 fab2 	bl	8003290 <HAL_RCCEx_PeriphCLKConfig>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000d32:	f000 fa59 	bl	80011e8 <Error_Handler>
  }
}
 8000d36:	bf00      	nop
 8000d38:	3758      	adds	r7, #88	; 0x58
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d52:	4a19      	ldr	r2, [pc, #100]	; (8000db8 <MX_ADC1_Init+0x78>)
 8000d54:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d56:	4b17      	ldr	r3, [pc, #92]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d5c:	4b15      	ldr	r3, [pc, #84]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d62:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d68:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d6a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d70:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d76:	4b0f      	ldr	r3, [pc, #60]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d7c:	480d      	ldr	r0, [pc, #52]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d7e:	f000 fc85 	bl	800168c <HAL_ADC_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000d88:	f000 fa2e 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d90:	2301      	movs	r3, #1
 8000d92:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	; (8000db4 <MX_ADC1_Init+0x74>)
 8000d9e:	f000 ff1f 	bl	8001be0 <HAL_ADC_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000da8:	f000 fa1e 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000078 	.word	0x20000078
 8000db8:	40012400 	.word	0x40012400

08000dbc <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000dc0:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000dc2:	4a11      	ldr	r2, [pc, #68]	; (8000e08 <MX_I2S2_Init+0x4c>)
 8000dc4:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dcc:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000dce:	4b0d      	ldr	r3, [pc, #52]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000dda:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000de2:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000de6:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000dee:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_I2S2_Init+0x48>)
 8000df0:	f001 fc22 	bl	8002638 <HAL_I2S_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8000dfa:	f000 f9f5 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200000a8 	.word	0x200000a8
 8000e08:	40003800 	.word	0x40003800

08000e0c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000e10:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e12:	4a0d      	ldr	r2, [pc, #52]	; (8000e48 <MX_SDIO_SD_Init+0x3c>)
 8000e14:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e2e:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8000e34:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <MX_SDIO_SD_Init+0x38>)
 8000e36:	2204      	movs	r2, #4
 8000e38:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	200000e4 	.word	0x200000e4
 8000e48:	40018000 	.word	0x40018000

08000e4c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e52:	f107 0308 	add.w	r3, r7, #8
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	605a      	str	r2, [r3, #4]
 8000e5c:	609a      	str	r2, [r3, #8]
 8000e5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e60:	463b      	mov	r3, r7
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e68:	4b1d      	ldr	r3, [pc, #116]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e6a:	4a1e      	ldr	r2, [pc, #120]	; (8000ee4 <MX_TIM4_Init+0x98>)
 8000e6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4801-1;
 8000e6e:	4b1c      	ldr	r3, [pc, #112]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e70:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000e74:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e76:	4b1a      	ldr	r3, [pc, #104]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e7e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e82:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e84:	4b16      	ldr	r3, [pc, #88]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8a:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000e90:	4813      	ldr	r0, [pc, #76]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000e92:	f003 fb15 	bl	80044c0 <HAL_TIM_Base_Init>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000e9c:	f000 f9a4 	bl	80011e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ea6:	f107 0308 	add.w	r3, r7, #8
 8000eaa:	4619      	mov	r1, r3
 8000eac:	480c      	ldr	r0, [pc, #48]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000eae:	f003 fcbf 	bl	8004830 <HAL_TIM_ConfigClockSource>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000eb8:	f000 f996 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ec4:	463b      	mov	r3, r7
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_TIM4_Init+0x94>)
 8000eca:	f003 fead 	bl	8004c28 <HAL_TIMEx_MasterConfigSynchronization>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000ed4:	f000 f988 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000ed8:	bf00      	nop
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20000168 	.word	0x20000168
 8000ee4:	40000800 	.word	0x40000800

08000ee8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eee:	f107 0310 	add.w	r3, r7, #16
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000efc:	4b62      	ldr	r3, [pc, #392]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	4a61      	ldr	r2, [pc, #388]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f02:	f043 0320 	orr.w	r3, r3, #32
 8000f06:	6193      	str	r3, [r2, #24]
 8000f08:	4b5f      	ldr	r3, [pc, #380]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	f003 0320 	and.w	r3, r3, #32
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f14:	4b5c      	ldr	r3, [pc, #368]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	4a5b      	ldr	r2, [pc, #364]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f1a:	f043 0310 	orr.w	r3, r3, #16
 8000f1e:	6193      	str	r3, [r2, #24]
 8000f20:	4b59      	ldr	r3, [pc, #356]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f003 0310 	and.w	r3, r3, #16
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2c:	4b56      	ldr	r3, [pc, #344]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a55      	ldr	r2, [pc, #340]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f32:	f043 0304 	orr.w	r3, r3, #4
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b53      	ldr	r3, [pc, #332]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f003 0304 	and.w	r3, r3, #4
 8000f40:	607b      	str	r3, [r7, #4]
 8000f42:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f44:	4b50      	ldr	r3, [pc, #320]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	4a4f      	ldr	r2, [pc, #316]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f4a:	f043 0308 	orr.w	r3, r3, #8
 8000f4e:	6193      	str	r3, [r2, #24]
 8000f50:	4b4d      	ldr	r3, [pc, #308]	; (8001088 <MX_GPIO_Init+0x1a0>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	f003 0308 	and.w	r3, r3, #8
 8000f58:	603b      	str	r3, [r7, #0]
 8000f5a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN_3DB_NOT_Pin|GAIN_6DB_NOT_Pin, GPIO_PIN_SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2103      	movs	r1, #3
 8000f60:	484a      	ldr	r0, [pc, #296]	; (800108c <MX_GPIO_Init+0x1a4>)
 8000f62:	f001 fb38 	bl	80025d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN_12DB_Pin|GAIN_15DB_Pin|STAT_LED_Pin, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	212c      	movs	r1, #44	; 0x2c
 8000f6a:	4848      	ldr	r0, [pc, #288]	; (800108c <MX_GPIO_Init+0x1a4>)
 8000f6c:	f001 fb33 	bl	80025d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_AMP_SD_GPIO_Port, I2S_AMP_SD_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2104      	movs	r1, #4
 8000f74:	4846      	ldr	r0, [pc, #280]	; (8001090 <MX_GPIO_Init+0x1a8>)
 8000f76:	f001 fb2e 	bl	80025d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SHIFT_OE_Pin|SHIFT_DATA_OUT_Pin|SHIFT_DATA_CLK_Pin|SHIFT_STORE_CLK_Pin
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f640 4107 	movw	r1, #3079	; 0xc07
 8000f80:	4844      	ldr	r0, [pc, #272]	; (8001094 <MX_GPIO_Init+0x1ac>)
 8000f82:	f001 fb28 	bl	80025d6 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GAIN_3DB_NOT_Pin GAIN_6DB_NOT_Pin GAIN_12DB_Pin GAIN_15DB_Pin
                           STAT_LED_Pin */
  GPIO_InitStruct.Pin = GAIN_3DB_NOT_Pin|GAIN_6DB_NOT_Pin|GAIN_12DB_Pin|GAIN_15DB_Pin
 8000f86:	232f      	movs	r3, #47	; 0x2f
 8000f88:	613b      	str	r3, [r7, #16]
                          |STAT_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f96:	f107 0310 	add.w	r3, r7, #16
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	483b      	ldr	r0, [pc, #236]	; (800108c <MX_GPIO_Init+0x1a4>)
 8000f9e:	f001 f96f 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S_AMP_SD_Pin */
  GPIO_InitStruct.Pin = I2S_AMP_SD_Pin;
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S_AMP_SD_GPIO_Port, &GPIO_InitStruct);
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4835      	ldr	r0, [pc, #212]	; (8001090 <MX_GPIO_Init+0x1a8>)
 8000fba:	f001 f961 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_3_Pin BUTTON_4_Pin BUTTON_5_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_3_Pin|BUTTON_4_Pin|BUTTON_5_Pin;
 8000fbe:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8000fc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fc4:	4b34      	ldr	r3, [pc, #208]	; (8001098 <MX_GPIO_Init+0x1b0>)
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fcc:	f107 0310 	add.w	r3, r7, #16
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	482f      	ldr	r0, [pc, #188]	; (8001090 <MX_GPIO_Init+0x1a8>)
 8000fd4:	f001 f954 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 8000fd8:	2310      	movs	r3, #16
 8000fda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fdc:	4b2e      	ldr	r3, [pc, #184]	; (8001098 <MX_GPIO_Init+0x1b0>)
 8000fde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4828      	ldr	r0, [pc, #160]	; (800108c <MX_GPIO_Init+0x1a4>)
 8000fec:	f001 f948 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHIFT_OE_Pin SHIFT_DATA_OUT_Pin SHIFT_DATA_CLK_Pin SHIFT_STORE_CLK_Pin
                           SHIFT_MCLR_Pin */
  GPIO_InitStruct.Pin = SHIFT_OE_Pin|SHIFT_DATA_OUT_Pin|SHIFT_DATA_CLK_Pin|SHIFT_STORE_CLK_Pin
 8000ff0:	f640 4307 	movw	r3, #3079	; 0xc07
 8000ff4:	613b      	str	r3, [r7, #16]
                          |SHIFT_MCLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001002:	f107 0310 	add.w	r3, r7, #16
 8001006:	4619      	mov	r1, r3
 8001008:	4822      	ldr	r0, [pc, #136]	; (8001094 <MX_GPIO_Init+0x1ac>)
 800100a:	f001 f939 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = SDIO_CARD_DETECT_Pin;
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SDIO_CARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	4619      	mov	r1, r3
 8001020:	481a      	ldr	r0, [pc, #104]	; (800108c <MX_GPIO_Init+0x1a4>)
 8001022:	f001 f92d 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_10_Pin BUTTON_8_Pin */
  GPIO_InitStruct.Pin = BUTTON_10_Pin|BUTTON_8_Pin;
 8001026:	2328      	movs	r3, #40	; 0x28
 8001028:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800102a:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <MX_GPIO_Init+0x1b0>)
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800102e:	2301      	movs	r3, #1
 8001030:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001032:	f107 0310 	add.w	r3, r7, #16
 8001036:	4619      	mov	r1, r3
 8001038:	4816      	ldr	r0, [pc, #88]	; (8001094 <MX_GPIO_Init+0x1ac>)
 800103a:	f001 f921 	bl	8002280 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 3, 0);
 800103e:	2200      	movs	r2, #0
 8001040:	2103      	movs	r1, #3
 8001042:	2009      	movs	r0, #9
 8001044:	f001 f8e5 	bl	8002212 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001048:	2009      	movs	r0, #9
 800104a:	f001 f8fe 	bl	800224a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);
 800104e:	2200      	movs	r2, #0
 8001050:	2103      	movs	r1, #3
 8001052:	200a      	movs	r0, #10
 8001054:	f001 f8dd 	bl	8002212 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001058:	200a      	movs	r0, #10
 800105a:	f001 f8f6 	bl	800224a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2103      	movs	r1, #3
 8001062:	2017      	movs	r0, #23
 8001064:	f001 f8d5 	bl	8002212 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001068:	2017      	movs	r0, #23
 800106a:	f001 f8ee 	bl	800224a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2103      	movs	r1, #3
 8001072:	2028      	movs	r0, #40	; 0x28
 8001074:	f001 f8cd 	bl	8002212 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001078:	2028      	movs	r0, #40	; 0x28
 800107a:	f001 f8e6 	bl	800224a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800107e:	bf00      	nop
 8001080:	3720      	adds	r7, #32
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	40011000 	.word	0x40011000
 8001090:	40010800 	.word	0x40010800
 8001094:	40010c00 	.word	0x40010c00
 8001098:	10110000 	.word	0x10110000

0800109c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == buttonIn_1)
 80010a6:	4b2f      	ldr	r3, [pc, #188]	; (8001164 <HAL_GPIO_EXTI_Callback+0xc8>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	88fa      	ldrh	r2, [r7, #6]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d103      	bne.n	80010b8 <HAL_GPIO_EXTI_Callback+0x1c>
		playIndex = 1;
 80010b0:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
	else if(GPIO_Pin == buttonIn_9)
		playIndex = 9;
	else if(GPIO_Pin == buttonIn_10)
		playIndex = 10;

}
 80010b6:	e04f      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_2)
 80010b8:	4b2c      	ldr	r3, [pc, #176]	; (800116c <HAL_GPIO_EXTI_Callback+0xd0>)
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	88fa      	ldrh	r2, [r7, #6]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d103      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0x2e>
		playIndex = 2;
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 80010c4:	2202      	movs	r2, #2
 80010c6:	701a      	strb	r2, [r3, #0]
}
 80010c8:	e046      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_3)
 80010ca:	4b29      	ldr	r3, [pc, #164]	; (8001170 <HAL_GPIO_EXTI_Callback+0xd4>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	88fa      	ldrh	r2, [r7, #6]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d103      	bne.n	80010dc <HAL_GPIO_EXTI_Callback+0x40>
		playIndex = 3;
 80010d4:	4b24      	ldr	r3, [pc, #144]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 80010d6:	2203      	movs	r2, #3
 80010d8:	701a      	strb	r2, [r3, #0]
}
 80010da:	e03d      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_4)
 80010dc:	4b25      	ldr	r3, [pc, #148]	; (8001174 <HAL_GPIO_EXTI_Callback+0xd8>)
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	88fa      	ldrh	r2, [r7, #6]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d103      	bne.n	80010ee <HAL_GPIO_EXTI_Callback+0x52>
		playIndex = 4;
 80010e6:	4b20      	ldr	r3, [pc, #128]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 80010e8:	2204      	movs	r2, #4
 80010ea:	701a      	strb	r2, [r3, #0]
}
 80010ec:	e034      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_5)
 80010ee:	4b22      	ldr	r3, [pc, #136]	; (8001178 <HAL_GPIO_EXTI_Callback+0xdc>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	88fa      	ldrh	r2, [r7, #6]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d103      	bne.n	8001100 <HAL_GPIO_EXTI_Callback+0x64>
		playIndex = 5;
 80010f8:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 80010fa:	2205      	movs	r2, #5
 80010fc:	701a      	strb	r2, [r3, #0]
}
 80010fe:	e02b      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_6)
 8001100:	4b1e      	ldr	r3, [pc, #120]	; (800117c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	88fa      	ldrh	r2, [r7, #6]
 8001106:	429a      	cmp	r2, r3
 8001108:	d103      	bne.n	8001112 <HAL_GPIO_EXTI_Callback+0x76>
		playIndex = 6;
 800110a:	4b17      	ldr	r3, [pc, #92]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 800110c:	2206      	movs	r2, #6
 800110e:	701a      	strb	r2, [r3, #0]
}
 8001110:	e022      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_7)
 8001112:	4b1b      	ldr	r3, [pc, #108]	; (8001180 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	88fa      	ldrh	r2, [r7, #6]
 8001118:	429a      	cmp	r2, r3
 800111a:	d103      	bne.n	8001124 <HAL_GPIO_EXTI_Callback+0x88>
		playIndex = 7;
 800111c:	4b12      	ldr	r3, [pc, #72]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 800111e:	2207      	movs	r2, #7
 8001120:	701a      	strb	r2, [r3, #0]
}
 8001122:	e019      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_8)
 8001124:	4b17      	ldr	r3, [pc, #92]	; (8001184 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	88fa      	ldrh	r2, [r7, #6]
 800112a:	429a      	cmp	r2, r3
 800112c:	d103      	bne.n	8001136 <HAL_GPIO_EXTI_Callback+0x9a>
		playIndex = 8;
 800112e:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001130:	2208      	movs	r2, #8
 8001132:	701a      	strb	r2, [r3, #0]
}
 8001134:	e010      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_9)
 8001136:	4b14      	ldr	r3, [pc, #80]	; (8001188 <HAL_GPIO_EXTI_Callback+0xec>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	88fa      	ldrh	r2, [r7, #6]
 800113c:	429a      	cmp	r2, r3
 800113e:	d103      	bne.n	8001148 <HAL_GPIO_EXTI_Callback+0xac>
		playIndex = 9;
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001142:	2209      	movs	r2, #9
 8001144:	701a      	strb	r2, [r3, #0]
}
 8001146:	e007      	b.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_10)
 8001148:	4b10      	ldr	r3, [pc, #64]	; (800118c <HAL_GPIO_EXTI_Callback+0xf0>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	88fa      	ldrh	r2, [r7, #6]
 800114e:	429a      	cmp	r2, r3
 8001150:	d102      	bne.n	8001158 <HAL_GPIO_EXTI_Callback+0xbc>
		playIndex = 10;
 8001152:	4b05      	ldr	r3, [pc, #20]	; (8001168 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001154:	220a      	movs	r2, #10
 8001156:	701a      	strb	r2, [r3, #0]
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000006 	.word	0x20000006
 8001168:	200001b0 	.word	0x200001b0
 800116c:	20000008 	.word	0x20000008
 8001170:	2000000a 	.word	0x2000000a
 8001174:	2000000c 	.word	0x2000000c
 8001178:	2000000e 	.word	0x2000000e
 800117c:	20000010 	.word	0x20000010
 8001180:	20000012 	.word	0x20000012
 8001184:	20000014 	.word	0x20000014
 8001188:	20000016 	.word	0x20000016
 800118c:	20000018 	.word	0x20000018

08001190 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback
  if (htim == &htim4)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a10      	ldr	r2, [pc, #64]	; (80011dc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d119      	bne.n	80011d4 <HAL_TIM_PeriodElapsedCallback+0x44>
  {
	  // Start ADC Conversion
	  HAL_ADC_Start(&hadc1);
 80011a0:	480f      	ldr	r0, [pc, #60]	; (80011e0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80011a2:	f000 fb5d 	bl	8001860 <HAL_ADC_Start>

	 // Poll ADC1 Peripheral & TimeOut = 1mSec
	  HAL_ADC_PollForConversion(&hadc1, 1);
 80011a6:	2101      	movs	r1, #1
 80011a8:	480d      	ldr	r0, [pc, #52]	; (80011e0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80011aa:	f000 fc07 	bl	80019bc <HAL_ADC_PollForConversion>

	  // Read The ADC Conversion Result & Map It To Shift register
	  // Resolution = 12 bit, 2^12 = 4096
	  uint16_t ADC_Return = HAL_ADC_GetValue(&hadc1);
 80011ae:	480c      	ldr	r0, [pc, #48]	; (80011e0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80011b0:	f000 fd0a 	bl	8001bc8 <HAL_ADC_GetValue>
 80011b4:	4603      	mov	r3, r0
 80011b6:	81fb      	strh	r3, [r7, #14]
	  volume = ((float)ADC_Return) / 4096.0;
 80011b8:	89fb      	ldrh	r3, [r7, #14]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff f8e8 	bl	8000390 <__aeabi_ui2f>
 80011c0:	4603      	mov	r3, r0
 80011c2:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff f9ee 	bl	80005a8 <__aeabi_fdiv>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011d2:	601a      	str	r2, [r3, #0]

  }
}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000168 	.word	0x20000168
 80011e0:	20000078 	.word	0x20000078
 80011e4:	20000020 	.word	0x20000020

080011e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011ec:	b672      	cpsid	i
}
 80011ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <Error_Handler+0x8>
	...

080011f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <HAL_MspInit+0x5c>)
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	4a14      	ldr	r2, [pc, #80]	; (8001250 <HAL_MspInit+0x5c>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6193      	str	r3, [r2, #24]
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <HAL_MspInit+0x5c>)
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <HAL_MspInit+0x5c>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	4a0e      	ldr	r2, [pc, #56]	; (8001250 <HAL_MspInit+0x5c>)
 8001218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121c:	61d3      	str	r3, [r2, #28]
 800121e:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <HAL_MspInit+0x5c>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800122a:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <HAL_MspInit+0x60>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	4a04      	ldr	r2, [pc, #16]	; (8001254 <HAL_MspInit+0x60>)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	40021000 	.word	0x40021000
 8001254:	40010000 	.word	0x40010000

08001258 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b088      	sub	sp, #32
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a14      	ldr	r2, [pc, #80]	; (80012c4 <HAL_ADC_MspInit+0x6c>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d121      	bne.n	80012bc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001278:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <HAL_ADC_MspInit+0x70>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <HAL_ADC_MspInit+0x70>)
 800127e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001282:	6193      	str	r3, [r2, #24]
 8001284:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <HAL_ADC_MspInit+0x70>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	4b0d      	ldr	r3, [pc, #52]	; (80012c8 <HAL_ADC_MspInit+0x70>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <HAL_ADC_MspInit+0x70>)
 8001296:	f043 0304 	orr.w	r3, r3, #4
 800129a:	6193      	str	r3, [r2, #24]
 800129c:	4b0a      	ldr	r3, [pc, #40]	; (80012c8 <HAL_ADC_MspInit+0x70>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012a8:	2302      	movs	r3, #2
 80012aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ac:	2303      	movs	r3, #3
 80012ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	4619      	mov	r1, r3
 80012b6:	4805      	ldr	r0, [pc, #20]	; (80012cc <HAL_ADC_MspInit+0x74>)
 80012b8:	f000 ffe2 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012bc:	bf00      	nop
 80012be:	3720      	adds	r7, #32
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40012400 	.word	0x40012400
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010800 	.word	0x40010800

080012d0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a1a      	ldr	r2, [pc, #104]	; (8001354 <HAL_I2S_MspInit+0x84>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d12c      	bne.n	800134a <HAL_I2S_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012f0:	4b19      	ldr	r3, [pc, #100]	; (8001358 <HAL_I2S_MspInit+0x88>)
 80012f2:	69db      	ldr	r3, [r3, #28]
 80012f4:	4a18      	ldr	r2, [pc, #96]	; (8001358 <HAL_I2S_MspInit+0x88>)
 80012f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012fa:	61d3      	str	r3, [r2, #28]
 80012fc:	4b16      	ldr	r3, [pc, #88]	; (8001358 <HAL_I2S_MspInit+0x88>)
 80012fe:	69db      	ldr	r3, [r3, #28]
 8001300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <HAL_I2S_MspInit+0x88>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a12      	ldr	r2, [pc, #72]	; (8001358 <HAL_I2S_MspInit+0x88>)
 800130e:	f043 0308 	orr.w	r3, r3, #8
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b10      	ldr	r3, [pc, #64]	; (8001358 <HAL_I2S_MspInit+0x88>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f003 0308 	and.w	r3, r3, #8
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001320:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001324:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	2302      	movs	r3, #2
 800132c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	4619      	mov	r1, r3
 8001334:	4809      	ldr	r0, [pc, #36]	; (800135c <HAL_I2S_MspInit+0x8c>)
 8001336:	f000 ffa3 	bl	8002280 <HAL_GPIO_Init>

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2102      	movs	r1, #2
 800133e:	2024      	movs	r0, #36	; 0x24
 8001340:	f000 ff67 	bl	8002212 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001344:	2024      	movs	r0, #36	; 0x24
 8001346:	f000 ff80 	bl	800224a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40003800 	.word	0x40003800
 8001358:	40021000 	.word	0x40021000
 800135c:	40010c00 	.word	0x40010c00

08001360 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	; 0x28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f107 0318 	add.w	r3, r7, #24
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a22      	ldr	r2, [pc, #136]	; (8001404 <HAL_SD_MspInit+0xa4>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d13c      	bne.n	80013fa <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001380:	4b21      	ldr	r3, [pc, #132]	; (8001408 <HAL_SD_MspInit+0xa8>)
 8001382:	695b      	ldr	r3, [r3, #20]
 8001384:	4a20      	ldr	r2, [pc, #128]	; (8001408 <HAL_SD_MspInit+0xa8>)
 8001386:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800138a:	6153      	str	r3, [r2, #20]
 800138c:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <HAL_SD_MspInit+0xa8>)
 800138e:	695b      	ldr	r3, [r3, #20]
 8001390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001398:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <HAL_SD_MspInit+0xa8>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a1a      	ldr	r2, [pc, #104]	; (8001408 <HAL_SD_MspInit+0xa8>)
 800139e:	f043 0310 	orr.w	r3, r3, #16
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b18      	ldr	r3, [pc, #96]	; (8001408 <HAL_SD_MspInit+0xa8>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0310 	and.w	r3, r3, #16
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b0:	4b15      	ldr	r3, [pc, #84]	; (8001408 <HAL_SD_MspInit+0xa8>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a14      	ldr	r2, [pc, #80]	; (8001408 <HAL_SD_MspInit+0xa8>)
 80013b6:	f043 0320 	orr.w	r3, r3, #32
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <HAL_SD_MspInit+0xa8>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0320 	and.w	r3, r3, #32
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80013c8:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80013cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	2302      	movs	r3, #2
 80013d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d2:	2303      	movs	r3, #3
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013d6:	f107 0318 	add.w	r3, r7, #24
 80013da:	4619      	mov	r1, r3
 80013dc:	480b      	ldr	r0, [pc, #44]	; (800140c <HAL_SD_MspInit+0xac>)
 80013de:	f000 ff4f 	bl	8002280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013e2:	2304      	movs	r3, #4
 80013e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	4619      	mov	r1, r3
 80013f4:	4806      	ldr	r0, [pc, #24]	; (8001410 <HAL_SD_MspInit+0xb0>)
 80013f6:	f000 ff43 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80013fa:	bf00      	nop
 80013fc:	3728      	adds	r7, #40	; 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40018000 	.word	0x40018000
 8001408:	40021000 	.word	0x40021000
 800140c:	40011000 	.word	0x40011000
 8001410:	40011400 	.word	0x40011400

08001414 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a0d      	ldr	r2, [pc, #52]	; (8001458 <HAL_TIM_Base_MspInit+0x44>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d113      	bne.n	800144e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <HAL_TIM_Base_MspInit+0x48>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	4a0c      	ldr	r2, [pc, #48]	; (800145c <HAL_TIM_Base_MspInit+0x48>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	61d3      	str	r3, [r2, #28]
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_TIM_Base_MspInit+0x48>)
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2100      	movs	r1, #0
 8001442:	201e      	movs	r0, #30
 8001444:	f000 fee5 	bl	8002212 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001448:	201e      	movs	r0, #30
 800144a:	f000 fefe 	bl	800224a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800144e:	bf00      	nop
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40000800 	.word	0x40000800
 800145c:	40021000 	.word	0x40021000

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <NMI_Handler+0x4>

08001466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <MemManage_Handler+0x4>

08001472 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001476:	e7fe      	b.n	8001476 <BusFault_Handler+0x4>

08001478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147c:	e7fe      	b.n	800147c <UsageFault_Handler+0x4>

0800147e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr

0800148a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr

080014a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a6:	f000 f8b1 	bl	800160c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}

080014ae <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_10_Pin);
 80014b2:	2008      	movs	r0, #8
 80014b4:	f001 f8a8 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}

080014bc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_2_Pin);
 80014c0:	2010      	movs	r0, #16
 80014c2:	f001 f8a1 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}

080014ca <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_8_Pin);
 80014ce:	2020      	movs	r0, #32
 80014d0:	f001 f89a 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_1_Pin);
 80014d4:	2080      	movs	r0, #128	; 0x80
 80014d6:	f001 f897 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_3_Pin);
 80014da:	f44f 7080 	mov.w	r0, #256	; 0x100
 80014de:	f001 f893 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_4_Pin);
 80014e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014e6:	f001 f88f 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80014f4:	4802      	ldr	r0, [pc, #8]	; (8001500 <TIM4_IRQHandler+0x10>)
 80014f6:	f003 f893 	bl	8004620 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000168 	.word	0x20000168

08001504 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001508:	4802      	ldr	r0, [pc, #8]	; (8001514 <SPI2_IRQHandler+0x10>)
 800150a:	f001 f9eb 	bl	80028e4 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200000a8 	.word	0x200000a8

08001518 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_5_Pin);
 800151c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001520:	f001 f872 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}

08001528 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr

08001534 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001534:	f7ff fff8 	bl	8001528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001538:	480b      	ldr	r0, [pc, #44]	; (8001568 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800153a:	490c      	ldr	r1, [pc, #48]	; (800156c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800153c:	4a0c      	ldr	r2, [pc, #48]	; (8001570 <LoopFillZerobss+0x16>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001540:	e002      	b.n	8001548 <LoopCopyDataInit>

08001542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001546:	3304      	adds	r3, #4

08001548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800154c:	d3f9      	bcc.n	8001542 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800154e:	4a09      	ldr	r2, [pc, #36]	; (8001574 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001550:	4c09      	ldr	r4, [pc, #36]	; (8001578 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001554:	e001      	b.n	800155a <LoopFillZerobss>

08001556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001558:	3204      	adds	r2, #4

0800155a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800155c:	d3fb      	bcc.n	8001556 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800155e:	f006 fe99 	bl	8008294 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001562:	f7ff fb11 	bl	8000b88 <main>
  bx lr
 8001566:	4770      	bx	lr
  ldr r0, =_sdata
 8001568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800156c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001570:	080084e8 	.word	0x080084e8
  ldr r2, =_sbss
 8001574:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001578:	20004428 	.word	0x20004428

0800157c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800157c:	e7fe      	b.n	800157c <ADC1_2_IRQHandler>
	...

08001580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <HAL_Init+0x28>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a07      	ldr	r2, [pc, #28]	; (80015a8 <HAL_Init+0x28>)
 800158a:	f043 0310 	orr.w	r3, r3, #16
 800158e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001590:	2003      	movs	r0, #3
 8001592:	f000 fe33 	bl	80021fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001596:	200f      	movs	r0, #15
 8001598:	f000 f808 	bl	80015ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800159c:	f7ff fe2a 	bl	80011f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40022000 	.word	0x40022000

080015ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015b4:	4b12      	ldr	r3, [pc, #72]	; (8001600 <HAL_InitTick+0x54>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_InitTick+0x58>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4619      	mov	r1, r3
 80015be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ca:	4618      	mov	r0, r3
 80015cc:	f000 fe4b 	bl	8002266 <HAL_SYSTICK_Config>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e00e      	b.n	80015f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b0f      	cmp	r3, #15
 80015de:	d80a      	bhi.n	80015f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e0:	2200      	movs	r2, #0
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	f000 fe13 	bl	8002212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015ec:	4a06      	ldr	r2, [pc, #24]	; (8001608 <HAL_InitTick+0x5c>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015f2:	2300      	movs	r3, #0
 80015f4:	e000      	b.n	80015f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000050 	.word	0x20000050
 8001604:	20000058 	.word	0x20000058
 8001608:	20000054 	.word	0x20000054

0800160c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_IncTick+0x1c>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_IncTick+0x20>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4413      	add	r3, r2
 800161c:	4a03      	ldr	r2, [pc, #12]	; (800162c <HAL_IncTick+0x20>)
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	20000058 	.word	0x20000058
 800162c:	200043f0 	.word	0x200043f0

08001630 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return uwTick;
 8001634:	4b02      	ldr	r3, [pc, #8]	; (8001640 <HAL_GetTick+0x10>)
 8001636:	681b      	ldr	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	200043f0 	.word	0x200043f0

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fff0 	bl	8001630 <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d005      	beq.n	800166a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <HAL_Delay+0x44>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800166a:	bf00      	nop
 800166c:	f7ff ffe0 	bl	8001630 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	429a      	cmp	r2, r3
 800167a:	d8f7      	bhi.n	800166c <HAL_Delay+0x28>
  {
  }
}
 800167c:	bf00      	nop
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000058 	.word	0x20000058

0800168c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e0ce      	b.n	800184c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d109      	bne.n	80016d0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff fdc4 	bl	8001258 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 fbd7 	bl	8001e84 <ADC_ConversionStop_Disable>
 80016d6:	4603      	mov	r3, r0
 80016d8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 80a9 	bne.w	800183a <HAL_ADC_Init+0x1ae>
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f040 80a5 	bne.w	800183a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016f8:	f023 0302 	bic.w	r3, r3, #2
 80016fc:	f043 0202 	orr.w	r2, r3, #2
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4951      	ldr	r1, [pc, #324]	; (8001854 <HAL_ADC_Init+0x1c8>)
 800170e:	428b      	cmp	r3, r1
 8001710:	d10a      	bne.n	8001728 <HAL_ADC_Init+0x9c>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800171a:	d002      	beq.n	8001722 <HAL_ADC_Init+0x96>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	69db      	ldr	r3, [r3, #28]
 8001720:	e004      	b.n	800172c <HAL_ADC_Init+0xa0>
 8001722:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001726:	e001      	b.n	800172c <HAL_ADC_Init+0xa0>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800172c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	7b1b      	ldrb	r3, [r3, #12]
 8001732:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001734:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	4313      	orrs	r3, r2
 800173a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001744:	d003      	beq.n	800174e <HAL_ADC_Init+0xc2>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d102      	bne.n	8001754 <HAL_ADC_Init+0xc8>
 800174e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001752:	e000      	b.n	8001756 <HAL_ADC_Init+0xca>
 8001754:	2300      	movs	r3, #0
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7d1b      	ldrb	r3, [r3, #20]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d119      	bne.n	8001798 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	7b1b      	ldrb	r3, [r3, #12]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d109      	bne.n	8001780 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	3b01      	subs	r3, #1
 8001772:	035a      	lsls	r2, r3, #13
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	4313      	orrs	r3, r2
 8001778:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	e00b      	b.n	8001798 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001784:	f043 0220 	orr.w	r2, r3, #32
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001790:	f043 0201 	orr.w	r2, r3, #1
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	430a      	orrs	r2, r1
 80017aa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	4b29      	ldr	r3, [pc, #164]	; (8001858 <HAL_ADC_Init+0x1cc>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6812      	ldr	r2, [r2, #0]
 80017ba:	68b9      	ldr	r1, [r7, #8]
 80017bc:	430b      	orrs	r3, r1
 80017be:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017c8:	d003      	beq.n	80017d2 <HAL_ADC_Init+0x146>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d104      	bne.n	80017dc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	691b      	ldr	r3, [r3, #16]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	051b      	lsls	r3, r3, #20
 80017da:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	689a      	ldr	r2, [r3, #8]
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <HAL_ADC_Init+0x1d0>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d10b      	bne.n	8001818 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180a:	f023 0303 	bic.w	r3, r3, #3
 800180e:	f043 0201 	orr.w	r2, r3, #1
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001816:	e018      	b.n	800184a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800181c:	f023 0312 	bic.w	r3, r3, #18
 8001820:	f043 0210 	orr.w	r2, r3, #16
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800182c:	f043 0201 	orr.w	r2, r3, #1
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001838:	e007      	b.n	800184a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183e:	f043 0210 	orr.w	r2, r3, #16
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800184a:	7dfb      	ldrb	r3, [r7, #23]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40013c00 	.word	0x40013c00
 8001858:	ffe1f7fd 	.word	0xffe1f7fd
 800185c:	ff1f0efe 	.word	0xff1f0efe

08001860 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001868:	2300      	movs	r3, #0
 800186a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001872:	2b01      	cmp	r3, #1
 8001874:	d101      	bne.n	800187a <HAL_ADC_Start+0x1a>
 8001876:	2302      	movs	r3, #2
 8001878:	e098      	b.n	80019ac <HAL_ADC_Start+0x14c>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f000 faa4 	bl	8001dd0 <ADC_Enable>
 8001888:	4603      	mov	r3, r0
 800188a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	2b00      	cmp	r3, #0
 8001890:	f040 8087 	bne.w	80019a2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800189c:	f023 0301 	bic.w	r3, r3, #1
 80018a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a41      	ldr	r2, [pc, #260]	; (80019b4 <HAL_ADC_Start+0x154>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d105      	bne.n	80018be <HAL_ADC_Start+0x5e>
 80018b2:	4b41      	ldr	r3, [pc, #260]	; (80019b8 <HAL_ADC_Start+0x158>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d115      	bne.n	80018ea <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d026      	beq.n	8001926 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018e8:	e01d      	b.n	8001926 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a2f      	ldr	r2, [pc, #188]	; (80019b8 <HAL_ADC_Start+0x158>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d004      	beq.n	800190a <HAL_ADC_Start+0xaa>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a2b      	ldr	r2, [pc, #172]	; (80019b4 <HAL_ADC_Start+0x154>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d10d      	bne.n	8001926 <HAL_ADC_Start+0xc6>
 800190a:	4b2b      	ldr	r3, [pc, #172]	; (80019b8 <HAL_ADC_Start+0x158>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800191e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001936:	f023 0206 	bic.w	r2, r3, #6
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	62da      	str	r2, [r3, #44]	; 0x2c
 800193e:	e002      	b.n	8001946 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f06f 0202 	mvn.w	r2, #2
 8001956:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001962:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001966:	d113      	bne.n	8001990 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800196c:	4a11      	ldr	r2, [pc, #68]	; (80019b4 <HAL_ADC_Start+0x154>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d105      	bne.n	800197e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <HAL_ADC_Start+0x158>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800197a:	2b00      	cmp	r3, #0
 800197c:	d108      	bne.n	8001990 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	e00c      	b.n	80019aa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	689a      	ldr	r2, [r3, #8]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	e003      	b.n	80019aa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40012800 	.word	0x40012800
 80019b8:	40012400 	.word	0x40012400

080019bc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b087      	sub	sp, #28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80019d2:	f7ff fe2d 	bl	8001630 <HAL_GetTick>
 80019d6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00b      	beq.n	80019fe <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ea:	f043 0220 	orr.w	r2, r3, #32
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e0d3      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d131      	bne.n	8001a70 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d12a      	bne.n	8001a70 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001a1a:	e021      	b.n	8001a60 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a22:	d01d      	beq.n	8001a60 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d007      	beq.n	8001a3a <HAL_ADC_PollForConversion+0x7e>
 8001a2a:	f7ff fe01 	bl	8001630 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d212      	bcs.n	8001a60 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10b      	bne.n	8001a60 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4c:	f043 0204 	orr.w	r2, r3, #4
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e0a2      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0d6      	beq.n	8001a1c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001a6e:	e070      	b.n	8001b52 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001a70:	4b4f      	ldr	r3, [pc, #316]	; (8001bb0 <HAL_ADC_PollForConversion+0x1f4>)
 8001a72:	681c      	ldr	r4, [r3, #0]
 8001a74:	2002      	movs	r0, #2
 8001a76:	f001 fcc1 	bl	80033fc <HAL_RCCEx_GetPeriphCLKFreq>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6919      	ldr	r1, [r3, #16]
 8001a86:	4b4b      	ldr	r3, [pc, #300]	; (8001bb4 <HAL_ADC_PollForConversion+0x1f8>)
 8001a88:	400b      	ands	r3, r1
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d118      	bne.n	8001ac0 <HAL_ADC_PollForConversion+0x104>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68d9      	ldr	r1, [r3, #12]
 8001a94:	4b48      	ldr	r3, [pc, #288]	; (8001bb8 <HAL_ADC_PollForConversion+0x1fc>)
 8001a96:	400b      	ands	r3, r1
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d111      	bne.n	8001ac0 <HAL_ADC_PollForConversion+0x104>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6919      	ldr	r1, [r3, #16]
 8001aa2:	4b46      	ldr	r3, [pc, #280]	; (8001bbc <HAL_ADC_PollForConversion+0x200>)
 8001aa4:	400b      	ands	r3, r1
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d108      	bne.n	8001abc <HAL_ADC_PollForConversion+0x100>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68d9      	ldr	r1, [r3, #12]
 8001ab0:	4b43      	ldr	r3, [pc, #268]	; (8001bc0 <HAL_ADC_PollForConversion+0x204>)
 8001ab2:	400b      	ands	r3, r1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <HAL_ADC_PollForConversion+0x100>
 8001ab8:	2314      	movs	r3, #20
 8001aba:	e020      	b.n	8001afe <HAL_ADC_PollForConversion+0x142>
 8001abc:	2329      	movs	r3, #41	; 0x29
 8001abe:	e01e      	b.n	8001afe <HAL_ADC_PollForConversion+0x142>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6919      	ldr	r1, [r3, #16]
 8001ac6:	4b3d      	ldr	r3, [pc, #244]	; (8001bbc <HAL_ADC_PollForConversion+0x200>)
 8001ac8:	400b      	ands	r3, r1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d106      	bne.n	8001adc <HAL_ADC_PollForConversion+0x120>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68d9      	ldr	r1, [r3, #12]
 8001ad4:	4b3a      	ldr	r3, [pc, #232]	; (8001bc0 <HAL_ADC_PollForConversion+0x204>)
 8001ad6:	400b      	ands	r3, r1
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d00d      	beq.n	8001af8 <HAL_ADC_PollForConversion+0x13c>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6919      	ldr	r1, [r3, #16]
 8001ae2:	4b38      	ldr	r3, [pc, #224]	; (8001bc4 <HAL_ADC_PollForConversion+0x208>)
 8001ae4:	400b      	ands	r3, r1
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d108      	bne.n	8001afc <HAL_ADC_PollForConversion+0x140>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68d9      	ldr	r1, [r3, #12]
 8001af0:	4b34      	ldr	r3, [pc, #208]	; (8001bc4 <HAL_ADC_PollForConversion+0x208>)
 8001af2:	400b      	ands	r3, r1
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d101      	bne.n	8001afc <HAL_ADC_PollForConversion+0x140>
 8001af8:	2354      	movs	r3, #84	; 0x54
 8001afa:	e000      	b.n	8001afe <HAL_ADC_PollForConversion+0x142>
 8001afc:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001afe:	fb02 f303 	mul.w	r3, r2, r3
 8001b02:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001b04:	e021      	b.n	8001b4a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b0c:	d01a      	beq.n	8001b44 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d007      	beq.n	8001b24 <HAL_ADC_PollForConversion+0x168>
 8001b14:	f7ff fd8c 	bl	8001630 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d20f      	bcs.n	8001b44 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d90b      	bls.n	8001b44 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	f043 0204 	orr.w	r2, r3, #4
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e030      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	3301      	adds	r3, #1
 8001b48:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d8d9      	bhi.n	8001b06 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f06f 0212 	mvn.w	r2, #18
 8001b5a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b60:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001b72:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001b76:	d115      	bne.n	8001ba4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d111      	bne.n	8001ba4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d105      	bne.n	8001ba4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9c:	f043 0201 	orr.w	r2, r3, #1
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	371c      	adds	r7, #28
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd90      	pop	{r4, r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000050 	.word	0x20000050
 8001bb4:	24924924 	.word	0x24924924
 8001bb8:	00924924 	.word	0x00924924
 8001bbc:	12492492 	.word	0x12492492
 8001bc0:	00492492 	.word	0x00492492
 8001bc4:	00249249 	.word	0x00249249

08001bc8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bea:	2300      	movs	r3, #0
 8001bec:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d101      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x20>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	e0dc      	b.n	8001dba <HAL_ADC_ConfigChannel+0x1da>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b06      	cmp	r3, #6
 8001c0e:	d81c      	bhi.n	8001c4a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	3b05      	subs	r3, #5
 8001c22:	221f      	movs	r2, #31
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	4019      	ands	r1, r3
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	6818      	ldr	r0, [r3, #0]
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	3b05      	subs	r3, #5
 8001c3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	635a      	str	r2, [r3, #52]	; 0x34
 8001c48:	e03c      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d81c      	bhi.n	8001c8c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	3b23      	subs	r3, #35	; 0x23
 8001c64:	221f      	movs	r2, #31
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	4019      	ands	r1, r3
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	6818      	ldr	r0, [r3, #0]
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	4613      	mov	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3b23      	subs	r3, #35	; 0x23
 8001c7e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	631a      	str	r2, [r3, #48]	; 0x30
 8001c8a:	e01b      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	3b41      	subs	r3, #65	; 0x41
 8001c9e:	221f      	movs	r2, #31
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	4019      	ands	r1, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	3b41      	subs	r3, #65	; 0x41
 8001cb8:	fa00 f203 	lsl.w	r2, r0, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b09      	cmp	r3, #9
 8001cca:	d91c      	bls.n	8001d06 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68d9      	ldr	r1, [r3, #12]
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	4413      	add	r3, r2
 8001cdc:	3b1e      	subs	r3, #30
 8001cde:	2207      	movs	r2, #7
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	4019      	ands	r1, r3
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	6898      	ldr	r0, [r3, #8]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	4413      	add	r3, r2
 8001cf6:	3b1e      	subs	r3, #30
 8001cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	430a      	orrs	r2, r1
 8001d02:	60da      	str	r2, [r3, #12]
 8001d04:	e019      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6919      	ldr	r1, [r3, #16]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	2207      	movs	r2, #7
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	4019      	ands	r1, r3
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	6898      	ldr	r0, [r3, #8]
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	4413      	add	r3, r2
 8001d2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	430a      	orrs	r2, r1
 8001d38:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2b10      	cmp	r3, #16
 8001d40:	d003      	beq.n	8001d4a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d46:	2b11      	cmp	r3, #17
 8001d48:	d132      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1d      	ldr	r2, [pc, #116]	; (8001dc4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d125      	bne.n	8001da0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d126      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001d70:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b10      	cmp	r3, #16
 8001d78:	d11a      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d7a:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a13      	ldr	r2, [pc, #76]	; (8001dcc <HAL_ADC_ConfigChannel+0x1ec>)
 8001d80:	fba2 2303 	umull	r2, r3, r2, r3
 8001d84:	0c9a      	lsrs	r2, r3, #18
 8001d86:	4613      	mov	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4413      	add	r3, r2
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d90:	e002      	b.n	8001d98 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	3b01      	subs	r3, #1
 8001d96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f9      	bne.n	8001d92 <HAL_ADC_ConfigChannel+0x1b2>
 8001d9e:	e007      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	f043 0220 	orr.w	r2, r3, #32
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	40012400 	.word	0x40012400
 8001dc8:	20000050 	.word	0x20000050
 8001dcc:	431bde83 	.word	0x431bde83

08001dd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d040      	beq.n	8001e70 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dfe:	4b1f      	ldr	r3, [pc, #124]	; (8001e7c <ADC_Enable+0xac>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a1f      	ldr	r2, [pc, #124]	; (8001e80 <ADC_Enable+0xb0>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	0c9b      	lsrs	r3, r3, #18
 8001e0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e0c:	e002      	b.n	8001e14 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	3b01      	subs	r3, #1
 8001e12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1f9      	bne.n	8001e0e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e1a:	f7ff fc09 	bl	8001630 <HAL_GetTick>
 8001e1e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001e20:	e01f      	b.n	8001e62 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e22:	f7ff fc05 	bl	8001630 <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d918      	bls.n	8001e62 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d011      	beq.n	8001e62 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e42:	f043 0210 	orr.w	r2, r3, #16
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4e:	f043 0201 	orr.w	r2, r3, #1
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e007      	b.n	8001e72 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d1d8      	bne.n	8001e22 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000050 	.word	0x20000050
 8001e80:	431bde83 	.word	0x431bde83

08001e84 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d12e      	bne.n	8001efc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001eae:	f7ff fbbf 	bl	8001630 <HAL_GetTick>
 8001eb2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001eb4:	e01b      	b.n	8001eee <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001eb6:	f7ff fbbb 	bl	8001630 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d914      	bls.n	8001eee <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d10d      	bne.n	8001eee <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed6:	f043 0210 	orr.w	r2, r3, #16
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee2:	f043 0201 	orr.w	r2, r3, #1
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e007      	b.n	8001efe <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d0dc      	beq.n	8001eb6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001f08:	b590      	push	{r4, r7, lr}
 8001f0a:	b087      	sub	sp, #28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_ADCEx_Calibration_Start+0x1e>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e097      	b.n	8002056 <HAL_ADCEx_Calibration_Start+0x14e>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff ffa8 	bl	8001e84 <ADC_ConversionStop_Disable>
 8001f34:	4603      	mov	r3, r0
 8001f36:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7ff ff49 	bl	8001dd0 <ADC_Enable>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001f42:	7dfb      	ldrb	r3, [r7, #23]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f040 8081 	bne.w	800204c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f4e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f52:	f023 0302 	bic.w	r3, r3, #2
 8001f56:	f043 0202 	orr.w	r2, r3, #2
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001f5e:	4b40      	ldr	r3, [pc, #256]	; (8002060 <HAL_ADCEx_Calibration_Start+0x158>)
 8001f60:	681c      	ldr	r4, [r3, #0]
 8001f62:	2002      	movs	r0, #2
 8001f64:	f001 fa4a 	bl	80033fc <HAL_RCCEx_GetPeriphCLKFreq>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001f6e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001f70:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001f72:	e002      	b.n	8001f7a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1f9      	bne.n	8001f74 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f042 0208 	orr.w	r2, r2, #8
 8001f8e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001f90:	f7ff fb4e 	bl	8001630 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f96:	e01b      	b.n	8001fd0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001f98:	f7ff fb4a 	bl	8001630 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b0a      	cmp	r3, #10
 8001fa4:	d914      	bls.n	8001fd0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00d      	beq.n	8001fd0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb8:	f023 0312 	bic.w	r3, r3, #18
 8001fbc:	f043 0210 	orr.w	r2, r3, #16
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e042      	b.n	8002056 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1dc      	bne.n	8001f98 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f042 0204 	orr.w	r2, r2, #4
 8001fec:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001fee:	f7ff fb1f 	bl	8001630 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001ff4:	e01b      	b.n	800202e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ff6:	f7ff fb1b 	bl	8001630 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b0a      	cmp	r3, #10
 8002002:	d914      	bls.n	800202e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f003 0304 	and.w	r3, r3, #4
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00d      	beq.n	800202e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002016:	f023 0312 	bic.w	r3, r3, #18
 800201a:	f043 0210 	orr.w	r2, r3, #16
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e013      	b.n	8002056 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 0304 	and.w	r3, r3, #4
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1dc      	bne.n	8001ff6 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	f023 0303 	bic.w	r3, r3, #3
 8002044:	f043 0201 	orr.w	r2, r3, #1
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002054:	7dfb      	ldrb	r3, [r7, #23]
}
 8002056:	4618      	mov	r0, r3
 8002058:	371c      	adds	r7, #28
 800205a:	46bd      	mov	sp, r7
 800205c:	bd90      	pop	{r4, r7, pc}
 800205e:	bf00      	nop
 8002060:	20000050 	.word	0x20000050

08002064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002074:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002080:	4013      	ands	r3, r2
 8002082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800208c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002096:	4a04      	ldr	r2, [pc, #16]	; (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	60d3      	str	r3, [r2, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b0:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <__NVIC_GetPriorityGrouping+0x18>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	f003 0307 	and.w	r3, r3, #7
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	db0b      	blt.n	80020f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	f003 021f 	and.w	r2, r3, #31
 80020e0:	4906      	ldr	r1, [pc, #24]	; (80020fc <__NVIC_EnableIRQ+0x34>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2001      	movs	r0, #1
 80020ea:	fa00 f202 	lsl.w	r2, r0, r2
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr
 80020fc:	e000e100 	.word	0xe000e100

08002100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	6039      	str	r1, [r7, #0]
 800210a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002110:	2b00      	cmp	r3, #0
 8002112:	db0a      	blt.n	800212a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	b2da      	uxtb	r2, r3
 8002118:	490c      	ldr	r1, [pc, #48]	; (800214c <__NVIC_SetPriority+0x4c>)
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	0112      	lsls	r2, r2, #4
 8002120:	b2d2      	uxtb	r2, r2
 8002122:	440b      	add	r3, r1
 8002124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002128:	e00a      	b.n	8002140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	b2da      	uxtb	r2, r3
 800212e:	4908      	ldr	r1, [pc, #32]	; (8002150 <__NVIC_SetPriority+0x50>)
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	3b04      	subs	r3, #4
 8002138:	0112      	lsls	r2, r2, #4
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	440b      	add	r3, r1
 800213e:	761a      	strb	r2, [r3, #24]
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000e100 	.word	0xe000e100
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002154:	b480      	push	{r7}
 8002156:	b089      	sub	sp, #36	; 0x24
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f1c3 0307 	rsb	r3, r3, #7
 800216e:	2b04      	cmp	r3, #4
 8002170:	bf28      	it	cs
 8002172:	2304      	movcs	r3, #4
 8002174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	3304      	adds	r3, #4
 800217a:	2b06      	cmp	r3, #6
 800217c:	d902      	bls.n	8002184 <NVIC_EncodePriority+0x30>
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3b03      	subs	r3, #3
 8002182:	e000      	b.n	8002186 <NVIC_EncodePriority+0x32>
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002188:	f04f 32ff 	mov.w	r2, #4294967295
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43da      	mvns	r2, r3
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	401a      	ands	r2, r3
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800219c:	f04f 31ff 	mov.w	r1, #4294967295
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	fa01 f303 	lsl.w	r3, r1, r3
 80021a6:	43d9      	mvns	r1, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ac:	4313      	orrs	r3, r2
         );
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3724      	adds	r7, #36	; 0x24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021c8:	d301      	bcc.n	80021ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00f      	b.n	80021ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <SysTick_Config+0x40>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021d6:	210f      	movs	r1, #15
 80021d8:	f04f 30ff 	mov.w	r0, #4294967295
 80021dc:	f7ff ff90 	bl	8002100 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <SysTick_Config+0x40>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021e6:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <SysTick_Config+0x40>)
 80021e8:	2207      	movs	r2, #7
 80021ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	e000e010 	.word	0xe000e010

080021fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff2d 	bl	8002064 <__NVIC_SetPriorityGrouping>
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002212:	b580      	push	{r7, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
 800221e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002224:	f7ff ff42 	bl	80020ac <__NVIC_GetPriorityGrouping>
 8002228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	6978      	ldr	r0, [r7, #20]
 8002230:	f7ff ff90 	bl	8002154 <NVIC_EncodePriority>
 8002234:	4602      	mov	r2, r0
 8002236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff5f 	bl	8002100 <__NVIC_SetPriority>
}
 8002242:	bf00      	nop
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff35 	bl	80020c8 <__NVIC_EnableIRQ>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff ffa2 	bl	80021b8 <SysTick_Config>
 8002274:	4603      	mov	r3, r0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002280:	b480      	push	{r7}
 8002282:	b08b      	sub	sp, #44	; 0x2c
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800228e:	2300      	movs	r3, #0
 8002290:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002292:	e179      	b.n	8002588 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002294:	2201      	movs	r2, #1
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	69fa      	ldr	r2, [r7, #28]
 80022a4:	4013      	ands	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f040 8168 	bne.w	8002582 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	4a96      	ldr	r2, [pc, #600]	; (8002510 <HAL_GPIO_Init+0x290>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d05e      	beq.n	800237a <HAL_GPIO_Init+0xfa>
 80022bc:	4a94      	ldr	r2, [pc, #592]	; (8002510 <HAL_GPIO_Init+0x290>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d875      	bhi.n	80023ae <HAL_GPIO_Init+0x12e>
 80022c2:	4a94      	ldr	r2, [pc, #592]	; (8002514 <HAL_GPIO_Init+0x294>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d058      	beq.n	800237a <HAL_GPIO_Init+0xfa>
 80022c8:	4a92      	ldr	r2, [pc, #584]	; (8002514 <HAL_GPIO_Init+0x294>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d86f      	bhi.n	80023ae <HAL_GPIO_Init+0x12e>
 80022ce:	4a92      	ldr	r2, [pc, #584]	; (8002518 <HAL_GPIO_Init+0x298>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d052      	beq.n	800237a <HAL_GPIO_Init+0xfa>
 80022d4:	4a90      	ldr	r2, [pc, #576]	; (8002518 <HAL_GPIO_Init+0x298>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d869      	bhi.n	80023ae <HAL_GPIO_Init+0x12e>
 80022da:	4a90      	ldr	r2, [pc, #576]	; (800251c <HAL_GPIO_Init+0x29c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d04c      	beq.n	800237a <HAL_GPIO_Init+0xfa>
 80022e0:	4a8e      	ldr	r2, [pc, #568]	; (800251c <HAL_GPIO_Init+0x29c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d863      	bhi.n	80023ae <HAL_GPIO_Init+0x12e>
 80022e6:	4a8e      	ldr	r2, [pc, #568]	; (8002520 <HAL_GPIO_Init+0x2a0>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d046      	beq.n	800237a <HAL_GPIO_Init+0xfa>
 80022ec:	4a8c      	ldr	r2, [pc, #560]	; (8002520 <HAL_GPIO_Init+0x2a0>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d85d      	bhi.n	80023ae <HAL_GPIO_Init+0x12e>
 80022f2:	2b12      	cmp	r3, #18
 80022f4:	d82a      	bhi.n	800234c <HAL_GPIO_Init+0xcc>
 80022f6:	2b12      	cmp	r3, #18
 80022f8:	d859      	bhi.n	80023ae <HAL_GPIO_Init+0x12e>
 80022fa:	a201      	add	r2, pc, #4	; (adr r2, 8002300 <HAL_GPIO_Init+0x80>)
 80022fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002300:	0800237b 	.word	0x0800237b
 8002304:	08002355 	.word	0x08002355
 8002308:	08002367 	.word	0x08002367
 800230c:	080023a9 	.word	0x080023a9
 8002310:	080023af 	.word	0x080023af
 8002314:	080023af 	.word	0x080023af
 8002318:	080023af 	.word	0x080023af
 800231c:	080023af 	.word	0x080023af
 8002320:	080023af 	.word	0x080023af
 8002324:	080023af 	.word	0x080023af
 8002328:	080023af 	.word	0x080023af
 800232c:	080023af 	.word	0x080023af
 8002330:	080023af 	.word	0x080023af
 8002334:	080023af 	.word	0x080023af
 8002338:	080023af 	.word	0x080023af
 800233c:	080023af 	.word	0x080023af
 8002340:	080023af 	.word	0x080023af
 8002344:	0800235d 	.word	0x0800235d
 8002348:	08002371 	.word	0x08002371
 800234c:	4a75      	ldr	r2, [pc, #468]	; (8002524 <HAL_GPIO_Init+0x2a4>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d013      	beq.n	800237a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002352:	e02c      	b.n	80023ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	623b      	str	r3, [r7, #32]
          break;
 800235a:	e029      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	3304      	adds	r3, #4
 8002362:	623b      	str	r3, [r7, #32]
          break;
 8002364:	e024      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	3308      	adds	r3, #8
 800236c:	623b      	str	r3, [r7, #32]
          break;
 800236e:	e01f      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	330c      	adds	r3, #12
 8002376:	623b      	str	r3, [r7, #32]
          break;
 8002378:	e01a      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d102      	bne.n	8002388 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002382:	2304      	movs	r3, #4
 8002384:	623b      	str	r3, [r7, #32]
          break;
 8002386:	e013      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d105      	bne.n	800239c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002390:	2308      	movs	r3, #8
 8002392:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69fa      	ldr	r2, [r7, #28]
 8002398:	611a      	str	r2, [r3, #16]
          break;
 800239a:	e009      	b.n	80023b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800239c:	2308      	movs	r3, #8
 800239e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69fa      	ldr	r2, [r7, #28]
 80023a4:	615a      	str	r2, [r3, #20]
          break;
 80023a6:	e003      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023a8:	2300      	movs	r3, #0
 80023aa:	623b      	str	r3, [r7, #32]
          break;
 80023ac:	e000      	b.n	80023b0 <HAL_GPIO_Init+0x130>
          break;
 80023ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	2bff      	cmp	r3, #255	; 0xff
 80023b4:	d801      	bhi.n	80023ba <HAL_GPIO_Init+0x13a>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	e001      	b.n	80023be <HAL_GPIO_Init+0x13e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3304      	adds	r3, #4
 80023be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2bff      	cmp	r3, #255	; 0xff
 80023c4:	d802      	bhi.n	80023cc <HAL_GPIO_Init+0x14c>
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	e002      	b.n	80023d2 <HAL_GPIO_Init+0x152>
 80023cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ce:	3b08      	subs	r3, #8
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	210f      	movs	r1, #15
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	fa01 f303 	lsl.w	r3, r1, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	401a      	ands	r2, r3
 80023e4:	6a39      	ldr	r1, [r7, #32]
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	fa01 f303 	lsl.w	r3, r1, r3
 80023ec:	431a      	orrs	r2, r3
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f000 80c1 	beq.w	8002582 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002400:	4b49      	ldr	r3, [pc, #292]	; (8002528 <HAL_GPIO_Init+0x2a8>)
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	4a48      	ldr	r2, [pc, #288]	; (8002528 <HAL_GPIO_Init+0x2a8>)
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	6193      	str	r3, [r2, #24]
 800240c:	4b46      	ldr	r3, [pc, #280]	; (8002528 <HAL_GPIO_Init+0x2a8>)
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002418:	4a44      	ldr	r2, [pc, #272]	; (800252c <HAL_GPIO_Init+0x2ac>)
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	089b      	lsrs	r3, r3, #2
 800241e:	3302      	adds	r3, #2
 8002420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002424:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	f003 0303 	and.w	r3, r3, #3
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	220f      	movs	r2, #15
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	4013      	ands	r3, r2
 800243a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a3c      	ldr	r2, [pc, #240]	; (8002530 <HAL_GPIO_Init+0x2b0>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d01f      	beq.n	8002484 <HAL_GPIO_Init+0x204>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a3b      	ldr	r2, [pc, #236]	; (8002534 <HAL_GPIO_Init+0x2b4>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d019      	beq.n	8002480 <HAL_GPIO_Init+0x200>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a3a      	ldr	r2, [pc, #232]	; (8002538 <HAL_GPIO_Init+0x2b8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d013      	beq.n	800247c <HAL_GPIO_Init+0x1fc>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a39      	ldr	r2, [pc, #228]	; (800253c <HAL_GPIO_Init+0x2bc>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d00d      	beq.n	8002478 <HAL_GPIO_Init+0x1f8>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a38      	ldr	r2, [pc, #224]	; (8002540 <HAL_GPIO_Init+0x2c0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d007      	beq.n	8002474 <HAL_GPIO_Init+0x1f4>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a37      	ldr	r2, [pc, #220]	; (8002544 <HAL_GPIO_Init+0x2c4>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d101      	bne.n	8002470 <HAL_GPIO_Init+0x1f0>
 800246c:	2305      	movs	r3, #5
 800246e:	e00a      	b.n	8002486 <HAL_GPIO_Init+0x206>
 8002470:	2306      	movs	r3, #6
 8002472:	e008      	b.n	8002486 <HAL_GPIO_Init+0x206>
 8002474:	2304      	movs	r3, #4
 8002476:	e006      	b.n	8002486 <HAL_GPIO_Init+0x206>
 8002478:	2303      	movs	r3, #3
 800247a:	e004      	b.n	8002486 <HAL_GPIO_Init+0x206>
 800247c:	2302      	movs	r3, #2
 800247e:	e002      	b.n	8002486 <HAL_GPIO_Init+0x206>
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_GPIO_Init+0x206>
 8002484:	2300      	movs	r3, #0
 8002486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002488:	f002 0203 	and.w	r2, r2, #3
 800248c:	0092      	lsls	r2, r2, #2
 800248e:	4093      	lsls	r3, r2
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002496:	4925      	ldr	r1, [pc, #148]	; (800252c <HAL_GPIO_Init+0x2ac>)
 8002498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249a:	089b      	lsrs	r3, r3, #2
 800249c:	3302      	adds	r3, #2
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d006      	beq.n	80024be <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024b0:	4b25      	ldr	r3, [pc, #148]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	4924      	ldr	r1, [pc, #144]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	608b      	str	r3, [r1, #8]
 80024bc:	e006      	b.n	80024cc <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024be:	4b22      	ldr	r3, [pc, #136]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	4920      	ldr	r1, [pc, #128]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d006      	beq.n	80024e6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024d8:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	491a      	ldr	r1, [pc, #104]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	60cb      	str	r3, [r1, #12]
 80024e4:	e006      	b.n	80024f4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024e6:	4b18      	ldr	r3, [pc, #96]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024e8:	68da      	ldr	r2, [r3, #12]
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	43db      	mvns	r3, r3
 80024ee:	4916      	ldr	r1, [pc, #88]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d025      	beq.n	800254c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002500:	4b11      	ldr	r3, [pc, #68]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	4910      	ldr	r1, [pc, #64]	; (8002548 <HAL_GPIO_Init+0x2c8>)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
 800250c:	e025      	b.n	800255a <HAL_GPIO_Init+0x2da>
 800250e:	bf00      	nop
 8002510:	10320000 	.word	0x10320000
 8002514:	10310000 	.word	0x10310000
 8002518:	10220000 	.word	0x10220000
 800251c:	10210000 	.word	0x10210000
 8002520:	10120000 	.word	0x10120000
 8002524:	10110000 	.word	0x10110000
 8002528:	40021000 	.word	0x40021000
 800252c:	40010000 	.word	0x40010000
 8002530:	40010800 	.word	0x40010800
 8002534:	40010c00 	.word	0x40010c00
 8002538:	40011000 	.word	0x40011000
 800253c:	40011400 	.word	0x40011400
 8002540:	40011800 	.word	0x40011800
 8002544:	40011c00 	.word	0x40011c00
 8002548:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800254c:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <HAL_GPIO_Init+0x324>)
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	43db      	mvns	r3, r3
 8002554:	4913      	ldr	r1, [pc, #76]	; (80025a4 <HAL_GPIO_Init+0x324>)
 8002556:	4013      	ands	r3, r2
 8002558:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d006      	beq.n	8002574 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002566:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <HAL_GPIO_Init+0x324>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	490e      	ldr	r1, [pc, #56]	; (80025a4 <HAL_GPIO_Init+0x324>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]
 8002572:	e006      	b.n	8002582 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002574:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <HAL_GPIO_Init+0x324>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	43db      	mvns	r3, r3
 800257c:	4909      	ldr	r1, [pc, #36]	; (80025a4 <HAL_GPIO_Init+0x324>)
 800257e:	4013      	ands	r3, r2
 8002580:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002584:	3301      	adds	r3, #1
 8002586:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258e:	fa22 f303 	lsr.w	r3, r2, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	f47f ae7e 	bne.w	8002294 <HAL_GPIO_Init+0x14>
  }
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	372c      	adds	r7, #44	; 0x2c
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	40010400 	.word	0x40010400

080025a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	887b      	ldrh	r3, [r7, #2]
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d002      	beq.n	80025c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025c0:	2301      	movs	r3, #1
 80025c2:	73fb      	strb	r3, [r7, #15]
 80025c4:	e001      	b.n	80025ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025c6:	2300      	movs	r3, #0
 80025c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b083      	sub	sp, #12
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
 80025de:	460b      	mov	r3, r1
 80025e0:	807b      	strh	r3, [r7, #2]
 80025e2:	4613      	mov	r3, r2
 80025e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025e6:	787b      	ldrb	r3, [r7, #1]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025ec:	887a      	ldrh	r2, [r7, #2]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025f2:	e003      	b.n	80025fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025f4:	887b      	ldrh	r3, [r7, #2]
 80025f6:	041a      	lsls	r2, r3, #16
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	611a      	str	r2, [r3, #16]
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr
	...

08002608 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002612:	4b08      	ldr	r3, [pc, #32]	; (8002634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002614:	695a      	ldr	r2, [r3, #20]
 8002616:	88fb      	ldrh	r3, [r7, #6]
 8002618:	4013      	ands	r3, r2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d006      	beq.n	800262c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800261e:	4a05      	ldr	r2, [pc, #20]	; (8002634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	4618      	mov	r0, r3
 8002628:	f7fe fd38 	bl	800109c <HAL_GPIO_EXTI_Callback>
  }
}
 800262c:	bf00      	nop
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40010400 	.word	0x40010400

08002638 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e0d2      	b.n	80027f0 <HAL_I2S_Init+0x1b8>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d106      	bne.n	8002664 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7fe fe36 	bl	80012d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2202      	movs	r2, #2
 8002668:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800267a:	f023 030f 	bic.w	r3, r3, #15
 800267e:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2202      	movs	r2, #2
 8002686:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d073      	beq.n	8002778 <HAL_I2S_Init+0x140>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d102      	bne.n	800269e <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002698:	2310      	movs	r3, #16
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	e001      	b.n	80026a2 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800269e:	2320      	movs	r3, #32
 80026a0:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2b20      	cmp	r3, #32
 80026a8:	d802      	bhi.n	80026b0 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
    if (hi2s->Instance == SPI2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a50      	ldr	r2, [pc, #320]	; (80027f8 <HAL_I2S_Init+0x1c0>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d104      	bne.n	80026c4 <HAL_I2S_Init+0x8c>
    {
      /* Get the source clock value: based on SPI2 Instance */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
 80026ba:	2004      	movs	r0, #4
 80026bc:	f000 fe9e 	bl	80033fc <HAL_RCCEx_GetPeriphCLKFreq>
 80026c0:	60f8      	str	r0, [r7, #12]
 80026c2:	e00c      	b.n	80026de <HAL_I2S_Init+0xa6>
    }
    else if (hi2s->Instance == SPI3)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a4c      	ldr	r2, [pc, #304]	; (80027fc <HAL_I2S_Init+0x1c4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d104      	bne.n	80026d8 <HAL_I2S_Init+0xa0>
    {
      /* Get the source clock value: based on SPI3 Instance */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S3);
 80026ce:	2008      	movs	r0, #8
 80026d0:	f000 fe94 	bl	80033fc <HAL_RCCEx_GetPeriphCLKFreq>
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	e002      	b.n	80026de <HAL_I2S_Init+0xa6>
    }
    else
    {
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCC_GetSysClockFreq();
 80026d8:	f000 fd48 	bl	800316c <HAL_RCC_GetSysClockFreq>
 80026dc:	60f8      	str	r0, [r7, #12]
    }
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026e6:	d125      	bne.n	8002734 <HAL_I2S_Init+0xfc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d010      	beq.n	8002712 <HAL_I2S_Init+0xda>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80026fa:	4613      	mov	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	4413      	add	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	461a      	mov	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	3305      	adds	r3, #5
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	e01f      	b.n	8002752 <HAL_I2S_Init+0x11a>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	00db      	lsls	r3, r3, #3
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	fbb2 f2f3 	udiv	r2, r2, r3
 800271c:	4613      	mov	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4413      	add	r3, r2
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	461a      	mov	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	fbb2 f3f3 	udiv	r3, r2, r3
 800272e:	3305      	adds	r3, #5
 8002730:	613b      	str	r3, [r7, #16]
 8002732:	e00e      	b.n	8002752 <HAL_I2S_Init+0x11a>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	fbb2 f2f3 	udiv	r2, r2, r3
 800273c:	4613      	mov	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	461a      	mov	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	fbb2 f3f3 	udiv	r3, r2, r3
 800274e:	3305      	adds	r3, #5
 8002750:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	4a2a      	ldr	r2, [pc, #168]	; (8002800 <HAL_I2S_Init+0x1c8>)
 8002756:	fba2 2303 	umull	r2, r3, r2, r3
 800275a:	08db      	lsrs	r3, r3, #3
 800275c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	085b      	lsrs	r3, r3, #1
 800276e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	021b      	lsls	r3, r3, #8
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	e003      	b.n	8002780 <HAL_I2S_Init+0x148>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002778:	2302      	movs	r3, #2
 800277a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d902      	bls.n	800278c <HAL_I2S_Init+0x154>
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	2bff      	cmp	r3, #255	; 0xff
 800278a:	d907      	bls.n	800279c <HAL_I2S_Init+0x164>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002790:	f043 0210 	orr.w	r2, r3, #16
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e029      	b.n	80027f0 <HAL_I2S_Init+0x1b8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	ea42 0103 	orr.w	r1, r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	69fa      	ldr	r2, [r7, #28]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80027ba:	f023 030f 	bic.w	r3, r3, #15
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6851      	ldr	r1, [r2, #4]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6892      	ldr	r2, [r2, #8]
 80027c6:	4311      	orrs	r1, r2
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	68d2      	ldr	r2, [r2, #12]
 80027cc:	4311      	orrs	r1, r2
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	6992      	ldr	r2, [r2, #24]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	431a      	orrs	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027de:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3720      	adds	r7, #32
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40003800 	.word	0x40003800
 80027fc:	40003c00 	.word	0x40003c00
 8002800:	cccccccd 	.word	0xcccccccd

08002804 <HAL_I2S_Transmit_IT>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002804:	b480      	push	{r7}
 8002806:	b087      	sub	sp, #28
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	4613      	mov	r3, r2
 8002810:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <HAL_I2S_Transmit_IT+0x1a>
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_I2S_Transmit_IT+0x1e>
  {
    return  HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e05b      	b.n	80028da <HAL_I2S_Transmit_IT+0xd6>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_I2S_Transmit_IT+0x2e>
 800282e:	2302      	movs	r3, #2
 8002830:	e053      	b.n	80028da <HAL_I2S_Transmit_IT+0xd6>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if (hi2s->State != HAL_I2S_STATE_READY)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b01      	cmp	r3, #1
 8002844:	d005      	beq.n	8002852 <HAL_I2S_Transmit_IT+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_BUSY;
 800284e:	2302      	movs	r3, #2
 8002850:	e043      	b.n	80028da <HAL_I2S_Transmit_IT+0xd6>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2203      	movs	r2, #3
 8002856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b03      	cmp	r3, #3
 8002876:	d002      	beq.n	800287e <HAL_I2S_Transmit_IT+0x7a>
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2b05      	cmp	r3, #5
 800287c:	d10a      	bne.n	8002894 <HAL_I2S_Transmit_IT+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800287e:	88fb      	ldrh	r3, [r7, #6]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8002888:	88fb      	ldrh	r3, [r7, #6]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	845a      	strh	r2, [r3, #34]	; 0x22
 8002892:	e005      	b.n	80028a0 <HAL_I2S_Transmit_IT+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	88fa      	ldrh	r2, [r7, #6]
 8002898:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	88fa      	ldrh	r2, [r7, #6]
 800289e:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Enable TXE and ERR interrupt */
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80028ae:	605a      	str	r2, [r3, #4]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028be:	d007      	beq.n	80028d0 <HAL_I2S_Transmit_IT+0xcc>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	69da      	ldr	r2, [r3, #28]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028ce:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(hi2s);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	099b      	lsrs	r3, r3, #6
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10e      	bne.n	8002926 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	f003 0301 	and.w	r3, r3, #1
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 800290e:	2b00      	cmp	r3, #0
 8002910:	d009      	beq.n	8002926 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	099b      	lsrs	r3, r3, #6
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f889 	bl	8002a36 <I2S_Receive_IT>
    return;
 8002924:	e044      	b.n	80029b0 <HAL_I2S_IRQHandler+0xcc>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d009      	beq.n	8002946 <HAL_I2S_IRQHandler+0x62>
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	09db      	lsrs	r3, r3, #7
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_I2S_IRQHandler+0x62>
  {
    I2S_Transmit_IT(hi2s);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f84b 	bl	80029da <I2S_Transmit_IT>
    return;
 8002944:	e034      	b.n	80029b0 <HAL_I2S_IRQHandler+0xcc>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d02e      	beq.n	80029b0 <HAL_I2S_IRQHandler+0xcc>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	099b      	lsrs	r3, r3, #6
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00d      	beq.n	800297a <HAL_I2S_IRQHandler+0x96>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800296c:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002972:	f043 0202 	orr.w	r2, r3, #2
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	08db      	lsrs	r3, r3, #3
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00d      	beq.n	80029a2 <HAL_I2S_IRQHandler+0xbe>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002994:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299a:	f043 0204 	orr.w	r2, r3, #4
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f80c 	bl	80029c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	881a      	ldrh	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	1c9a      	adds	r2, r3, #2
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	3b01      	subs	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10e      	bne.n	8002a2e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002a1e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f7fd fe59 	bl	80006e0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b082      	sub	sp, #8
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	b292      	uxth	r2, r2
 8002a4a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	1c9a      	adds	r2, r3, #2
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10e      	bne.n	8002a8c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a7c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff ff95 	bl	80029b6 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e272      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 8087 	beq.w	8002bc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ab4:	4b92      	ldr	r3, [pc, #584]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 030c 	and.w	r3, r3, #12
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d00c      	beq.n	8002ada <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ac0:	4b8f      	ldr	r3, [pc, #572]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f003 030c 	and.w	r3, r3, #12
 8002ac8:	2b08      	cmp	r3, #8
 8002aca:	d112      	bne.n	8002af2 <HAL_RCC_OscConfig+0x5e>
 8002acc:	4b8c      	ldr	r3, [pc, #560]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad8:	d10b      	bne.n	8002af2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ada:	4b89      	ldr	r3, [pc, #548]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d06c      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x12c>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d168      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e24c      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002afa:	d106      	bne.n	8002b0a <HAL_RCC_OscConfig+0x76>
 8002afc:	4b80      	ldr	r3, [pc, #512]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a7f      	ldr	r2, [pc, #508]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b06:	6013      	str	r3, [r2, #0]
 8002b08:	e02e      	b.n	8002b68 <HAL_RCC_OscConfig+0xd4>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10c      	bne.n	8002b2c <HAL_RCC_OscConfig+0x98>
 8002b12:	4b7b      	ldr	r3, [pc, #492]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a7a      	ldr	r2, [pc, #488]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	4b78      	ldr	r3, [pc, #480]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a77      	ldr	r2, [pc, #476]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	e01d      	b.n	8002b68 <HAL_RCC_OscConfig+0xd4>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b34:	d10c      	bne.n	8002b50 <HAL_RCC_OscConfig+0xbc>
 8002b36:	4b72      	ldr	r3, [pc, #456]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a71      	ldr	r2, [pc, #452]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	4b6f      	ldr	r3, [pc, #444]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a6e      	ldr	r2, [pc, #440]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b4c:	6013      	str	r3, [r2, #0]
 8002b4e:	e00b      	b.n	8002b68 <HAL_RCC_OscConfig+0xd4>
 8002b50:	4b6b      	ldr	r3, [pc, #428]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a6a      	ldr	r2, [pc, #424]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b5a:	6013      	str	r3, [r2, #0]
 8002b5c:	4b68      	ldr	r3, [pc, #416]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a67      	ldr	r2, [pc, #412]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d013      	beq.n	8002b98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7fe fd5e 	bl	8001630 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b78:	f7fe fd5a 	bl	8001630 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b64      	cmp	r3, #100	; 0x64
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e200      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8a:	4b5d      	ldr	r3, [pc, #372]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0f0      	beq.n	8002b78 <HAL_RCC_OscConfig+0xe4>
 8002b96:	e014      	b.n	8002bc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7fe fd4a 	bl	8001630 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba0:	f7fe fd46 	bl	8001630 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b64      	cmp	r3, #100	; 0x64
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e1ec      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb2:	4b53      	ldr	r3, [pc, #332]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f0      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x10c>
 8002bbe:	e000      	b.n	8002bc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d063      	beq.n	8002c96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bce:	4b4c      	ldr	r3, [pc, #304]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00b      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bda:	4b49      	ldr	r3, [pc, #292]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 030c 	and.w	r3, r3, #12
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d11c      	bne.n	8002c20 <HAL_RCC_OscConfig+0x18c>
 8002be6:	4b46      	ldr	r3, [pc, #280]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d116      	bne.n	8002c20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf2:	4b43      	ldr	r3, [pc, #268]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d005      	beq.n	8002c0a <HAL_RCC_OscConfig+0x176>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d001      	beq.n	8002c0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e1c0      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	4939      	ldr	r1, [pc, #228]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1e:	e03a      	b.n	8002c96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d020      	beq.n	8002c6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c28:	4b36      	ldr	r3, [pc, #216]	; (8002d04 <HAL_RCC_OscConfig+0x270>)
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2e:	f7fe fcff 	bl	8001630 <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c34:	e008      	b.n	8002c48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c36:	f7fe fcfb 	bl	8001630 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e1a1      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c48:	4b2d      	ldr	r3, [pc, #180]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0f0      	beq.n	8002c36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c54:	4b2a      	ldr	r3, [pc, #168]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	4927      	ldr	r1, [pc, #156]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	600b      	str	r3, [r1, #0]
 8002c68:	e015      	b.n	8002c96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c6a:	4b26      	ldr	r3, [pc, #152]	; (8002d04 <HAL_RCC_OscConfig+0x270>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c70:	f7fe fcde 	bl	8001630 <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c78:	f7fe fcda 	bl	8001630 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e180      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c8a:	4b1d      	ldr	r3, [pc, #116]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f0      	bne.n	8002c78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d03a      	beq.n	8002d18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d019      	beq.n	8002cde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002caa:	4b17      	ldr	r3, [pc, #92]	; (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cb0:	f7fe fcbe 	bl	8001630 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb8:	f7fe fcba 	bl	8001630 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e160      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cca:	4b0d      	ldr	r3, [pc, #52]	; (8002d00 <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0f0      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002cd6:	2001      	movs	r0, #1
 8002cd8:	f000 fabc 	bl	8003254 <RCC_Delay>
 8002cdc:	e01c      	b.n	8002d18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cde:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce4:	f7fe fca4 	bl	8001630 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cea:	e00f      	b.n	8002d0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cec:	f7fe fca0 	bl	8001630 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d908      	bls.n	8002d0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e146      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000
 8002d04:	42420000 	.word	0x42420000
 8002d08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d0c:	4b92      	ldr	r3, [pc, #584]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1e9      	bne.n	8002cec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 80a6 	beq.w	8002e72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d26:	2300      	movs	r3, #0
 8002d28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d2a:	4b8b      	ldr	r3, [pc, #556]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10d      	bne.n	8002d52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d36:	4b88      	ldr	r3, [pc, #544]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	4a87      	ldr	r2, [pc, #540]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d40:	61d3      	str	r3, [r2, #28]
 8002d42:	4b85      	ldr	r3, [pc, #532]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d52:	4b82      	ldr	r3, [pc, #520]	; (8002f5c <HAL_RCC_OscConfig+0x4c8>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d118      	bne.n	8002d90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d5e:	4b7f      	ldr	r3, [pc, #508]	; (8002f5c <HAL_RCC_OscConfig+0x4c8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a7e      	ldr	r2, [pc, #504]	; (8002f5c <HAL_RCC_OscConfig+0x4c8>)
 8002d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6a:	f7fe fc61 	bl	8001630 <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d72:	f7fe fc5d 	bl	8001630 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b64      	cmp	r3, #100	; 0x64
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e103      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d84:	4b75      	ldr	r3, [pc, #468]	; (8002f5c <HAL_RCC_OscConfig+0x4c8>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0f0      	beq.n	8002d72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d106      	bne.n	8002da6 <HAL_RCC_OscConfig+0x312>
 8002d98:	4b6f      	ldr	r3, [pc, #444]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	4a6e      	ldr	r2, [pc, #440]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6213      	str	r3, [r2, #32]
 8002da4:	e02d      	b.n	8002e02 <HAL_RCC_OscConfig+0x36e>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10c      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x334>
 8002dae:	4b6a      	ldr	r3, [pc, #424]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	4a69      	ldr	r2, [pc, #420]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	f023 0301 	bic.w	r3, r3, #1
 8002db8:	6213      	str	r3, [r2, #32]
 8002dba:	4b67      	ldr	r3, [pc, #412]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	4a66      	ldr	r2, [pc, #408]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dc0:	f023 0304 	bic.w	r3, r3, #4
 8002dc4:	6213      	str	r3, [r2, #32]
 8002dc6:	e01c      	b.n	8002e02 <HAL_RCC_OscConfig+0x36e>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	2b05      	cmp	r3, #5
 8002dce:	d10c      	bne.n	8002dea <HAL_RCC_OscConfig+0x356>
 8002dd0:	4b61      	ldr	r3, [pc, #388]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4a60      	ldr	r2, [pc, #384]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dd6:	f043 0304 	orr.w	r3, r3, #4
 8002dda:	6213      	str	r3, [r2, #32]
 8002ddc:	4b5e      	ldr	r3, [pc, #376]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	4a5d      	ldr	r2, [pc, #372]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002de2:	f043 0301 	orr.w	r3, r3, #1
 8002de6:	6213      	str	r3, [r2, #32]
 8002de8:	e00b      	b.n	8002e02 <HAL_RCC_OscConfig+0x36e>
 8002dea:	4b5b      	ldr	r3, [pc, #364]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	4a5a      	ldr	r2, [pc, #360]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002df0:	f023 0301 	bic.w	r3, r3, #1
 8002df4:	6213      	str	r3, [r2, #32]
 8002df6:	4b58      	ldr	r3, [pc, #352]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	4a57      	ldr	r2, [pc, #348]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	f023 0304 	bic.w	r3, r3, #4
 8002e00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d015      	beq.n	8002e36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e0a:	f7fe fc11 	bl	8001630 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e10:	e00a      	b.n	8002e28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e12:	f7fe fc0d 	bl	8001630 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e0b1      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e28:	4b4b      	ldr	r3, [pc, #300]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0ee      	beq.n	8002e12 <HAL_RCC_OscConfig+0x37e>
 8002e34:	e014      	b.n	8002e60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e36:	f7fe fbfb 	bl	8001630 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3c:	e00a      	b.n	8002e54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe fbf7 	bl	8001630 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e09b      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e54:	4b40      	ldr	r3, [pc, #256]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1ee      	bne.n	8002e3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d105      	bne.n	8002e72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e66:	4b3c      	ldr	r3, [pc, #240]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4a3b      	ldr	r2, [pc, #236]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 8087 	beq.w	8002f8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e7c:	4b36      	ldr	r3, [pc, #216]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f003 030c 	and.w	r3, r3, #12
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d061      	beq.n	8002f4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d146      	bne.n	8002f1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e90:	4b33      	ldr	r3, [pc, #204]	; (8002f60 <HAL_RCC_OscConfig+0x4cc>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e96:	f7fe fbcb 	bl	8001630 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e9c:	e008      	b.n	8002eb0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9e:	f7fe fbc7 	bl	8001630 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e06d      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eb0:	4b29      	ldr	r3, [pc, #164]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f0      	bne.n	8002e9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ec4:	d108      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ec6:	4b24      	ldr	r3, [pc, #144]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	4921      	ldr	r1, [pc, #132]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ed8:	4b1f      	ldr	r3, [pc, #124]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a19      	ldr	r1, [r3, #32]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee8:	430b      	orrs	r3, r1
 8002eea:	491b      	ldr	r1, [pc, #108]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ef0:	4b1b      	ldr	r3, [pc, #108]	; (8002f60 <HAL_RCC_OscConfig+0x4cc>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef6:	f7fe fb9b 	bl	8001630 <HAL_GetTick>
 8002efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002efc:	e008      	b.n	8002f10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efe:	f7fe fb97 	bl	8001630 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d901      	bls.n	8002f10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e03d      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f10:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0f0      	beq.n	8002efe <HAL_RCC_OscConfig+0x46a>
 8002f1c:	e035      	b.n	8002f8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1e:	4b10      	ldr	r3, [pc, #64]	; (8002f60 <HAL_RCC_OscConfig+0x4cc>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f24:	f7fe fb84 	bl	8001630 <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f2c:	f7fe fb80 	bl	8001630 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e026      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f3e:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <HAL_RCC_OscConfig+0x4c4>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f0      	bne.n	8002f2c <HAL_RCC_OscConfig+0x498>
 8002f4a:	e01e      	b.n	8002f8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69db      	ldr	r3, [r3, #28]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e019      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40007000 	.word	0x40007000
 8002f60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f64:	4b0b      	ldr	r3, [pc, #44]	; (8002f94 <HAL_RCC_OscConfig+0x500>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a1b      	ldr	r3, [r3, #32]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d106      	bne.n	8002f86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d001      	beq.n	8002f8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e000      	b.n	8002f8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000

08002f98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d101      	bne.n	8002fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0d0      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fac:	4b6a      	ldr	r3, [pc, #424]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d910      	bls.n	8002fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fba:	4b67      	ldr	r3, [pc, #412]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f023 0207 	bic.w	r2, r3, #7
 8002fc2:	4965      	ldr	r1, [pc, #404]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fca:	4b63      	ldr	r3, [pc, #396]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d001      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e0b8      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d020      	beq.n	800302a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff4:	4b59      	ldr	r3, [pc, #356]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	4a58      	ldr	r2, [pc, #352]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8002ffa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ffe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0308 	and.w	r3, r3, #8
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800300c:	4b53      	ldr	r3, [pc, #332]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	4a52      	ldr	r2, [pc, #328]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003012:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003016:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003018:	4b50      	ldr	r3, [pc, #320]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	494d      	ldr	r1, [pc, #308]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003026:	4313      	orrs	r3, r2
 8003028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	d040      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d107      	bne.n	800304e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303e:	4b47      	ldr	r3, [pc, #284]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d115      	bne.n	8003076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e07f      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003056:	4b41      	ldr	r3, [pc, #260]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e073      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003066:	4b3d      	ldr	r3, [pc, #244]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e06b      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003076:	4b39      	ldr	r3, [pc, #228]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f023 0203 	bic.w	r2, r3, #3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	4936      	ldr	r1, [pc, #216]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003084:	4313      	orrs	r3, r2
 8003086:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003088:	f7fe fad2 	bl	8001630 <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308e:	e00a      	b.n	80030a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003090:	f7fe face 	bl	8001630 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f241 3288 	movw	r2, #5000	; 0x1388
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e053      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a6:	4b2d      	ldr	r3, [pc, #180]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f003 020c 	and.w	r2, r3, #12
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d1eb      	bne.n	8003090 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030b8:	4b27      	ldr	r3, [pc, #156]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d210      	bcs.n	80030e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b24      	ldr	r3, [pc, #144]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 0207 	bic.w	r2, r3, #7
 80030ce:	4922      	ldr	r1, [pc, #136]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b20      	ldr	r3, [pc, #128]	; (8003158 <HAL_RCC_ClockConfig+0x1c0>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e032      	b.n	800314e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d008      	beq.n	8003106 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030f4:	4b19      	ldr	r3, [pc, #100]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	4916      	ldr	r1, [pc, #88]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003102:	4313      	orrs	r3, r2
 8003104:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	2b00      	cmp	r3, #0
 8003110:	d009      	beq.n	8003126 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003112:	4b12      	ldr	r3, [pc, #72]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	490e      	ldr	r1, [pc, #56]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 8003122:	4313      	orrs	r3, r2
 8003124:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003126:	f000 f821 	bl	800316c <HAL_RCC_GetSysClockFreq>
 800312a:	4602      	mov	r2, r0
 800312c:	4b0b      	ldr	r3, [pc, #44]	; (800315c <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	091b      	lsrs	r3, r3, #4
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	490a      	ldr	r1, [pc, #40]	; (8003160 <HAL_RCC_ClockConfig+0x1c8>)
 8003138:	5ccb      	ldrb	r3, [r1, r3]
 800313a:	fa22 f303 	lsr.w	r3, r2, r3
 800313e:	4a09      	ldr	r2, [pc, #36]	; (8003164 <HAL_RCC_ClockConfig+0x1cc>)
 8003140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <HAL_RCC_ClockConfig+0x1d0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe fa30 	bl	80015ac <HAL_InitTick>

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40022000 	.word	0x40022000
 800315c:	40021000 	.word	0x40021000
 8003160:	0800840c 	.word	0x0800840c
 8003164:	20000050 	.word	0x20000050
 8003168:	20000054 	.word	0x20000054

0800316c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	2300      	movs	r3, #0
 8003178:	60bb      	str	r3, [r7, #8]
 800317a:	2300      	movs	r3, #0
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	2300      	movs	r3, #0
 8003180:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003186:	4b1e      	ldr	r3, [pc, #120]	; (8003200 <HAL_RCC_GetSysClockFreq+0x94>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f003 030c 	and.w	r3, r3, #12
 8003192:	2b04      	cmp	r3, #4
 8003194:	d002      	beq.n	800319c <HAL_RCC_GetSysClockFreq+0x30>
 8003196:	2b08      	cmp	r3, #8
 8003198:	d003      	beq.n	80031a2 <HAL_RCC_GetSysClockFreq+0x36>
 800319a:	e027      	b.n	80031ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800319c:	4b19      	ldr	r3, [pc, #100]	; (8003204 <HAL_RCC_GetSysClockFreq+0x98>)
 800319e:	613b      	str	r3, [r7, #16]
      break;
 80031a0:	e027      	b.n	80031f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	0c9b      	lsrs	r3, r3, #18
 80031a6:	f003 030f 	and.w	r3, r3, #15
 80031aa:	4a17      	ldr	r2, [pc, #92]	; (8003208 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031ac:	5cd3      	ldrb	r3, [r2, r3]
 80031ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d010      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031ba:	4b11      	ldr	r3, [pc, #68]	; (8003200 <HAL_RCC_GetSysClockFreq+0x94>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	0c5b      	lsrs	r3, r3, #17
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	4a11      	ldr	r2, [pc, #68]	; (800320c <HAL_RCC_GetSysClockFreq+0xa0>)
 80031c6:	5cd3      	ldrb	r3, [r2, r3]
 80031c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a0d      	ldr	r2, [pc, #52]	; (8003204 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ce:	fb03 f202 	mul.w	r2, r3, r2
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d8:	617b      	str	r3, [r7, #20]
 80031da:	e004      	b.n	80031e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a0c      	ldr	r2, [pc, #48]	; (8003210 <HAL_RCC_GetSysClockFreq+0xa4>)
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	613b      	str	r3, [r7, #16]
      break;
 80031ea:	e002      	b.n	80031f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031ec:	4b09      	ldr	r3, [pc, #36]	; (8003214 <HAL_RCC_GetSysClockFreq+0xa8>)
 80031ee:	613b      	str	r3, [r7, #16]
      break;
 80031f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031f2:	693b      	ldr	r3, [r7, #16]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	371c      	adds	r7, #28
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40021000 	.word	0x40021000
 8003204:	00b71b00 	.word	0x00b71b00
 8003208:	08008424 	.word	0x08008424
 800320c:	08008434 	.word	0x08008434
 8003210:	003d0900 	.word	0x003d0900
 8003214:	007a1200 	.word	0x007a1200

08003218 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800321c:	4b02      	ldr	r3, [pc, #8]	; (8003228 <HAL_RCC_GetHCLKFreq+0x10>)
 800321e:	681b      	ldr	r3, [r3, #0]
}
 8003220:	4618      	mov	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr
 8003228:	20000050 	.word	0x20000050

0800322c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003230:	f7ff fff2 	bl	8003218 <HAL_RCC_GetHCLKFreq>
 8003234:	4602      	mov	r2, r0
 8003236:	4b05      	ldr	r3, [pc, #20]	; (800324c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	0adb      	lsrs	r3, r3, #11
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4903      	ldr	r1, [pc, #12]	; (8003250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003242:	5ccb      	ldrb	r3, [r1, r3]
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	0800841c 	.word	0x0800841c

08003254 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800325c:	4b0a      	ldr	r3, [pc, #40]	; (8003288 <RCC_Delay+0x34>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a0a      	ldr	r2, [pc, #40]	; (800328c <RCC_Delay+0x38>)
 8003262:	fba2 2303 	umull	r2, r3, r2, r3
 8003266:	0a5b      	lsrs	r3, r3, #9
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	fb02 f303 	mul.w	r3, r2, r3
 800326e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003270:	bf00      	nop
  }
  while (Delay --);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1e5a      	subs	r2, r3, #1
 8003276:	60fa      	str	r2, [r7, #12]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f9      	bne.n	8003270 <RCC_Delay+0x1c>
}
 800327c:	bf00      	nop
 800327e:	bf00      	nop
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr
 8003288:	20000050 	.word	0x20000050
 800328c:	10624dd3 	.word	0x10624dd3

08003290 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003298:	2300      	movs	r3, #0
 800329a:	613b      	str	r3, [r7, #16]
 800329c:	2300      	movs	r3, #0
 800329e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d07d      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80032ac:	2300      	movs	r3, #0
 80032ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032b0:	4b4f      	ldr	r3, [pc, #316]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10d      	bne.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032bc:	4b4c      	ldr	r3, [pc, #304]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	4a4b      	ldr	r2, [pc, #300]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032c6:	61d3      	str	r3, [r2, #28]
 80032c8:	4b49      	ldr	r3, [pc, #292]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032d4:	2301      	movs	r3, #1
 80032d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d8:	4b46      	ldr	r3, [pc, #280]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d118      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032e4:	4b43      	ldr	r3, [pc, #268]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a42      	ldr	r2, [pc, #264]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80032ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032f0:	f7fe f99e 	bl	8001630 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f6:	e008      	b.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f8:	f7fe f99a 	bl	8001630 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b64      	cmp	r3, #100	; 0x64
 8003304:	d901      	bls.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e06d      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330a:	4b3a      	ldr	r3, [pc, #232]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0f0      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003316:	4b36      	ldr	r3, [pc, #216]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800331e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d02e      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	429a      	cmp	r2, r3
 8003332:	d027      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003334:	4b2e      	ldr	r3, [pc, #184]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800333c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800333e:	4b2e      	ldr	r3, [pc, #184]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003340:	2201      	movs	r2, #1
 8003342:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003344:	4b2c      	ldr	r3, [pc, #176]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800334a:	4a29      	ldr	r2, [pc, #164]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	d014      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335a:	f7fe f969 	bl	8001630 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003360:	e00a      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003362:	f7fe f965 	bl	8001630 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003370:	4293      	cmp	r3, r2
 8003372:	d901      	bls.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e036      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003378:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0ee      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003384:	4b1a      	ldr	r3, [pc, #104]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	4917      	ldr	r1, [pc, #92]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003392:	4313      	orrs	r3, r2
 8003394:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003396:	7dfb      	ldrb	r3, [r7, #23]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d105      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800339c:	4b14      	ldr	r3, [pc, #80]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	4a13      	ldr	r2, [pc, #76]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d008      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033b4:	4b0e      	ldr	r3, [pc, #56]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	490b      	ldr	r1, [pc, #44]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d008      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033d2:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	4904      	ldr	r1, [pc, #16]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40021000 	.word	0x40021000
 80033f4:	40007000 	.word	0x40007000
 80033f8:	42420440 	.word	0x42420440

080033fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b088      	sub	sp, #32
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	2300      	movs	r3, #0
 800340a:	61fb      	str	r3, [r7, #28]
 800340c:	2300      	movs	r3, #0
 800340e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	2300      	movs	r3, #0
 8003416:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3b01      	subs	r3, #1
 800341c:	2b0f      	cmp	r3, #15
 800341e:	f200 80ae 	bhi.w	800357e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8003422:	a201      	add	r2, pc, #4	; (adr r2, 8003428 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8003424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003428:	080034ff 	.word	0x080034ff
 800342c:	08003563 	.word	0x08003563
 8003430:	0800357f 	.word	0x0800357f
 8003434:	080034ef 	.word	0x080034ef
 8003438:	0800357f 	.word	0x0800357f
 800343c:	0800357f 	.word	0x0800357f
 8003440:	0800357f 	.word	0x0800357f
 8003444:	080034f7 	.word	0x080034f7
 8003448:	0800357f 	.word	0x0800357f
 800344c:	0800357f 	.word	0x0800357f
 8003450:	0800357f 	.word	0x0800357f
 8003454:	0800357f 	.word	0x0800357f
 8003458:	0800357f 	.word	0x0800357f
 800345c:	0800357f 	.word	0x0800357f
 8003460:	0800357f 	.word	0x0800357f
 8003464:	08003469 	.word	0x08003469
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003468:	4b4a      	ldr	r3, [pc, #296]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800346e:	4b49      	ldr	r3, [pc, #292]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	f000 8083 	beq.w	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	0c9b      	lsrs	r3, r3, #18
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	4a44      	ldr	r2, [pc, #272]	; (8003598 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8003486:	5cd3      	ldrb	r3, [r2, r3]
 8003488:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003494:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	0c5b      	lsrs	r3, r3, #17
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	4a3f      	ldr	r2, [pc, #252]	; (800359c <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80034a0:	5cd3      	ldrb	r3, [r2, r3]
 80034a2:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00d      	beq.n	80034ca <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80034ae:	4a3c      	ldr	r2, [pc, #240]	; (80035a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	fb02 f303 	mul.w	r3, r2, r3
 80034bc:	61fb      	str	r3, [r7, #28]
 80034be:	e004      	b.n	80034ca <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	4a38      	ldr	r2, [pc, #224]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 80034c4:	fb02 f303 	mul.w	r3, r2, r3
 80034c8:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80034ca:	4b32      	ldr	r3, [pc, #200]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034d6:	d102      	bne.n	80034de <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80034dc:	e051      	b.n	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
          frequency = (pllclk * 2) / 3;
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	4a31      	ldr	r2, [pc, #196]	; (80035a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 80034e4:	fba2 2303 	umull	r2, r3, r2, r3
 80034e8:	085b      	lsrs	r3, r3, #1
 80034ea:	61bb      	str	r3, [r7, #24]
      break;
 80034ec:	e049      	b.n	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80034ee:	f7ff fe3d 	bl	800316c <HAL_RCC_GetSysClockFreq>
 80034f2:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80034f4:	e048      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80034f6:	f7ff fe39 	bl	800316c <HAL_RCC_GetSysClockFreq>
 80034fa:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80034fc:	e044      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80034fe:	4b25      	ldr	r3, [pc, #148]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800350a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800350e:	d108      	bne.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d003      	beq.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 800351a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800351e:	61bb      	str	r3, [r7, #24]
 8003520:	e01e      	b.n	8003560 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003528:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800352c:	d109      	bne.n	8003542 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800352e:	4b19      	ldr	r3, [pc, #100]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 800353a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800353e:	61bb      	str	r3, [r7, #24]
 8003540:	e00e      	b.n	8003560 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003548:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800354c:	d11b      	bne.n	8003586 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 800354e:	4b11      	ldr	r3, [pc, #68]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d015      	beq.n	8003586 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      {
        frequency = HSE_VALUE / 128U;
 800355a:	4b14      	ldr	r3, [pc, #80]	; (80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>)
 800355c:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800355e:	e012      	b.n	8003586 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8003560:	e011      	b.n	8003586 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003562:	f7ff fe63 	bl	800322c <HAL_RCC_GetPCLK2Freq>
 8003566:	4602      	mov	r2, r0
 8003568:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	0b9b      	lsrs	r3, r3, #14
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	3301      	adds	r3, #1
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	fbb2 f3f3 	udiv	r3, r2, r3
 800357a:	61bb      	str	r3, [r7, #24]
      break;
 800357c:	e004      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    default:
    {
      break;
 800357e:	bf00      	nop
 8003580:	e002      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      break;
 8003582:	bf00      	nop
 8003584:	e000      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      break;
 8003586:	bf00      	nop
    }
  }
  return (frequency);
 8003588:	69bb      	ldr	r3, [r7, #24]
}
 800358a:	4618      	mov	r0, r3
 800358c:	3720      	adds	r7, #32
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000
 8003598:	08008438 	.word	0x08008438
 800359c:	08008448 	.word	0x08008448
 80035a0:	00b71b00 	.word	0x00b71b00
 80035a4:	003d0900 	.word	0x003d0900
 80035a8:	aaaaaaab 	.word	0xaaaaaaab
 80035ac:	00016e36 	.word	0x00016e36

080035b0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e022      	b.n	8003608 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d105      	bne.n	80035da <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7fd fec3 	bl	8001360 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2203      	movs	r2, #3
 80035de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f814 	bl	8003610 <HAL_SD_InitCard>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e00a      	b.n	8003608 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3708      	adds	r7, #8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003610:	b5b0      	push	{r4, r5, r7, lr}
 8003612:	b08e      	sub	sp, #56	; 0x38
 8003614:	af04      	add	r7, sp, #16
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003618:	2300      	movs	r3, #0
 800361a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003628:	2300      	movs	r3, #0
 800362a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800362c:	2376      	movs	r3, #118	; 0x76
 800362e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681d      	ldr	r5, [r3, #0]
 8003634:	466c      	mov	r4, sp
 8003636:	f107 0314 	add.w	r3, r7, #20
 800363a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800363e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003642:	f107 0308 	add.w	r3, r7, #8
 8003646:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003648:	4628      	mov	r0, r5
 800364a:	f001 fb6b 	bl	8004d24 <SDIO_Init>
 800364e:	4603      	mov	r3, r0
 8003650:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8003654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e04f      	b.n	8003700 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003660:	4b29      	ldr	r3, [pc, #164]	; (8003708 <HAL_SD_InitCard+0xf8>)
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f001 fba0 	bl	8004db0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003670:	4b25      	ldr	r3, [pc, #148]	; (8003708 <HAL_SD_InitCard+0xf8>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003676:	2002      	movs	r0, #2
 8003678:	f7fd ffe4 	bl	8001644 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 fe69 	bl	8004354 <SD_PowerON>
 8003682:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00b      	beq.n	80036a2 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e02e      	b.n	8003700 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 fd87 	bl	80041b6 <SD_InitCard>
 80036a8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00b      	beq.n	80036c8 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e01b      	b.n	8003700 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036d0:	4618      	mov	r0, r3
 80036d2:	f001 fbf9 	bl	8004ec8 <SDMMC_CmdBlockLength>
 80036d6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00f      	beq.n	80036fe <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a0a      	ldr	r2, [pc, #40]	; (800370c <HAL_SD_InitCard+0xfc>)
 80036e4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	431a      	orrs	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e000      	b.n	8003700 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3728      	adds	r7, #40	; 0x28
 8003704:	46bd      	mov	sp, r7
 8003706:	bdb0      	pop	{r4, r5, r7, pc}
 8003708:	423000a0 	.word	0x423000a0
 800370c:	004005ff 	.word	0x004005ff

08003710 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b092      	sub	sp, #72	; 0x48
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
 800371c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800371e:	f7fd ff87 	bl	8001630 <HAL_GetTick>
 8003722:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d107      	bne.n	8003742 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003736:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e1bd      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b01      	cmp	r3, #1
 800374c:	f040 81b0 	bne.w	8003ab0 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	441a      	add	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003760:	429a      	cmp	r2, r3
 8003762:	d907      	bls.n	8003774 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003768:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e1a4      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2203      	movs	r2, #3
 8003778:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2200      	movs	r2, #0
 8003782:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003788:	2b01      	cmp	r3, #1
 800378a:	d002      	beq.n	8003792 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800378c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800378e:	025b      	lsls	r3, r3, #9
 8003790:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003792:	f04f 33ff 	mov.w	r3, #4294967295
 8003796:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	025b      	lsls	r3, r3, #9
 800379c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800379e:	2390      	movs	r3, #144	; 0x90
 80037a0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80037a2:	2302      	movs	r3, #2
 80037a4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80037aa:	2301      	movs	r3, #1
 80037ac:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f107 0214 	add.w	r2, r7, #20
 80037b6:	4611      	mov	r1, r2
 80037b8:	4618      	mov	r0, r3
 80037ba:	f001 fb5a 	bl	8004e72 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d90a      	bls.n	80037da <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2202      	movs	r2, #2
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037d0:	4618      	mov	r0, r3
 80037d2:	f001 fbbd 	bl	8004f50 <SDMMC_CmdReadMultiBlock>
 80037d6:	6478      	str	r0, [r7, #68]	; 0x44
 80037d8:	e009      	b.n	80037ee <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2201      	movs	r2, #1
 80037de:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037e6:	4618      	mov	r0, r3
 80037e8:	f001 fb90 	bl	8004f0c <SDMMC_CmdReadSingleBlock>
 80037ec:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80037ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d012      	beq.n	800381a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a7a      	ldr	r2, [pc, #488]	; (80039e4 <HAL_SD_ReadBlocks+0x2d4>)
 80037fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003800:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003802:	431a      	orrs	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e151      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800381e:	e061      	b.n	80038e4 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003826:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d03c      	beq.n	80038a8 <HAL_SD_ReadBlocks+0x198>
 800382e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003830:	2b00      	cmp	r3, #0
 8003832:	d039      	beq.n	80038a8 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8003834:	2300      	movs	r3, #0
 8003836:	643b      	str	r3, [r7, #64]	; 0x40
 8003838:	e033      	b.n	80038a2 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f001 fa9a 	bl	8004d78 <SDIO_ReadFIFO>
 8003844:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003848:	b2da      	uxtb	r2, r3
 800384a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800384c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800384e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003850:	3301      	adds	r3, #1
 8003852:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003856:	3b01      	subs	r3, #1
 8003858:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800385a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800385c:	0a1b      	lsrs	r3, r3, #8
 800385e:	b2da      	uxtb	r2, r3
 8003860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003862:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003866:	3301      	adds	r3, #1
 8003868:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800386a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800386c:	3b01      	subs	r3, #1
 800386e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003872:	0c1b      	lsrs	r3, r3, #16
 8003874:	b2da      	uxtb	r2, r3
 8003876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003878:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800387a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800387c:	3301      	adds	r3, #1
 800387e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003882:	3b01      	subs	r3, #1
 8003884:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003888:	0e1b      	lsrs	r3, r3, #24
 800388a:	b2da      	uxtb	r2, r3
 800388c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800388e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003892:	3301      	adds	r3, #1
 8003894:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003898:	3b01      	subs	r3, #1
 800389a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800389c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800389e:	3301      	adds	r3, #1
 80038a0:	643b      	str	r3, [r7, #64]	; 0x40
 80038a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038a4:	2b07      	cmp	r3, #7
 80038a6:	d9c8      	bls.n	800383a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80038a8:	f7fd fec2 	bl	8001630 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d902      	bls.n	80038be <HAL_SD_ReadBlocks+0x1ae>
 80038b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d112      	bne.n	80038e4 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a48      	ldr	r2, [pc, #288]	; (80039e4 <HAL_SD_ReadBlocks+0x2d4>)
 80038c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e0ec      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038ea:	f240 332a 	movw	r3, #810	; 0x32a
 80038ee:	4013      	ands	r3, r2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d095      	beq.n	8003820 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d022      	beq.n	8003948 <HAL_SD_ReadBlocks+0x238>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d91f      	bls.n	8003948 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	2b03      	cmp	r3, #3
 800390e:	d01b      	beq.n	8003948 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f001 fb81 	bl	800501c <SDMMC_CmdStopTransfer>
 800391a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800391c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800391e:	2b00      	cmp	r3, #0
 8003920:	d012      	beq.n	8003948 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a2f      	ldr	r2, [pc, #188]	; (80039e4 <HAL_SD_ReadBlocks+0x2d4>)
 8003928:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800392e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003930:	431a      	orrs	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0ba      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394e:	f003 0308 	and.w	r3, r3, #8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d012      	beq.n	800397c <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a22      	ldr	r2, [pc, #136]	; (80039e4 <HAL_SD_ReadBlocks+0x2d4>)
 800395c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003962:	f043 0208 	orr.w	r2, r3, #8
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e0a0      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d012      	beq.n	80039b0 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a15      	ldr	r2, [pc, #84]	; (80039e4 <HAL_SD_ReadBlocks+0x2d4>)
 8003990:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003996:	f043 0202 	orr.w	r2, r3, #2
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e086      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d063      	beq.n	8003a86 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a08      	ldr	r2, [pc, #32]	; (80039e4 <HAL_SD_ReadBlocks+0x2d4>)
 80039c4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ca:	f043 0220 	orr.w	r2, r3, #32
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e06c      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
 80039e4:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f001 f9c3 	bl	8004d78 <SDIO_ReadFIFO>
 80039f2:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80039f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f6:	b2da      	uxtb	r2, r3
 80039f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fa:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80039fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fe:	3301      	adds	r3, #1
 8003a00:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a04:	3b01      	subs	r3, #1
 8003a06:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a0a:	0a1b      	lsrs	r3, r3, #8
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a10:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a14:	3301      	adds	r3, #1
 8003a16:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a20:	0c1b      	lsrs	r3, r3, #16
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a26:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a30:	3b01      	subs	r3, #1
 8003a32:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a36:	0e1b      	lsrs	r3, r3, #24
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a3c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a40:	3301      	adds	r3, #1
 8003a42:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a46:	3b01      	subs	r3, #1
 8003a48:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003a4a:	f7fd fdf1 	bl	8001630 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d902      	bls.n	8003a60 <HAL_SD_ReadBlocks+0x350>
 8003a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d112      	bne.n	8003a86 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a18      	ldr	r2, [pc, #96]	; (8003ac8 <HAL_SD_ReadBlocks+0x3b8>)
 8003a66:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e01b      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <HAL_SD_ReadBlocks+0x38a>
 8003a94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1a6      	bne.n	80039e8 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f240 523a 	movw	r2, #1338	; 0x53a
 8003aa2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003aac:	2300      	movs	r3, #0
 8003aae:	e006      	b.n	8003abe <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
  }
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3748      	adds	r7, #72	; 0x48
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	004005ff 	.word	0x004005ff

08003acc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b092      	sub	sp, #72	; 0x48
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
 8003ad8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003ada:	f7fd fda9 	bl	8001630 <HAL_GetTick>
 8003ade:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d107      	bne.n	8003afe <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e166      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	f040 8159 	bne.w	8003dbe <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003b12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	441a      	add	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d907      	bls.n	8003b30 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b24:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e14d      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2203      	movs	r2, #3
 8003b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d002      	beq.n	8003b4e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8003b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4a:	025b      	lsls	r3, r3, #9
 8003b4c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b52:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	025b      	lsls	r3, r3, #9
 8003b58:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003b5a:	2390      	movs	r3, #144	; 0x90
 8003b5c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003b62:	2300      	movs	r3, #0
 8003b64:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003b66:	2301      	movs	r3, #1
 8003b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f107 0218 	add.w	r2, r7, #24
 8003b72:	4611      	mov	r1, r2
 8003b74:	4618      	mov	r0, r3
 8003b76:	f001 f97c 	bl	8004e72 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d90a      	bls.n	8003b96 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f001 fa23 	bl	8004fd8 <SDMMC_CmdWriteMultiBlock>
 8003b92:	6478      	str	r0, [r7, #68]	; 0x44
 8003b94:	e009      	b.n	8003baa <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2210      	movs	r2, #16
 8003b9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f001 f9f6 	bl	8004f94 <SDMMC_CmdWriteSingleBlock>
 8003ba8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003baa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d012      	beq.n	8003bd6 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a87      	ldr	r2, [pc, #540]	; (8003dd4 <HAL_SD_WriteBlocks+0x308>)
 8003bb6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e0fa      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003bda:	e065      	b.n	8003ca8 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d040      	beq.n	8003c6c <HAL_SD_WriteBlocks+0x1a0>
 8003bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d03d      	beq.n	8003c6c <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	643b      	str	r3, [r7, #64]	; 0x40
 8003bf4:	e037      	b.n	8003c66 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8003bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bfe:	3301      	adds	r3, #1
 8003c00:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c04:	3b01      	subs	r3, #1
 8003c06:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8003c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	021a      	lsls	r2, r3, #8
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c16:	3301      	adds	r3, #1
 8003c18:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003c1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8003c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	041a      	lsls	r2, r3, #16
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c2e:	3301      	adds	r3, #1
 8003c30:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c34:	3b01      	subs	r3, #1
 8003c36:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	061a      	lsls	r2, r3, #24
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c46:	3301      	adds	r3, #1
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003c4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f107 0214 	add.w	r2, r7, #20
 8003c58:	4611      	mov	r1, r2
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f001 f898 	bl	8004d90 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8003c60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c62:	3301      	adds	r3, #1
 8003c64:	643b      	str	r3, [r7, #64]	; 0x40
 8003c66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c68:	2b07      	cmp	r3, #7
 8003c6a:	d9c4      	bls.n	8003bf6 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003c6c:	f7fd fce0 	bl	8001630 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d902      	bls.n	8003c82 <HAL_SD_WriteBlocks+0x1b6>
 8003c7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d112      	bne.n	8003ca8 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a53      	ldr	r2, [pc, #332]	; (8003dd4 <HAL_SD_WriteBlocks+0x308>)
 8003c88:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c90:	431a      	orrs	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e091      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cae:	f240 331a 	movw	r3, #794	; 0x31a
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d091      	beq.n	8003bdc <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d022      	beq.n	8003d0c <HAL_SD_WriteBlocks+0x240>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d91f      	bls.n	8003d0c <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd0:	2b03      	cmp	r3, #3
 8003cd2:	d01b      	beq.n	8003d0c <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f001 f99f 	bl	800501c <SDMMC_CmdStopTransfer>
 8003cde:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d012      	beq.n	8003d0c <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a3a      	ldr	r2, [pc, #232]	; (8003dd4 <HAL_SD_WriteBlocks+0x308>)
 8003cec:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e05f      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d012      	beq.n	8003d40 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a2d      	ldr	r2, [pc, #180]	; (8003dd4 <HAL_SD_WriteBlocks+0x308>)
 8003d20:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d26:	f043 0208 	orr.w	r2, r3, #8
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e045      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d012      	beq.n	8003d74 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a20      	ldr	r2, [pc, #128]	; (8003dd4 <HAL_SD_WriteBlocks+0x308>)
 8003d54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5a:	f043 0202 	orr.w	r2, r3, #2
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e02b      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d7a:	f003 0310 	and.w	r3, r3, #16
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d012      	beq.n	8003da8 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a13      	ldr	r2, [pc, #76]	; (8003dd4 <HAL_SD_WriteBlocks+0x308>)
 8003d88:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	f043 0210 	orr.w	r2, r3, #16
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e011      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f240 523a 	movw	r2, #1338	; 0x53a
 8003db0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e006      	b.n	8003dcc <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
  }
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3748      	adds	r7, #72	; 0x48
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	004005ff 	.word	0x004005ff

08003dd8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003de6:	0f9b      	lsrs	r3, r3, #30
 8003de8:	b2da      	uxtb	r2, r3
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003df2:	0e9b      	lsrs	r3, r3, #26
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e04:	0e1b      	lsrs	r3, r3, #24
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	f003 0303 	and.w	r3, r3, #3
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e16:	0c1b      	lsrs	r3, r3, #16
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e22:	0a1b      	lsrs	r3, r3, #8
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e38:	0d1b      	lsrs	r3, r3, #20
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e44:	0c1b      	lsrs	r3, r3, #16
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	f003 030f 	and.w	r3, r3, #15
 8003e4c:	b2da      	uxtb	r2, r3
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e56:	0bdb      	lsrs	r3, r3, #15
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e68:	0b9b      	lsrs	r3, r3, #14
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e7a:	0b5b      	lsrs	r3, r3, #13
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e8c:	0b1b      	lsrs	r3, r3, #12
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d163      	bne.n	8003f70 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003eac:	009a      	lsls	r2, r3, #2
 8003eae:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003eb8:	0f92      	lsrs	r2, r2, #30
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ec4:	0edb      	lsrs	r3, r3, #27
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ed6:	0e1b      	lsrs	r3, r3, #24
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	b2da      	uxtb	r2, r3
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ee8:	0d5b      	lsrs	r3, r3, #21
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003efa:	0c9b      	lsrs	r3, r3, #18
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	b2da      	uxtb	r2, r3
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f0c:	0bdb      	lsrs	r3, r3, #15
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	7e1b      	ldrb	r3, [r3, #24]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	3302      	adds	r3, #2
 8003f30:	2201      	movs	r2, #1
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003f3a:	fb03 f202 	mul.w	r2, r3, r2
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	7a1b      	ldrb	r3, [r3, #8]
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	f003 030f 	and.w	r3, r3, #15
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	409a      	lsls	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003f5c:	0a52      	lsrs	r2, r2, #9
 8003f5e:	fb03 f202 	mul.w	r2, r3, r2
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f6c:	661a      	str	r2, [r3, #96]	; 0x60
 8003f6e:	e031      	b.n	8003fd4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d11d      	bne.n	8003fb4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f7c:	041b      	lsls	r3, r3, #16
 8003f7e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f86:	0c1b      	lsrs	r3, r3, #16
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	3301      	adds	r3, #1
 8003f94:	029a      	lsls	r2, r3, #10
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fa8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	661a      	str	r2, [r3, #96]	; 0x60
 8003fb2:	e00f      	b.n	8003fd4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a58      	ldr	r2, [pc, #352]	; (800411c <HAL_SD_GetCardCSD+0x344>)
 8003fba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e09d      	b.n	8004110 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fd8:	0b9b      	lsrs	r3, r3, #14
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fea:	09db      	lsrs	r3, r3, #7
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004002:	b2da      	uxtb	r2, r3
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400c:	0fdb      	lsrs	r3, r3, #31
 800400e:	b2da      	uxtb	r2, r3
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004018:	0f5b      	lsrs	r3, r3, #29
 800401a:	b2db      	uxtb	r3, r3
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	b2da      	uxtb	r2, r3
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402a:	0e9b      	lsrs	r3, r3, #26
 800402c:	b2db      	uxtb	r3, r3
 800402e:	f003 0307 	and.w	r3, r3, #7
 8004032:	b2da      	uxtb	r2, r3
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403c:	0d9b      	lsrs	r3, r3, #22
 800403e:	b2db      	uxtb	r3, r3
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	b2da      	uxtb	r2, r3
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404e:	0d5b      	lsrs	r3, r3, #21
 8004050:	b2db      	uxtb	r3, r3
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	b2da      	uxtb	r2, r3
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406a:	0c1b      	lsrs	r3, r3, #16
 800406c:	b2db      	uxtb	r3, r3
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	b2da      	uxtb	r2, r3
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407e:	0bdb      	lsrs	r3, r3, #15
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	b2da      	uxtb	r2, r3
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004092:	0b9b      	lsrs	r3, r3, #14
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a6:	0b5b      	lsrs	r3, r3, #13
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ba:	0b1b      	lsrs	r3, r3, #12
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ce:	0a9b      	lsrs	r3, r3, #10
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	f003 0303 	and.w	r3, r3, #3
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f6:	085b      	lsrs	r3, r3, #1
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040fe:	b2da      	uxtb	r2, r3
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	004005ff 	.word	0x004005ff

08004120 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	bc80      	pop	{r7}
 8004174:	4770      	bx	lr

08004176 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b086      	sub	sp, #24
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004182:	f107 030c 	add.w	r3, r7, #12
 8004186:	4619      	mov	r1, r3
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 f971 	bl	8004470 <SD_SendStatus>
 800418e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d005      	beq.n	80041a2 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	0a5b      	lsrs	r3, r3, #9
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80041ac:	693b      	ldr	r3, [r7, #16]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80041b6:	b5b0      	push	{r4, r5, r7, lr}
 80041b8:	b094      	sub	sp, #80	; 0x50
 80041ba:	af04      	add	r7, sp, #16
 80041bc:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80041be:	2301      	movs	r3, #1
 80041c0:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 fdff 	bl	8004dca <SDIO_GetPowerState>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d102      	bne.n	80041d8 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80041d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80041d6:	e0b8      	b.n	800434a <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d02f      	beq.n	8004240 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 ffe0 	bl	80051aa <SDMMC_CmdSendCID>
 80041ea:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80041ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <SD_InitCard+0x40>
    {
      return errorstate;
 80041f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f4:	e0a9      	b.n	800434a <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2100      	movs	r1, #0
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fe26 	bl	8004e4e <SDIO_GetResponse>
 8004202:	4602      	mov	r2, r0
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2104      	movs	r1, #4
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fe1d 	bl	8004e4e <SDIO_GetResponse>
 8004214:	4602      	mov	r2, r0
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2108      	movs	r1, #8
 8004220:	4618      	mov	r0, r3
 8004222:	f000 fe14 	bl	8004e4e <SDIO_GetResponse>
 8004226:	4602      	mov	r2, r0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	210c      	movs	r1, #12
 8004232:	4618      	mov	r0, r3
 8004234:	f000 fe0b 	bl	8004e4e <SDIO_GetResponse>
 8004238:	4602      	mov	r2, r0
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004244:	2b03      	cmp	r3, #3
 8004246:	d00d      	beq.n	8004264 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f107 020e 	add.w	r2, r7, #14
 8004250:	4611      	mov	r1, r2
 8004252:	4618      	mov	r0, r3
 8004254:	f000 ffe6 	bl	8005224 <SDMMC_CmdSetRelAdd>
 8004258:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800425a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <SD_InitCard+0xae>
    {
      return errorstate;
 8004260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004262:	e072      	b.n	800434a <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004268:	2b03      	cmp	r3, #3
 800426a:	d036      	beq.n	80042da <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800426c:	89fb      	ldrh	r3, [r7, #14]
 800426e:	461a      	mov	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800427c:	041b      	lsls	r3, r3, #16
 800427e:	4619      	mov	r1, r3
 8004280:	4610      	mov	r0, r2
 8004282:	f000 ffb0 	bl	80051e6 <SDMMC_CmdSendCSD>
 8004286:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <SD_InitCard+0xdc>
    {
      return errorstate;
 800428e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004290:	e05b      	b.n	800434a <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2100      	movs	r1, #0
 8004298:	4618      	mov	r0, r3
 800429a:	f000 fdd8 	bl	8004e4e <SDIO_GetResponse>
 800429e:	4602      	mov	r2, r0
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2104      	movs	r1, #4
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fdcf 	bl	8004e4e <SDIO_GetResponse>
 80042b0:	4602      	mov	r2, r0
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2108      	movs	r1, #8
 80042bc:	4618      	mov	r0, r3
 80042be:	f000 fdc6 	bl	8004e4e <SDIO_GetResponse>
 80042c2:	4602      	mov	r2, r0
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	210c      	movs	r1, #12
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fdbd 	bl	8004e4e <SDIO_GetResponse>
 80042d4:	4602      	mov	r2, r0
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2104      	movs	r1, #4
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fdb4 	bl	8004e4e <SDIO_GetResponse>
 80042e6:	4603      	mov	r3, r0
 80042e8:	0d1a      	lsrs	r2, r3, #20
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80042ee:	f107 0310 	add.w	r3, r7, #16
 80042f2:	4619      	mov	r1, r3
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f7ff fd6f 	bl	8003dd8 <HAL_SD_GetCardCSD>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004300:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004304:	e021      	b.n	800434a <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6819      	ldr	r1, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800430e:	041b      	lsls	r3, r3, #16
 8004310:	2200      	movs	r2, #0
 8004312:	461c      	mov	r4, r3
 8004314:	4615      	mov	r5, r2
 8004316:	4622      	mov	r2, r4
 8004318:	462b      	mov	r3, r5
 800431a:	4608      	mov	r0, r1
 800431c:	f000 fea0 	bl	8005060 <SDMMC_CmdSelDesel>
 8004320:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004322:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004324:	2b00      	cmp	r3, #0
 8004326:	d001      	beq.n	800432c <SD_InitCard+0x176>
  {
    return errorstate;
 8004328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800432a:	e00e      	b.n	800434a <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681d      	ldr	r5, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	466c      	mov	r4, sp
 8004334:	f103 0210 	add.w	r2, r3, #16
 8004338:	ca07      	ldmia	r2, {r0, r1, r2}
 800433a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800433e:	3304      	adds	r3, #4
 8004340:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004342:	4628      	mov	r0, r5
 8004344:	f000 fcee 	bl	8004d24 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3740      	adds	r7, #64	; 0x40
 800434e:	46bd      	mov	sp, r7
 8004350:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004354 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	617b      	str	r3, [r7, #20]
 8004364:	2300      	movs	r3, #0
 8004366:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f000 fe9a 	bl	80050a6 <SDMMC_CmdGoIdleState>
 8004372:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <SD_PowerON+0x2a>
  {
    return errorstate;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	e072      	b.n	8004464 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fead 	bl	80050e2 <SDMMC_CmdOperCond>
 8004388:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00d      	beq.n	80043ac <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fe83 	bl	80050a6 <SDMMC_CmdGoIdleState>
 80043a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d004      	beq.n	80043b2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	e05b      	b.n	8004464 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d137      	bne.n	800442a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2100      	movs	r1, #0
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fead 	bl	8005120 <SDMMC_CmdAppCommand>
 80043c6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d02d      	beq.n	800442a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80043ce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80043d2:	e047      	b.n	8004464 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2100      	movs	r1, #0
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fea0 	bl	8005120 <SDMMC_CmdAppCommand>
 80043e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <SD_PowerON+0x98>
    {
      return errorstate;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	e03b      	b.n	8004464 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	491e      	ldr	r1, [pc, #120]	; (800446c <SD_PowerON+0x118>)
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 feb6 	bl	8005164 <SDMMC_CmdAppOperCommand>
 80043f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004400:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004404:	e02e      	b.n	8004464 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2100      	movs	r1, #0
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fd1e 	bl	8004e4e <SDIO_GetResponse>
 8004412:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	0fdb      	lsrs	r3, r3, #31
 8004418:	2b01      	cmp	r3, #1
 800441a:	d101      	bne.n	8004420 <SD_PowerON+0xcc>
 800441c:	2301      	movs	r3, #1
 800441e:	e000      	b.n	8004422 <SD_PowerON+0xce>
 8004420:	2300      	movs	r3, #0
 8004422:	613b      	str	r3, [r7, #16]

    count++;
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	3301      	adds	r3, #1
 8004428:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004430:	4293      	cmp	r3, r2
 8004432:	d802      	bhi.n	800443a <SD_PowerON+0xe6>
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0cc      	beq.n	80043d4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004440:	4293      	cmp	r3, r2
 8004442:	d902      	bls.n	800444a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004444:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004448:	e00c      	b.n	8004464 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	645a      	str	r2, [r3, #68]	; 0x44
 800445a:	e002      	b.n	8004462 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3718      	adds	r7, #24
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	c1100000 	.word	0xc1100000

08004470 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d102      	bne.n	8004486 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004480:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004484:	e018      	b.n	80044b8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800448e:	041b      	lsls	r3, r3, #16
 8004490:	4619      	mov	r1, r3
 8004492:	4610      	mov	r0, r2
 8004494:	f000 fee7 	bl	8005266 <SDMMC_CmdSendStatus>
 8004498:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	e009      	b.n	80044b8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2100      	movs	r1, #0
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 fccf 	bl	8004e4e <SDIO_GetResponse>
 80044b0:	4602      	mov	r2, r0
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3710      	adds	r7, #16
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e041      	b.n	8004556 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fc ff94 	bl	8001414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f000 fa82 	bl	8004a08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
	...

08004560 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b01      	cmp	r3, #1
 8004572:	d001      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e044      	b.n	8004602 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2202      	movs	r2, #2
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68da      	ldr	r2, [r3, #12]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1d      	ldr	r2, [pc, #116]	; (800460c <HAL_TIM_Base_Start_IT+0xac>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d018      	beq.n	80045cc <HAL_TIM_Base_Start_IT+0x6c>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1c      	ldr	r2, [pc, #112]	; (8004610 <HAL_TIM_Base_Start_IT+0xb0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d013      	beq.n	80045cc <HAL_TIM_Base_Start_IT+0x6c>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ac:	d00e      	beq.n	80045cc <HAL_TIM_Base_Start_IT+0x6c>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a18      	ldr	r2, [pc, #96]	; (8004614 <HAL_TIM_Base_Start_IT+0xb4>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d009      	beq.n	80045cc <HAL_TIM_Base_Start_IT+0x6c>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a16      	ldr	r2, [pc, #88]	; (8004618 <HAL_TIM_Base_Start_IT+0xb8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d004      	beq.n	80045cc <HAL_TIM_Base_Start_IT+0x6c>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a15      	ldr	r2, [pc, #84]	; (800461c <HAL_TIM_Base_Start_IT+0xbc>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d111      	bne.n	80045f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2b06      	cmp	r3, #6
 80045dc:	d010      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f042 0201 	orr.w	r2, r2, #1
 80045ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ee:	e007      	b.n	8004600 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f042 0201 	orr.w	r2, r2, #1
 80045fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	40012c00 	.word	0x40012c00
 8004610:	40013400 	.word	0x40013400
 8004614:	40000400 	.word	0x40000400
 8004618:	40000800 	.word	0x40000800
 800461c:	40000c00 	.word	0x40000c00

08004620 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b02      	cmp	r3, #2
 8004634:	d122      	bne.n	800467c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b02      	cmp	r3, #2
 8004642:	d11b      	bne.n	800467c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f06f 0202 	mvn.w	r2, #2
 800464c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d003      	beq.n	800466a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f9b4 	bl	80049d0 <HAL_TIM_IC_CaptureCallback>
 8004668:	e005      	b.n	8004676 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f9a7 	bl	80049be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f9b6 	bl	80049e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b04      	cmp	r3, #4
 8004688:	d122      	bne.n	80046d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b04      	cmp	r3, #4
 8004696:	d11b      	bne.n	80046d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f06f 0204 	mvn.w	r2, #4
 80046a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2202      	movs	r2, #2
 80046a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f98a 	bl	80049d0 <HAL_TIM_IC_CaptureCallback>
 80046bc:	e005      	b.n	80046ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f97d 	bl	80049be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f98c 	bl	80049e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d122      	bne.n	8004724 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b08      	cmp	r3, #8
 80046ea:	d11b      	bne.n	8004724 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f06f 0208 	mvn.w	r2, #8
 80046f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2204      	movs	r2, #4
 80046fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d003      	beq.n	8004712 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f960 	bl	80049d0 <HAL_TIM_IC_CaptureCallback>
 8004710:	e005      	b.n	800471e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f953 	bl	80049be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f962 	bl	80049e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	f003 0310 	and.w	r3, r3, #16
 800472e:	2b10      	cmp	r3, #16
 8004730:	d122      	bne.n	8004778 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f003 0310 	and.w	r3, r3, #16
 800473c:	2b10      	cmp	r3, #16
 800473e:	d11b      	bne.n	8004778 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f06f 0210 	mvn.w	r2, #16
 8004748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2208      	movs	r2, #8
 800474e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f936 	bl	80049d0 <HAL_TIM_IC_CaptureCallback>
 8004764:	e005      	b.n	8004772 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f929 	bl	80049be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f938 	bl	80049e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b01      	cmp	r3, #1
 8004784:	d10e      	bne.n	80047a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b01      	cmp	r3, #1
 8004792:	d107      	bne.n	80047a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f06f 0201 	mvn.w	r2, #1
 800479c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7fc fcf6 	bl	8001190 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ae:	2b80      	cmp	r3, #128	; 0x80
 80047b0:	d10e      	bne.n	80047d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047bc:	2b80      	cmp	r3, #128	; 0x80
 80047be:	d107      	bne.n	80047d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80047c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 faa1 	bl	8004d12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047da:	2b40      	cmp	r3, #64	; 0x40
 80047dc:	d10e      	bne.n	80047fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047e8:	2b40      	cmp	r3, #64	; 0x40
 80047ea:	d107      	bne.n	80047fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f8fc 	bl	80049f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f003 0320 	and.w	r3, r3, #32
 8004806:	2b20      	cmp	r3, #32
 8004808:	d10e      	bne.n	8004828 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	f003 0320 	and.w	r3, r3, #32
 8004814:	2b20      	cmp	r3, #32
 8004816:	d107      	bne.n	8004828 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0220 	mvn.w	r2, #32
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 fa6c 	bl	8004d00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004828:	bf00      	nop
 800482a:	3708      	adds	r7, #8
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800483a:	2300      	movs	r3, #0
 800483c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_TIM_ConfigClockSource+0x1c>
 8004848:	2302      	movs	r3, #2
 800484a:	e0b4      	b.n	80049b6 <HAL_TIM_ConfigClockSource+0x186>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2202      	movs	r2, #2
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800486a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004872:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004884:	d03e      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0xd4>
 8004886:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800488a:	f200 8087 	bhi.w	800499c <HAL_TIM_ConfigClockSource+0x16c>
 800488e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004892:	f000 8086 	beq.w	80049a2 <HAL_TIM_ConfigClockSource+0x172>
 8004896:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800489a:	d87f      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 800489c:	2b70      	cmp	r3, #112	; 0x70
 800489e:	d01a      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0xa6>
 80048a0:	2b70      	cmp	r3, #112	; 0x70
 80048a2:	d87b      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 80048a4:	2b60      	cmp	r3, #96	; 0x60
 80048a6:	d050      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x11a>
 80048a8:	2b60      	cmp	r3, #96	; 0x60
 80048aa:	d877      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 80048ac:	2b50      	cmp	r3, #80	; 0x50
 80048ae:	d03c      	beq.n	800492a <HAL_TIM_ConfigClockSource+0xfa>
 80048b0:	2b50      	cmp	r3, #80	; 0x50
 80048b2:	d873      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 80048b4:	2b40      	cmp	r3, #64	; 0x40
 80048b6:	d058      	beq.n	800496a <HAL_TIM_ConfigClockSource+0x13a>
 80048b8:	2b40      	cmp	r3, #64	; 0x40
 80048ba:	d86f      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 80048bc:	2b30      	cmp	r3, #48	; 0x30
 80048be:	d064      	beq.n	800498a <HAL_TIM_ConfigClockSource+0x15a>
 80048c0:	2b30      	cmp	r3, #48	; 0x30
 80048c2:	d86b      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 80048c4:	2b20      	cmp	r3, #32
 80048c6:	d060      	beq.n	800498a <HAL_TIM_ConfigClockSource+0x15a>
 80048c8:	2b20      	cmp	r3, #32
 80048ca:	d867      	bhi.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d05c      	beq.n	800498a <HAL_TIM_ConfigClockSource+0x15a>
 80048d0:	2b10      	cmp	r3, #16
 80048d2:	d05a      	beq.n	800498a <HAL_TIM_ConfigClockSource+0x15a>
 80048d4:	e062      	b.n	800499c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	6899      	ldr	r1, [r3, #8]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f000 f980 	bl	8004bea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	609a      	str	r2, [r3, #8]
      break;
 8004902:	e04f      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6818      	ldr	r0, [r3, #0]
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	6899      	ldr	r1, [r3, #8]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f000 f969 	bl	8004bea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004926:	609a      	str	r2, [r3, #8]
      break;
 8004928:	e03c      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6818      	ldr	r0, [r3, #0]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	6859      	ldr	r1, [r3, #4]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	461a      	mov	r2, r3
 8004938:	f000 f8e0 	bl	8004afc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2150      	movs	r1, #80	; 0x50
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f937 	bl	8004bb6 <TIM_ITRx_SetConfig>
      break;
 8004948:	e02c      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6818      	ldr	r0, [r3, #0]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	6859      	ldr	r1, [r3, #4]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	461a      	mov	r2, r3
 8004958:	f000 f8fe 	bl	8004b58 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2160      	movs	r1, #96	; 0x60
 8004962:	4618      	mov	r0, r3
 8004964:	f000 f927 	bl	8004bb6 <TIM_ITRx_SetConfig>
      break;
 8004968:	e01c      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6818      	ldr	r0, [r3, #0]
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	6859      	ldr	r1, [r3, #4]
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	461a      	mov	r2, r3
 8004978:	f000 f8c0 	bl	8004afc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2140      	movs	r1, #64	; 0x40
 8004982:	4618      	mov	r0, r3
 8004984:	f000 f917 	bl	8004bb6 <TIM_ITRx_SetConfig>
      break;
 8004988:	e00c      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4619      	mov	r1, r3
 8004994:	4610      	mov	r0, r2
 8004996:	f000 f90e 	bl	8004bb6 <TIM_ITRx_SetConfig>
      break;
 800499a:	e003      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
      break;
 80049a0:	e000      	b.n	80049a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr

080049e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
	...

08004a08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a33      	ldr	r2, [pc, #204]	; (8004ae8 <TIM_Base_SetConfig+0xe0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d013      	beq.n	8004a48 <TIM_Base_SetConfig+0x40>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a32      	ldr	r2, [pc, #200]	; (8004aec <TIM_Base_SetConfig+0xe4>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d00f      	beq.n	8004a48 <TIM_Base_SetConfig+0x40>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a2e:	d00b      	beq.n	8004a48 <TIM_Base_SetConfig+0x40>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a2f      	ldr	r2, [pc, #188]	; (8004af0 <TIM_Base_SetConfig+0xe8>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d007      	beq.n	8004a48 <TIM_Base_SetConfig+0x40>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a2e      	ldr	r2, [pc, #184]	; (8004af4 <TIM_Base_SetConfig+0xec>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d003      	beq.n	8004a48 <TIM_Base_SetConfig+0x40>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a2d      	ldr	r2, [pc, #180]	; (8004af8 <TIM_Base_SetConfig+0xf0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d108      	bne.n	8004a5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a22      	ldr	r2, [pc, #136]	; (8004ae8 <TIM_Base_SetConfig+0xe0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d013      	beq.n	8004a8a <TIM_Base_SetConfig+0x82>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a21      	ldr	r2, [pc, #132]	; (8004aec <TIM_Base_SetConfig+0xe4>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d00f      	beq.n	8004a8a <TIM_Base_SetConfig+0x82>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a70:	d00b      	beq.n	8004a8a <TIM_Base_SetConfig+0x82>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a1e      	ldr	r2, [pc, #120]	; (8004af0 <TIM_Base_SetConfig+0xe8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d007      	beq.n	8004a8a <TIM_Base_SetConfig+0x82>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a1d      	ldr	r2, [pc, #116]	; (8004af4 <TIM_Base_SetConfig+0xec>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d003      	beq.n	8004a8a <TIM_Base_SetConfig+0x82>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a1c      	ldr	r2, [pc, #112]	; (8004af8 <TIM_Base_SetConfig+0xf0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d108      	bne.n	8004a9c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a09      	ldr	r2, [pc, #36]	; (8004ae8 <TIM_Base_SetConfig+0xe0>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d003      	beq.n	8004ad0 <TIM_Base_SetConfig+0xc8>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a08      	ldr	r2, [pc, #32]	; (8004aec <TIM_Base_SetConfig+0xe4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d103      	bne.n	8004ad8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	615a      	str	r2, [r3, #20]
}
 8004ade:	bf00      	nop
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bc80      	pop	{r7}
 8004ae6:	4770      	bx	lr
 8004ae8:	40012c00 	.word	0x40012c00
 8004aec:	40013400 	.word	0x40013400
 8004af0:	40000400 	.word	0x40000400
 8004af4:	40000800 	.word	0x40000800
 8004af8:	40000c00 	.word	0x40000c00

08004afc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	f023 0201 	bic.w	r2, r3, #1
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	011b      	lsls	r3, r3, #4
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f023 030a 	bic.w	r3, r3, #10
 8004b38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	621a      	str	r2, [r3, #32]
}
 8004b4e:	bf00      	nop
 8004b50:	371c      	adds	r7, #28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	f023 0210 	bic.w	r2, r3, #16
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	031b      	lsls	r3, r3, #12
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b94:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	621a      	str	r2, [r3, #32]
}
 8004bac:	bf00      	nop
 8004bae:	371c      	adds	r7, #28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b085      	sub	sp, #20
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
 8004bbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	f043 0307 	orr.w	r3, r3, #7
 8004bd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	609a      	str	r2, [r3, #8]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr

08004bea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b087      	sub	sp, #28
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	607a      	str	r2, [r7, #4]
 8004bf6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c04:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	021a      	lsls	r2, r3, #8
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	609a      	str	r2, [r3, #8]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr

08004c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e050      	b.n	8004ce2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a1b      	ldr	r2, [pc, #108]	; (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d018      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a19      	ldr	r2, [pc, #100]	; (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d013      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c96:	d00e      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a15      	ldr	r2, [pc, #84]	; (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d009      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a14      	ldr	r2, [pc, #80]	; (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a12      	ldr	r2, [pc, #72]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d10c      	bne.n	8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3714      	adds	r7, #20
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bc80      	pop	{r7}
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40013400 	.word	0x40013400
 8004cf4:	40000400 	.word	0x40000400
 8004cf8:	40000800 	.word	0x40000800
 8004cfc:	40000c00 	.word	0x40000c00

08004d00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr

08004d24 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8004d24:	b084      	sub	sp, #16
 8004d26:	b480      	push	{r7}
 8004d28:	b085      	sub	sp, #20
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
 8004d2e:	f107 001c 	add.w	r0, r7, #28
 8004d32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8004d3a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8004d3c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8004d3e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8004d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8004d42:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8004d46:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8004d4a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8004d4e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8004d5e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	431a      	orrs	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	b004      	add	sp, #16
 8004d76:	4770      	bx	lr

08004d78 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bc80      	pop	{r7}
 8004d8e:	4770      	bx	lr

08004d90 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr

08004db0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2203      	movs	r2, #3
 8004dbc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr

08004dca <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bc80      	pop	{r7}
 8004de2:	4770      	bx	lr

08004de4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004e02:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8004e08:	431a      	orrs	r2, r3
                       Command->CPSM);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8004e0e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004e1e:	f023 030f 	bic.w	r3, r3, #15
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3714      	adds	r7, #20
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bc80      	pop	{r7}
 8004e34:	4770      	bx	lr

08004e36 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	b2db      	uxtb	r3, r3
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr

08004e4e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b085      	sub	sp, #20
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
 8004e56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	3314      	adds	r3, #20
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	4413      	add	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
}  
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3714      	adds	r7, #20
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr

08004e72 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b085      	sub	sp, #20
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
 8004e7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004e98:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8004e9e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8004ea4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0

}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3714      	adds	r7, #20
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bc80      	pop	{r7}
 8004ec6:	4770      	bx	lr

08004ec8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b088      	sub	sp, #32
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004ed6:	2310      	movs	r3, #16
 8004ed8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004eda:	2340      	movs	r3, #64	; 0x40
 8004edc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ee6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ee8:	f107 0308 	add.w	r3, r7, #8
 8004eec:	4619      	mov	r1, r3
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7ff ff78 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8004ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef8:	2110      	movs	r1, #16
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f9d6 	bl	80052ac <SDMMC_GetCmdResp1>
 8004f00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f02:	69fb      	ldr	r3, [r7, #28]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3720      	adds	r7, #32
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b088      	sub	sp, #32
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004f1a:	2311      	movs	r3, #17
 8004f1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f1e:	2340      	movs	r3, #64	; 0x40
 8004f20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f22:	2300      	movs	r3, #0
 8004f24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f2c:	f107 0308 	add.w	r3, r7, #8
 8004f30:	4619      	mov	r1, r3
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7ff ff56 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004f38:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f3c:	2111      	movs	r1, #17
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 f9b4 	bl	80052ac <SDMMC_GetCmdResp1>
 8004f44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f46:	69fb      	ldr	r3, [r7, #28]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3720      	adds	r7, #32
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004f5e:	2312      	movs	r3, #18
 8004f60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f62:	2340      	movs	r3, #64	; 0x40
 8004f64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f66:	2300      	movs	r3, #0
 8004f68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f70:	f107 0308 	add.w	r3, r7, #8
 8004f74:	4619      	mov	r1, r3
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7ff ff34 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f80:	2112      	movs	r1, #18
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f992 	bl	80052ac <SDMMC_GetCmdResp1>
 8004f88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f8a:	69fb      	ldr	r3, [r7, #28]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3720      	adds	r7, #32
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004fa2:	2318      	movs	r3, #24
 8004fa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004fa6:	2340      	movs	r3, #64	; 0x40
 8004fa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004faa:	2300      	movs	r3, #0
 8004fac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004fb4:	f107 0308 	add.w	r3, r7, #8
 8004fb8:	4619      	mov	r1, r3
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7ff ff12 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc4:	2118      	movs	r1, #24
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f970 	bl	80052ac <SDMMC_GetCmdResp1>
 8004fcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004fce:	69fb      	ldr	r3, [r7, #28]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3720      	adds	r7, #32
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b088      	sub	sp, #32
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004fe6:	2319      	movs	r3, #25
 8004fe8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004fea:	2340      	movs	r3, #64	; 0x40
 8004fec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ff6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ff8:	f107 0308 	add.w	r3, r7, #8
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7ff fef0 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005004:	f241 3288 	movw	r2, #5000	; 0x1388
 8005008:	2119      	movs	r1, #25
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f94e 	bl	80052ac <SDMMC_GetCmdResp1>
 8005010:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005012:	69fb      	ldr	r3, [r7, #28]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3720      	adds	r7, #32
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b088      	sub	sp, #32
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005028:	230c      	movs	r3, #12
 800502a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800502c:	2340      	movs	r3, #64	; 0x40
 800502e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005034:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005038:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800503a:	f107 0308 	add.w	r3, r7, #8
 800503e:	4619      	mov	r1, r3
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff fecf 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8005046:	4a05      	ldr	r2, [pc, #20]	; (800505c <SDMMC_CmdStopTransfer+0x40>)
 8005048:	210c      	movs	r1, #12
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f92e 	bl	80052ac <SDMMC_GetCmdResp1>
 8005050:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005052:	69fb      	ldr	r3, [r7, #28]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3720      	adds	r7, #32
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	05f5e100 	.word	0x05f5e100

08005060 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b08a      	sub	sp, #40	; 0x28
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005070:	2307      	movs	r3, #7
 8005072:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005074:	2340      	movs	r3, #64	; 0x40
 8005076:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005078:	2300      	movs	r3, #0
 800507a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800507c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005080:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005082:	f107 0310 	add.w	r3, r7, #16
 8005086:	4619      	mov	r1, r3
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f7ff feab 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800508e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005092:	2107      	movs	r1, #7
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 f909 	bl	80052ac <SDMMC_GetCmdResp1>
 800509a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3728      	adds	r7, #40	; 0x28
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b088      	sub	sp, #32
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80050ae:	2300      	movs	r3, #0
 80050b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80050b6:	2300      	movs	r3, #0
 80050b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050ba:	2300      	movs	r3, #0
 80050bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050c4:	f107 0308 	add.w	r3, r7, #8
 80050c8:	4619      	mov	r1, r3
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7ff fe8a 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fb21 	bl	8005718 <SDMMC_GetCmdError>
 80050d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80050d8:	69fb      	ldr	r3, [r7, #28]
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3720      	adds	r7, #32
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}

080050e2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b088      	sub	sp, #32
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80050ea:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80050ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80050f0:	2308      	movs	r3, #8
 80050f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80050f4:	2340      	movs	r3, #64	; 0x40
 80050f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050f8:	2300      	movs	r3, #0
 80050fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005100:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005102:	f107 0308 	add.w	r3, r7, #8
 8005106:	4619      	mov	r1, r3
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f7ff fe6b 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 fab4 	bl	800567c <SDMMC_GetCmdResp7>
 8005114:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005116:	69fb      	ldr	r3, [r7, #28]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3720      	adds	r7, #32
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800512e:	2337      	movs	r3, #55	; 0x37
 8005130:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005132:	2340      	movs	r3, #64	; 0x40
 8005134:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800513a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800513e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005140:	f107 0308 	add.w	r3, r7, #8
 8005144:	4619      	mov	r1, r3
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff fe4c 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800514c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005150:	2137      	movs	r1, #55	; 0x37
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f8aa 	bl	80052ac <SDMMC_GetCmdResp1>
 8005158:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800515a:	69fb      	ldr	r3, [r7, #28]
}
 800515c:	4618      	mov	r0, r3
 800515e:	3720      	adds	r7, #32
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005174:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005178:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800517a:	2329      	movs	r3, #41	; 0x29
 800517c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800517e:	2340      	movs	r3, #64	; 0x40
 8005180:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005186:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800518a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800518c:	f107 0308 	add.w	r3, r7, #8
 8005190:	4619      	mov	r1, r3
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff fe26 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f9bd 	bl	8005518 <SDMMC_GetCmdResp3>
 800519e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80051a0:	69fb      	ldr	r3, [r7, #28]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3720      	adds	r7, #32
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b088      	sub	sp, #32
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80051b2:	2300      	movs	r3, #0
 80051b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80051b6:	2302      	movs	r3, #2
 80051b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80051ba:	23c0      	movs	r3, #192	; 0xc0
 80051bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051be:	2300      	movs	r3, #0
 80051c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80051c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80051c8:	f107 0308 	add.w	r3, r7, #8
 80051cc:	4619      	mov	r1, r3
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f7ff fe08 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 f957 	bl	8005488 <SDMMC_GetCmdResp2>
 80051da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80051dc:	69fb      	ldr	r3, [r7, #28]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3720      	adds	r7, #32
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b088      	sub	sp, #32
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80051f4:	2309      	movs	r3, #9
 80051f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80051f8:	23c0      	movs	r3, #192	; 0xc0
 80051fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005204:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005206:	f107 0308 	add.w	r3, r7, #8
 800520a:	4619      	mov	r1, r3
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f7ff fde9 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f938 	bl	8005488 <SDMMC_GetCmdResp2>
 8005218:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800521a:	69fb      	ldr	r3, [r7, #28]
}
 800521c:	4618      	mov	r0, r3
 800521e:	3720      	adds	r7, #32
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b088      	sub	sp, #32
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800522e:	2300      	movs	r3, #0
 8005230:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005232:	2303      	movs	r3, #3
 8005234:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005236:	2340      	movs	r3, #64	; 0x40
 8005238:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800523e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005242:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005244:	f107 0308 	add.w	r3, r7, #8
 8005248:	4619      	mov	r1, r3
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7ff fdca 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005250:	683a      	ldr	r2, [r7, #0]
 8005252:	2103      	movs	r1, #3
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 f99b 	bl	8005590 <SDMMC_GetCmdResp6>
 800525a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800525c:	69fb      	ldr	r3, [r7, #28]
}
 800525e:	4618      	mov	r0, r3
 8005260:	3720      	adds	r7, #32
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}

08005266 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b088      	sub	sp, #32
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
 800526e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005274:	230d      	movs	r3, #13
 8005276:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005278:	2340      	movs	r3, #64	; 0x40
 800527a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800527c:	2300      	movs	r3, #0
 800527e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005280:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005284:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005286:	f107 0308 	add.w	r3, r7, #8
 800528a:	4619      	mov	r1, r3
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f7ff fda9 	bl	8004de4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005292:	f241 3288 	movw	r2, #5000	; 0x1388
 8005296:	210d      	movs	r1, #13
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f807 	bl	80052ac <SDMMC_GetCmdResp1>
 800529e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80052a0:	69fb      	ldr	r3, [r7, #28]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3720      	adds	r7, #32
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	460b      	mov	r3, r1
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80052ba:	4b70      	ldr	r3, [pc, #448]	; (800547c <SDMMC_GetCmdResp1+0x1d0>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a70      	ldr	r2, [pc, #448]	; (8005480 <SDMMC_GetCmdResp1+0x1d4>)
 80052c0:	fba2 2303 	umull	r2, r3, r2, r3
 80052c4:	0a5a      	lsrs	r2, r3, #9
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	fb02 f303 	mul.w	r3, r2, r3
 80052cc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	1e5a      	subs	r2, r3, #1
 80052d2:	61fa      	str	r2, [r7, #28]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d102      	bne.n	80052de <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80052d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80052dc:	e0c9      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d0ef      	beq.n	80052ce <SDMMC_GetCmdResp1+0x22>
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1ea      	bne.n	80052ce <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b00      	cmp	r3, #0
 8005302:	d004      	beq.n	800530e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2204      	movs	r2, #4
 8005308:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800530a:	2304      	movs	r3, #4
 800530c:	e0b1      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d004      	beq.n	8005324 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2201      	movs	r2, #1
 800531e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005320:	2301      	movs	r3, #1
 8005322:	e0a6      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	22c5      	movs	r2, #197	; 0xc5
 8005328:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f7ff fd83 	bl	8004e36 <SDIO_GetCommandResponse>
 8005330:	4603      	mov	r3, r0
 8005332:	461a      	mov	r2, r3
 8005334:	7afb      	ldrb	r3, [r7, #11]
 8005336:	4293      	cmp	r3, r2
 8005338:	d001      	beq.n	800533e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800533a:	2301      	movs	r3, #1
 800533c:	e099      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800533e:	2100      	movs	r1, #0
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f7ff fd84 	bl	8004e4e <SDIO_GetResponse>
 8005346:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4b4e      	ldr	r3, [pc, #312]	; (8005484 <SDMMC_GetCmdResp1+0x1d8>)
 800534c:	4013      	ands	r3, r2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d101      	bne.n	8005356 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005352:	2300      	movs	r3, #0
 8005354:	e08d      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	2b00      	cmp	r3, #0
 800535a:	da02      	bge.n	8005362 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800535c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005360:	e087      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800536c:	2340      	movs	r3, #64	; 0x40
 800536e:	e080      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800537a:	2380      	movs	r3, #128	; 0x80
 800537c:	e079      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005388:	f44f 7380 	mov.w	r3, #256	; 0x100
 800538c:	e071      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005398:	f44f 7300 	mov.w	r3, #512	; 0x200
 800539c:	e069      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80053a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053ac:	e061      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80053b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053bc:	e059      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d002      	beq.n	80053ce <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80053c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053cc:	e051      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80053d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053dc:	e049      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80053e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80053ec:	e041      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d002      	beq.n	80053fe <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80053f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053fc:	e039      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005408:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800540c:	e031      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005418:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800541c:	e029      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005428:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800542c:	e021      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d002      	beq.n	800543e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005438:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800543c:	e019      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d002      	beq.n	800544e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005448:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800544c:	e011      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d002      	beq.n	800545e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005458:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800545c:	e009      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f003 0308 	and.w	r3, r3, #8
 8005464:	2b00      	cmp	r3, #0
 8005466:	d002      	beq.n	800546e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005468:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800546c:	e001      	b.n	8005472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800546e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005472:	4618      	mov	r0, r3
 8005474:	3720      	adds	r7, #32
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	20000050 	.word	0x20000050
 8005480:	10624dd3 	.word	0x10624dd3
 8005484:	fdffe008 	.word	0xfdffe008

08005488 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005490:	4b1f      	ldr	r3, [pc, #124]	; (8005510 <SDMMC_GetCmdResp2+0x88>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a1f      	ldr	r2, [pc, #124]	; (8005514 <SDMMC_GetCmdResp2+0x8c>)
 8005496:	fba2 2303 	umull	r2, r3, r2, r3
 800549a:	0a5b      	lsrs	r3, r3, #9
 800549c:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a0:	fb02 f303 	mul.w	r3, r2, r3
 80054a4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1e5a      	subs	r2, r3, #1
 80054aa:	60fa      	str	r2, [r7, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80054b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80054b4:	e026      	b.n	8005504 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0ef      	beq.n	80054a6 <SDMMC_GetCmdResp2+0x1e>
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1ea      	bne.n	80054a6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d004      	beq.n	80054e6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2204      	movs	r2, #4
 80054e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80054e2:	2304      	movs	r3, #4
 80054e4:	e00e      	b.n	8005504 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d004      	beq.n	80054fc <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e003      	b.n	8005504 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	22c5      	movs	r2, #197	; 0xc5
 8005500:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	bc80      	pop	{r7}
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	20000050 	.word	0x20000050
 8005514:	10624dd3 	.word	0x10624dd3

08005518 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005520:	4b19      	ldr	r3, [pc, #100]	; (8005588 <SDMMC_GetCmdResp3+0x70>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a19      	ldr	r2, [pc, #100]	; (800558c <SDMMC_GetCmdResp3+0x74>)
 8005526:	fba2 2303 	umull	r2, r3, r2, r3
 800552a:	0a5b      	lsrs	r3, r3, #9
 800552c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005530:	fb02 f303 	mul.w	r3, r2, r3
 8005534:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	1e5a      	subs	r2, r3, #1
 800553a:	60fa      	str	r2, [r7, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d102      	bne.n	8005546 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005540:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005544:	e01b      	b.n	800557e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800554a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0ef      	beq.n	8005536 <SDMMC_GetCmdResp3+0x1e>
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800555c:	2b00      	cmp	r3, #0
 800555e:	d1ea      	bne.n	8005536 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b00      	cmp	r3, #0
 800556a:	d004      	beq.n	8005576 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2204      	movs	r2, #4
 8005570:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005572:	2304      	movs	r3, #4
 8005574:	e003      	b.n	800557e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	22c5      	movs	r2, #197	; 0xc5
 800557a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	bc80      	pop	{r7}
 8005586:	4770      	bx	lr
 8005588:	20000050 	.word	0x20000050
 800558c:	10624dd3 	.word	0x10624dd3

08005590 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	460b      	mov	r3, r1
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800559e:	4b35      	ldr	r3, [pc, #212]	; (8005674 <SDMMC_GetCmdResp6+0xe4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a35      	ldr	r2, [pc, #212]	; (8005678 <SDMMC_GetCmdResp6+0xe8>)
 80055a4:	fba2 2303 	umull	r2, r3, r2, r3
 80055a8:	0a5b      	lsrs	r3, r3, #9
 80055aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ae:	fb02 f303 	mul.w	r3, r2, r3
 80055b2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	1e5a      	subs	r2, r3, #1
 80055b8:	61fa      	str	r2, [r7, #28]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d102      	bne.n	80055c4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80055be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80055c2:	e052      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0ef      	beq.n	80055b4 <SDMMC_GetCmdResp6+0x24>
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1ea      	bne.n	80055b4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055e2:	f003 0304 	and.w	r3, r3, #4
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d004      	beq.n	80055f4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2204      	movs	r2, #4
 80055ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80055f0:	2304      	movs	r3, #4
 80055f2:	e03a      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f8:	f003 0301 	and.w	r3, r3, #1
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d004      	beq.n	800560a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2201      	movs	r2, #1
 8005604:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005606:	2301      	movs	r3, #1
 8005608:	e02f      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	f7ff fc13 	bl	8004e36 <SDIO_GetCommandResponse>
 8005610:	4603      	mov	r3, r0
 8005612:	461a      	mov	r2, r3
 8005614:	7afb      	ldrb	r3, [r7, #11]
 8005616:	4293      	cmp	r3, r2
 8005618:	d001      	beq.n	800561e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800561a:	2301      	movs	r3, #1
 800561c:	e025      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	22c5      	movs	r2, #197	; 0xc5
 8005622:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005624:	2100      	movs	r1, #0
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f7ff fc11 	bl	8004e4e <SDIO_GetResponse>
 800562c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d106      	bne.n	8005646 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	0c1b      	lsrs	r3, r3, #16
 800563c:	b29a      	uxth	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005642:	2300      	movs	r3, #0
 8005644:	e011      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d002      	beq.n	8005656 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005654:	e009      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005660:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005664:	e001      	b.n	800566a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005666:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800566a:	4618      	mov	r0, r3
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	20000050 	.word	0x20000050
 8005678:	10624dd3 	.word	0x10624dd3

0800567c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005684:	4b22      	ldr	r3, [pc, #136]	; (8005710 <SDMMC_GetCmdResp7+0x94>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a22      	ldr	r2, [pc, #136]	; (8005714 <SDMMC_GetCmdResp7+0x98>)
 800568a:	fba2 2303 	umull	r2, r3, r2, r3
 800568e:	0a5b      	lsrs	r3, r3, #9
 8005690:	f241 3288 	movw	r2, #5000	; 0x1388
 8005694:	fb02 f303 	mul.w	r3, r2, r3
 8005698:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	1e5a      	subs	r2, r3, #1
 800569e:	60fa      	str	r2, [r7, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d102      	bne.n	80056aa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80056a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80056a8:	e02c      	b.n	8005704 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0ef      	beq.n	800569a <SDMMC_GetCmdResp7+0x1e>
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1ea      	bne.n	800569a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c8:	f003 0304 	and.w	r3, r3, #4
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d004      	beq.n	80056da <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2204      	movs	r2, #4
 80056d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80056d6:	2304      	movs	r3, #4
 80056d8:	e014      	b.n	8005704 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d004      	beq.n	80056f0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e009      	b.n	8005704 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2240      	movs	r2, #64	; 0x40
 8005700:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005702:	2300      	movs	r3, #0
  
}
 8005704:	4618      	mov	r0, r3
 8005706:	3714      	adds	r7, #20
 8005708:	46bd      	mov	sp, r7
 800570a:	bc80      	pop	{r7}
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20000050 	.word	0x20000050
 8005714:	10624dd3 	.word	0x10624dd3

08005718 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005720:	4b10      	ldr	r3, [pc, #64]	; (8005764 <SDMMC_GetCmdError+0x4c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a10      	ldr	r2, [pc, #64]	; (8005768 <SDMMC_GetCmdError+0x50>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	0a5b      	lsrs	r3, r3, #9
 800572c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	1e5a      	subs	r2, r3, #1
 800573a:	60fa      	str	r2, [r7, #12]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d102      	bne.n	8005746 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005740:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005744:	e009      	b.n	800575a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0f1      	beq.n	8005736 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	22c5      	movs	r2, #197	; 0xc5
 8005756:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3714      	adds	r7, #20
 800575e:	46bd      	mov	sp, r7
 8005760:	bc80      	pop	{r7}
 8005762:	4770      	bx	lr
 8005764:	20000050 	.word	0x20000050
 8005768:	10624dd3 	.word	0x10624dd3

0800576c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005770:	4904      	ldr	r1, [pc, #16]	; (8005784 <MX_FATFS_Init+0x18>)
 8005772:	4805      	ldr	r0, [pc, #20]	; (8005788 <MX_FATFS_Init+0x1c>)
 8005774:	f002 fc90 	bl	8008098 <FATFS_LinkDriver>
 8005778:	4603      	mov	r3, r0
 800577a:	461a      	mov	r2, r3
 800577c:	4b03      	ldr	r3, [pc, #12]	; (800578c <MX_FATFS_Init+0x20>)
 800577e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005780:	bf00      	nop
 8005782:	bd80      	pop	{r7, pc}
 8005784:	200043f8 	.word	0x200043f8
 8005788:	080084cc 	.word	0x080084cc
 800578c:	200043f4 	.word	0x200043f4

08005790 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005794:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005796:	4618      	mov	r0, r3
 8005798:	46bd      	mov	sp, r7
 800579a:	bc80      	pop	{r7}
 800579c:	4770      	bx	lr
	...

080057a0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80057aa:	f000 f86b 	bl	8005884 <BSP_SD_IsDetected>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d001      	beq.n	80057b8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e005      	b.n	80057c4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80057b8:	4804      	ldr	r0, [pc, #16]	; (80057cc <BSP_SD_Init+0x2c>)
 80057ba:	f7fd fef9 	bl	80035b0 <HAL_SD_Init>
 80057be:	4603      	mov	r3, r0
 80057c0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80057c2:	79fb      	ldrb	r3, [r7, #7]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	200000e4 	.word	0x200000e4

080057d0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b088      	sub	sp, #32
 80057d4:	af02      	add	r7, sp, #8
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
 80057dc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	68f9      	ldr	r1, [r7, #12]
 80057ec:	4806      	ldr	r0, [pc, #24]	; (8005808 <BSP_SD_ReadBlocks+0x38>)
 80057ee:	f7fd ff8f 	bl	8003710 <HAL_SD_ReadBlocks>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80057fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3718      	adds	r7, #24
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	200000e4 	.word	0x200000e4

0800580c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b088      	sub	sp, #32
 8005810:	af02      	add	r7, sp, #8
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
 8005818:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800581a:	2300      	movs	r3, #0
 800581c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	68f9      	ldr	r1, [r7, #12]
 8005828:	4806      	ldr	r0, [pc, #24]	; (8005844 <BSP_SD_WriteBlocks+0x38>)
 800582a:	f7fe f94f 	bl	8003acc <HAL_SD_WriteBlocks>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005838:	7dfb      	ldrb	r3, [r7, #23]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3718      	adds	r7, #24
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	200000e4 	.word	0x200000e4

08005848 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800584c:	4805      	ldr	r0, [pc, #20]	; (8005864 <BSP_SD_GetCardState+0x1c>)
 800584e:	f7fe fc92 	bl	8004176 <HAL_SD_GetCardState>
 8005852:	4603      	mov	r3, r0
 8005854:	2b04      	cmp	r3, #4
 8005856:	bf14      	ite	ne
 8005858:	2301      	movne	r3, #1
 800585a:	2300      	moveq	r3, #0
 800585c:	b2db      	uxtb	r3, r3
}
 800585e:	4618      	mov	r0, r3
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	200000e4 	.word	0x200000e4

08005868 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005870:	6879      	ldr	r1, [r7, #4]
 8005872:	4803      	ldr	r0, [pc, #12]	; (8005880 <BSP_SD_GetCardInfo+0x18>)
 8005874:	f7fe fc54 	bl	8004120 <HAL_SD_GetCardInfo>
}
 8005878:	bf00      	nop
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	200000e4 	.word	0x200000e4

08005884 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800588a:	2301      	movs	r3, #1
 800588c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800588e:	f000 f80b 	bl	80058a8 <BSP_PlatformIsDetected>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d101      	bne.n	800589c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8005898:	2300      	movs	r3, #0
 800589a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800589c:	79fb      	ldrb	r3, [r7, #7]
 800589e:	b2db      	uxtb	r3, r3
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80058ae:	2301      	movs	r3, #1
 80058b0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80058b2:	2180      	movs	r1, #128	; 0x80
 80058b4:	4806      	ldr	r0, [pc, #24]	; (80058d0 <BSP_PlatformIsDetected+0x28>)
 80058b6:	f7fc fe77 	bl	80025a8 <HAL_GPIO_ReadPin>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80058c0:	2300      	movs	r3, #0
 80058c2:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80058c4:	79fb      	ldrb	r3, [r7, #7]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	40011000 	.word	0x40011000

080058d4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	4603      	mov	r3, r0
 80058dc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80058de:	79fb      	ldrb	r3, [r7, #7]
 80058e0:	4a08      	ldr	r2, [pc, #32]	; (8005904 <disk_status+0x30>)
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	4413      	add	r3, r2
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	79fa      	ldrb	r2, [r7, #7]
 80058ec:	4905      	ldr	r1, [pc, #20]	; (8005904 <disk_status+0x30>)
 80058ee:	440a      	add	r2, r1
 80058f0:	7a12      	ldrb	r2, [r2, #8]
 80058f2:	4610      	mov	r0, r2
 80058f4:	4798      	blx	r3
 80058f6:	4603      	mov	r3, r0
 80058f8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	2000441c 	.word	0x2000441c

08005908 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005912:	2300      	movs	r3, #0
 8005914:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005916:	79fb      	ldrb	r3, [r7, #7]
 8005918:	4a0d      	ldr	r2, [pc, #52]	; (8005950 <disk_initialize+0x48>)
 800591a:	5cd3      	ldrb	r3, [r2, r3]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d111      	bne.n	8005944 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8005920:	79fb      	ldrb	r3, [r7, #7]
 8005922:	4a0b      	ldr	r2, [pc, #44]	; (8005950 <disk_initialize+0x48>)
 8005924:	2101      	movs	r1, #1
 8005926:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	4a09      	ldr	r2, [pc, #36]	; (8005950 <disk_initialize+0x48>)
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	79fa      	ldrb	r2, [r7, #7]
 8005936:	4906      	ldr	r1, [pc, #24]	; (8005950 <disk_initialize+0x48>)
 8005938:	440a      	add	r2, r1
 800593a:	7a12      	ldrb	r2, [r2, #8]
 800593c:	4610      	mov	r0, r2
 800593e:	4798      	blx	r3
 8005940:	4603      	mov	r3, r0
 8005942:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005944:	7bfb      	ldrb	r3, [r7, #15]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	2000441c 	.word	0x2000441c

08005954 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005954:	b590      	push	{r4, r7, lr}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	607a      	str	r2, [r7, #4]
 800595e:	603b      	str	r3, [r7, #0]
 8005960:	4603      	mov	r3, r0
 8005962:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005964:	7bfb      	ldrb	r3, [r7, #15]
 8005966:	4a0a      	ldr	r2, [pc, #40]	; (8005990 <disk_read+0x3c>)
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	689c      	ldr	r4, [r3, #8]
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	4a07      	ldr	r2, [pc, #28]	; (8005990 <disk_read+0x3c>)
 8005974:	4413      	add	r3, r2
 8005976:	7a18      	ldrb	r0, [r3, #8]
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	68b9      	ldr	r1, [r7, #8]
 800597e:	47a0      	blx	r4
 8005980:	4603      	mov	r3, r0
 8005982:	75fb      	strb	r3, [r7, #23]
  return res;
 8005984:	7dfb      	ldrb	r3, [r7, #23]
}
 8005986:	4618      	mov	r0, r3
 8005988:	371c      	adds	r7, #28
 800598a:	46bd      	mov	sp, r7
 800598c:	bd90      	pop	{r4, r7, pc}
 800598e:	bf00      	nop
 8005990:	2000441c 	.word	0x2000441c

08005994 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005994:	b590      	push	{r4, r7, lr}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60b9      	str	r1, [r7, #8]
 800599c:	607a      	str	r2, [r7, #4]
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	4603      	mov	r3, r0
 80059a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
 80059a6:	4a0a      	ldr	r2, [pc, #40]	; (80059d0 <disk_write+0x3c>)
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	68dc      	ldr	r4, [r3, #12]
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
 80059b2:	4a07      	ldr	r2, [pc, #28]	; (80059d0 <disk_write+0x3c>)
 80059b4:	4413      	add	r3, r2
 80059b6:	7a18      	ldrb	r0, [r3, #8]
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	68b9      	ldr	r1, [r7, #8]
 80059be:	47a0      	blx	r4
 80059c0:	4603      	mov	r3, r0
 80059c2:	75fb      	strb	r3, [r7, #23]
  return res;
 80059c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	371c      	adds	r7, #28
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd90      	pop	{r4, r7, pc}
 80059ce:	bf00      	nop
 80059d0:	2000441c 	.word	0x2000441c

080059d4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	603a      	str	r2, [r7, #0]
 80059de:	71fb      	strb	r3, [r7, #7]
 80059e0:	460b      	mov	r3, r1
 80059e2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80059e4:	79fb      	ldrb	r3, [r7, #7]
 80059e6:	4a09      	ldr	r2, [pc, #36]	; (8005a0c <disk_ioctl+0x38>)
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4413      	add	r3, r2
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	79fa      	ldrb	r2, [r7, #7]
 80059f2:	4906      	ldr	r1, [pc, #24]	; (8005a0c <disk_ioctl+0x38>)
 80059f4:	440a      	add	r2, r1
 80059f6:	7a10      	ldrb	r0, [r2, #8]
 80059f8:	79b9      	ldrb	r1, [r7, #6]
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	4798      	blx	r3
 80059fe:	4603      	mov	r3, r0
 8005a00:	73fb      	strb	r3, [r7, #15]
  return res;
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3710      	adds	r7, #16
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	2000441c 	.word	0x2000441c

08005a10 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8005a24:	e007      	b.n	8005a36 <mem_cpy+0x26>
		*d++ = *s++;
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	1c53      	adds	r3, r2, #1
 8005a2a:	613b      	str	r3, [r7, #16]
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	1c59      	adds	r1, r3, #1
 8005a30:	6179      	str	r1, [r7, #20]
 8005a32:	7812      	ldrb	r2, [r2, #0]
 8005a34:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	1e5a      	subs	r2, r3, #1
 8005a3a:	607a      	str	r2, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1f2      	bne.n	8005a26 <mem_cpy+0x16>
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	371c      	adds	r7, #28
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bc80      	pop	{r7}
 8005a4a:	4770      	bx	lr

08005a4c <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005a5c:	e005      	b.n	8005a6a <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	1c5a      	adds	r2, r3, #1
 8005a62:	617a      	str	r2, [r7, #20]
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	b2d2      	uxtb	r2, r2
 8005a68:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	1e5a      	subs	r2, r3, #1
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f4      	bne.n	8005a5e <mem_set+0x12>
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	371c      	adds	r7, #28
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bc80      	pop	{r7}
 8005a7e:	4770      	bx	lr

08005a80 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005a80:	b480      	push	{r7}
 8005a82:	b089      	sub	sp, #36	; 0x24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	61fb      	str	r3, [r7, #28]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005a94:	2300      	movs	r3, #0
 8005a96:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8005a98:	bf00      	nop
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	1e5a      	subs	r2, r3, #1
 8005a9e:	607a      	str	r2, [r7, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00d      	beq.n	8005ac0 <mem_cmp+0x40>
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	1c5a      	adds	r2, r3, #1
 8005aa8:	61fa      	str	r2, [r7, #28]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	4619      	mov	r1, r3
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	1c5a      	adds	r2, r3, #1
 8005ab2:	61ba      	str	r2, [r7, #24]
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	1acb      	subs	r3, r1, r3
 8005ab8:	617b      	str	r3, [r7, #20]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d0ec      	beq.n	8005a9a <mem_cmp+0x1a>
	return r;
 8005ac0:	697b      	ldr	r3, [r7, #20]
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3724      	adds	r7, #36	; 0x24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bc80      	pop	{r7}
 8005aca:	4770      	bx	lr

08005acc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005ad6:	e002      	b.n	8005ade <chk_chr+0x12>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	3301      	adds	r3, #1
 8005adc:	607b      	str	r3, [r7, #4]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d005      	beq.n	8005af2 <chk_chr+0x26>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	461a      	mov	r2, r3
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d1f2      	bne.n	8005ad8 <chk_chr+0xc>
	return *str;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	781b      	ldrb	r3, [r3, #0]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	370c      	adds	r7, #12
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bc80      	pop	{r7}
 8005afe:	4770      	bx	lr

08005b00 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	60bb      	str	r3, [r7, #8]
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	60fb      	str	r3, [r7, #12]
 8005b12:	e038      	b.n	8005b86 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 8005b14:	492f      	ldr	r1, [pc, #188]	; (8005bd4 <chk_lock+0xd4>)
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	005b      	lsls	r3, r3, #1
 8005b1c:	4413      	add	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	440b      	add	r3, r1
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d029      	beq.n	8005b7c <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005b28:	492a      	ldr	r1, [pc, #168]	; (8005bd4 <chk_lock+0xd4>)
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	4413      	add	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	440b      	add	r3, r1
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d11e      	bne.n	8005b80 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 8005b42:	4924      	ldr	r1, [pc, #144]	; (8005bd4 <chk_lock+0xd4>)
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4613      	mov	r3, r2
 8005b48:	005b      	lsls	r3, r3, #1
 8005b4a:	4413      	add	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	440b      	add	r3, r1
 8005b50:	3304      	adds	r3, #4
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d110      	bne.n	8005b80 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005b5e:	491d      	ldr	r1, [pc, #116]	; (8005bd4 <chk_lock+0xd4>)
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	4613      	mov	r3, r2
 8005b64:	005b      	lsls	r3, r3, #1
 8005b66:	4413      	add	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	440b      	add	r3, r1
 8005b6c:	3308      	adds	r3, #8
 8005b6e:	881a      	ldrh	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d102      	bne.n	8005b80 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005b7a:	e007      	b.n	8005b8c <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	3301      	adds	r3, #1
 8005b84:	60fb      	str	r3, [r7, #12]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d9c3      	bls.n	8005b14 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d109      	bne.n	8005ba6 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d102      	bne.n	8005b9e <chk_lock+0x9e>
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d101      	bne.n	8005ba2 <chk_lock+0xa2>
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	e013      	b.n	8005bca <chk_lock+0xca>
 8005ba2:	2312      	movs	r3, #18
 8005ba4:	e011      	b.n	8005bca <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10b      	bne.n	8005bc4 <chk_lock+0xc4>
 8005bac:	4909      	ldr	r1, [pc, #36]	; (8005bd4 <chk_lock+0xd4>)
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	005b      	lsls	r3, r3, #1
 8005bb4:	4413      	add	r3, r2
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	440b      	add	r3, r1
 8005bba:	330a      	adds	r3, #10
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bc2:	d101      	bne.n	8005bc8 <chk_lock+0xc8>
 8005bc4:	2310      	movs	r3, #16
 8005bc6:	e000      	b.n	8005bca <chk_lock+0xca>
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3714      	adds	r7, #20
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr
 8005bd4:	20004404 	.word	0x20004404

08005bd8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005bde:	2300      	movs	r3, #0
 8005be0:	607b      	str	r3, [r7, #4]
 8005be2:	e002      	b.n	8005bea <enq_lock+0x12>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3301      	adds	r3, #1
 8005be8:	607b      	str	r3, [r7, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d809      	bhi.n	8005c04 <enq_lock+0x2c>
 8005bf0:	490a      	ldr	r1, [pc, #40]	; (8005c1c <enq_lock+0x44>)
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	005b      	lsls	r3, r3, #1
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d1ef      	bne.n	8005be4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	bf14      	ite	ne
 8005c0a:	2301      	movne	r3, #1
 8005c0c:	2300      	moveq	r3, #0
 8005c0e:	b2db      	uxtb	r3, r3
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	20004404 	.word	0x20004404

08005c20 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	60fb      	str	r3, [r7, #12]
 8005c2e:	e02b      	b.n	8005c88 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8005c30:	4955      	ldr	r1, [pc, #340]	; (8005d88 <inc_lock+0x168>)
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	4613      	mov	r3, r2
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	4413      	add	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	440b      	add	r3, r1
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d11b      	bne.n	8005c82 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8005c4a:	494f      	ldr	r1, [pc, #316]	; (8005d88 <inc_lock+0x168>)
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	4413      	add	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	440b      	add	r3, r1
 8005c58:	3304      	adds	r3, #4
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d10d      	bne.n	8005c82 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 8005c66:	4948      	ldr	r1, [pc, #288]	; (8005d88 <inc_lock+0x168>)
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	005b      	lsls	r3, r3, #1
 8005c6e:	4413      	add	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	440b      	add	r3, r1
 8005c74:	3308      	adds	r3, #8
 8005c76:	881a      	ldrh	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d006      	beq.n	8005c90 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	3301      	adds	r3, #1
 8005c86:	60fb      	str	r3, [r7, #12]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d9d0      	bls.n	8005c30 <inc_lock+0x10>
 8005c8e:	e000      	b.n	8005c92 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8005c90:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d145      	bne.n	8005d24 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60fb      	str	r3, [r7, #12]
 8005c9c:	e002      	b.n	8005ca4 <inc_lock+0x84>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d809      	bhi.n	8005cbe <inc_lock+0x9e>
 8005caa:	4937      	ldr	r1, [pc, #220]	; (8005d88 <inc_lock+0x168>)
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4613      	mov	r3, r2
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	440b      	add	r3, r1
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1ef      	bne.n	8005c9e <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d101      	bne.n	8005cc8 <inc_lock+0xa8>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	e05a      	b.n	8005d7e <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8005cce:	482e      	ldr	r0, [pc, #184]	; (8005d88 <inc_lock+0x168>)
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	005b      	lsls	r3, r3, #1
 8005cd6:	4413      	add	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4403      	add	r3, r0
 8005cdc:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8005ce4:	4828      	ldr	r0, [pc, #160]	; (8005d88 <inc_lock+0x168>)
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	005b      	lsls	r3, r3, #1
 8005cec:	4413      	add	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4403      	add	r3, r0
 8005cf2:	3304      	adds	r3, #4
 8005cf4:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8005cfc:	4922      	ldr	r1, [pc, #136]	; (8005d88 <inc_lock+0x168>)
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4613      	mov	r3, r2
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	4413      	add	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	440b      	add	r3, r1
 8005d0a:	3308      	adds	r3, #8
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005d10:	491d      	ldr	r1, [pc, #116]	; (8005d88 <inc_lock+0x168>)
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	4613      	mov	r3, r2
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	4413      	add	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	440b      	add	r3, r1
 8005d1e:	330a      	adds	r3, #10
 8005d20:	2200      	movs	r2, #0
 8005d22:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00c      	beq.n	8005d44 <inc_lock+0x124>
 8005d2a:	4917      	ldr	r1, [pc, #92]	; (8005d88 <inc_lock+0x168>)
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	4413      	add	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	440b      	add	r3, r1
 8005d38:	330a      	adds	r3, #10
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <inc_lock+0x124>
 8005d40:	2300      	movs	r3, #0
 8005d42:	e01c      	b.n	8005d7e <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10b      	bne.n	8005d62 <inc_lock+0x142>
 8005d4a:	490f      	ldr	r1, [pc, #60]	; (8005d88 <inc_lock+0x168>)
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	4613      	mov	r3, r2
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	4413      	add	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	440b      	add	r3, r1
 8005d58:	330a      	adds	r3, #10
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	b299      	uxth	r1, r3
 8005d60:	e001      	b.n	8005d66 <inc_lock+0x146>
 8005d62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d66:	4808      	ldr	r0, [pc, #32]	; (8005d88 <inc_lock+0x168>)
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	005b      	lsls	r3, r3, #1
 8005d6e:	4413      	add	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4403      	add	r3, r0
 8005d74:	330a      	adds	r3, #10
 8005d76:	460a      	mov	r2, r1
 8005d78:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	3301      	adds	r3, #1
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bc80      	pop	{r7}
 8005d86:	4770      	bx	lr
 8005d88:	20004404 	.word	0x20004404

08005d8c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	607b      	str	r3, [r7, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d82e      	bhi.n	8005dfe <dec_lock+0x72>
		n = Files[i].ctr;
 8005da0:	491b      	ldr	r1, [pc, #108]	; (8005e10 <dec_lock+0x84>)
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	4613      	mov	r3, r2
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	4413      	add	r3, r2
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	440b      	add	r3, r1
 8005dae:	330a      	adds	r3, #10
 8005db0:	881b      	ldrh	r3, [r3, #0]
 8005db2:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005db4:	89fb      	ldrh	r3, [r7, #14]
 8005db6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dba:	d101      	bne.n	8005dc0 <dec_lock+0x34>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8005dc0:	89fb      	ldrh	r3, [r7, #14]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d002      	beq.n	8005dcc <dec_lock+0x40>
 8005dc6:	89fb      	ldrh	r3, [r7, #14]
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005dcc:	4910      	ldr	r1, [pc, #64]	; (8005e10 <dec_lock+0x84>)
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	4413      	add	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	440b      	add	r3, r1
 8005dda:	330a      	adds	r3, #10
 8005ddc:	89fa      	ldrh	r2, [r7, #14]
 8005dde:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005de0:	89fb      	ldrh	r3, [r7, #14]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d108      	bne.n	8005df8 <dec_lock+0x6c>
 8005de6:	490a      	ldr	r1, [pc, #40]	; (8005e10 <dec_lock+0x84>)
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	4613      	mov	r3, r2
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	4413      	add	r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	440b      	add	r3, r1
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	737b      	strb	r3, [r7, #13]
 8005dfc:	e001      	b.n	8005e02 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005dfe:	2302      	movs	r3, #2
 8005e00:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005e02:	7b7b      	ldrb	r3, [r7, #13]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bc80      	pop	{r7}
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	20004404 	.word	0x20004404

08005e14 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	60fb      	str	r3, [r7, #12]
 8005e20:	e016      	b.n	8005e50 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005e22:	4910      	ldr	r1, [pc, #64]	; (8005e64 <clear_lock+0x50>)
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4613      	mov	r3, r2
 8005e28:	005b      	lsls	r3, r3, #1
 8005e2a:	4413      	add	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	440b      	add	r3, r1
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d108      	bne.n	8005e4a <clear_lock+0x36>
 8005e38:	490a      	ldr	r1, [pc, #40]	; (8005e64 <clear_lock+0x50>)
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	005b      	lsls	r3, r3, #1
 8005e40:	4413      	add	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	440b      	add	r3, r1
 8005e46:	2200      	movs	r2, #0
 8005e48:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d9e5      	bls.n	8005e22 <clear_lock+0xe>
	}
}
 8005e56:	bf00      	nop
 8005e58:	bf00      	nop
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bc80      	pop	{r7}
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	20004404 	.word	0x20004404

08005e68 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005e70:	2300      	movs	r3, #0
 8005e72:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d038      	beq.n	8005ef0 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8005e84:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	2301      	movs	r3, #1
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	f7ff fd7f 	bl	8005994 <disk_write>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	73fb      	strb	r3, [r7, #15]
 8005ea0:	e026      	b.n	8005ef0 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	1ad2      	subs	r2, r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d218      	bcs.n	8005ef0 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005ec4:	613b      	str	r3, [r7, #16]
 8005ec6:	e010      	b.n	8005eea <sync_window+0x82>
					wsect += fs->fsize;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	2301      	movs	r3, #1
 8005ede:	697a      	ldr	r2, [r7, #20]
 8005ee0:	f7ff fd58 	bl	8005994 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	613b      	str	r3, [r7, #16]
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d8eb      	bhi.n	8005ec8 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8005ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
 8005f02:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005f04:	2300      	movs	r3, #0
 8005f06:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d01b      	beq.n	8005f4c <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f7ff ffa7 	bl	8005e68 <sync_window>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005f1e:	7bfb      	ldrb	r3, [r7, #15]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d113      	bne.n	8005f4c <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	f7ff fd10 	bl	8005954 <disk_read>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d004      	beq.n	8005f44 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f3e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	683a      	ldr	r2, [r7, #0]
 8005f48:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8005f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b084      	sub	sp, #16
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7ff ff82 	bl	8005e68 <sync_window>
 8005f64:	4603      	mov	r3, r0
 8005f66:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f040 809b 	bne.w	80060a6 <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	f040 8088 	bne.w	800608c <sync_fs+0x136>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	f040 8082 	bne.w	800608c <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f8e:	2100      	movs	r1, #0
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7ff fd5b 	bl	8005a4c <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2255      	movs	r2, #85	; 0x55
 8005f9a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	22aa      	movs	r2, #170	; 0xaa
 8005fa2:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2252      	movs	r2, #82	; 0x52
 8005faa:	701a      	strb	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2252      	movs	r2, #82	; 0x52
 8005fb0:	705a      	strb	r2, [r3, #1]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2261      	movs	r2, #97	; 0x61
 8005fb6:	709a      	strb	r2, [r3, #2]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2241      	movs	r2, #65	; 0x41
 8005fbc:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2272      	movs	r2, #114	; 0x72
 8005fc2:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2272      	movs	r2, #114	; 0x72
 8005fca:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2241      	movs	r2, #65	; 0x41
 8005fd2:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2261      	movs	r2, #97	; 0x61
 8005fda:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005fe4:	b2da      	uxtb	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	0a1b      	lsrs	r3, r3, #8
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006006:	0c1b      	lsrs	r3, r3, #16
 8006008:	b2da      	uxtb	r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006016:	0e1b      	lsrs	r3, r3, #24
 8006018:	b2da      	uxtb	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006026:	b2da      	uxtb	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006034:	b29b      	uxth	r3, r3
 8006036:	0a1b      	lsrs	r3, r3, #8
 8006038:	b29b      	uxth	r3, r3
 800603a:	b2da      	uxtb	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006048:	0c1b      	lsrs	r3, r3, #16
 800604a:	b2da      	uxtb	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006058:	0e1b      	lsrs	r3, r3, #24
 800605a:	b2da      	uxtb	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006068:	1c5a      	adds	r2, r3, #1
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800607e:	2301      	movs	r3, #1
 8006080:	f7ff fc88 	bl	8005994 <disk_write>
			fs->fsi_flag = 0;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006092:	2200      	movs	r2, #0
 8006094:	2100      	movs	r1, #0
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff fc9c 	bl	80059d4 <disk_ioctl>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d001      	beq.n	80060a6 <sync_fs+0x150>
			res = FR_DISK_ERR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	3b02      	subs	r3, #2
 80060be:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80060c6:	3b02      	subs	r3, #2
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d301      	bcc.n	80060d2 <clust2sect+0x22>
 80060ce:	2300      	movs	r3, #0
 80060d0:	e00a      	b.n	80060e8 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80060d8:	461a      	mov	r2, r3
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	fb03 f202 	mul.w	r2, r3, r2
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80060e6:	4413      	add	r3, r2
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr

080060f2 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b086      	sub	sp, #24
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
 80060fa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d905      	bls.n	800610e <get_fat+0x1c>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006108:	683a      	ldr	r2, [r7, #0]
 800610a:	429a      	cmp	r2, r3
 800610c:	d302      	bcc.n	8006114 <get_fat+0x22>
		val = 1;	/* Internal error */
 800610e:	2301      	movs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	e0a3      	b.n	800625c <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006114:	f04f 33ff 	mov.w	r3, #4294967295
 8006118:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006120:	2b03      	cmp	r3, #3
 8006122:	d068      	beq.n	80061f6 <get_fat+0x104>
 8006124:	2b03      	cmp	r3, #3
 8006126:	f300 808f 	bgt.w	8006248 <get_fat+0x156>
 800612a:	2b01      	cmp	r3, #1
 800612c:	d002      	beq.n	8006134 <get_fat+0x42>
 800612e:	2b02      	cmp	r3, #2
 8006130:	d040      	beq.n	80061b4 <get_fat+0xc2>
 8006132:	e089      	b.n	8006248 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	085b      	lsrs	r3, r3, #1
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	4413      	add	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	0a5b      	lsrs	r3, r3, #9
 800614c:	4413      	add	r3, r2
 800614e:	4619      	mov	r1, r3
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f7ff fed2 	bl	8005efa <move_window>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d178      	bne.n	800624e <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1c5a      	adds	r2, r3, #1
 8006160:	60fa      	str	r2, [r7, #12]
 8006162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	5cd3      	ldrb	r3, [r2, r3]
 800616a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	0a5b      	lsrs	r3, r3, #9
 8006176:	4413      	add	r3, r2
 8006178:	4619      	mov	r1, r3
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff febd 	bl	8005efa <move_window>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d165      	bne.n	8006252 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	5cd3      	ldrb	r3, [r2, r3]
 8006190:	021b      	lsls	r3, r3, #8
 8006192:	461a      	mov	r2, r3
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	4313      	orrs	r3, r2
 8006198:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d002      	beq.n	80061aa <get_fat+0xb8>
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	091b      	lsrs	r3, r3, #4
 80061a8:	e002      	b.n	80061b0 <get_fat+0xbe>
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061b0:	617b      	str	r3, [r7, #20]
			break;
 80061b2:	e053      	b.n	800625c <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	0a1b      	lsrs	r3, r3, #8
 80061be:	4413      	add	r3, r2
 80061c0:	4619      	mov	r1, r3
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7ff fe99 	bl	8005efa <move_window>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d143      	bne.n	8006256 <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	4413      	add	r3, r2
 80061da:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	3301      	adds	r3, #1
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	021b      	lsls	r3, r3, #8
 80061e4:	b21a      	sxth	r2, r3
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	b21b      	sxth	r3, r3
 80061ec:	4313      	orrs	r3, r2
 80061ee:	b21b      	sxth	r3, r3
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	617b      	str	r3, [r7, #20]
			break;
 80061f4:	e032      	b.n	800625c <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	09db      	lsrs	r3, r3, #7
 8006200:	4413      	add	r3, r2
 8006202:	4619      	mov	r1, r3
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff fe78 	bl	8005efa <move_window>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d124      	bne.n	800625a <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	4413      	add	r3, r2
 800621c:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	3303      	adds	r3, #3
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	061a      	lsls	r2, r3, #24
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	3302      	adds	r3, #2
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	041b      	lsls	r3, r3, #16
 800622e:	4313      	orrs	r3, r2
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	3201      	adds	r2, #1
 8006234:	7812      	ldrb	r2, [r2, #0]
 8006236:	0212      	lsls	r2, r2, #8
 8006238:	4313      	orrs	r3, r2
 800623a:	693a      	ldr	r2, [r7, #16]
 800623c:	7812      	ldrb	r2, [r2, #0]
 800623e:	4313      	orrs	r3, r2
 8006240:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006244:	617b      	str	r3, [r7, #20]
			break;
 8006246:	e009      	b.n	800625c <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8006248:	2301      	movs	r3, #1
 800624a:	617b      	str	r3, [r7, #20]
 800624c:	e006      	b.n	800625c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800624e:	bf00      	nop
 8006250:	e004      	b.n	800625c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006252:	bf00      	nop
 8006254:	e002      	b.n	800625c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006256:	bf00      	nop
 8006258:	e000      	b.n	800625c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800625a:	bf00      	nop
		}
	}

	return val;
 800625c:	697b      	ldr	r3, [r7, #20]
}
 800625e:	4618      	mov	r0, r3
 8006260:	3718      	adds	r7, #24
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b088      	sub	sp, #32
 800626a:	af00      	add	r7, sp, #0
 800626c:	60f8      	str	r0, [r7, #12]
 800626e:	60b9      	str	r1, [r7, #8]
 8006270:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2b01      	cmp	r3, #1
 8006276:	d905      	bls.n	8006284 <put_fat+0x1e>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	429a      	cmp	r2, r3
 8006282:	d302      	bcc.n	800628a <put_fat+0x24>
		res = FR_INT_ERR;
 8006284:	2302      	movs	r3, #2
 8006286:	77fb      	strb	r3, [r7, #31]
 8006288:	e0f6      	b.n	8006478 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006290:	2b03      	cmp	r3, #3
 8006292:	f000 809e 	beq.w	80063d2 <put_fat+0x16c>
 8006296:	2b03      	cmp	r3, #3
 8006298:	f300 80e4 	bgt.w	8006464 <put_fat+0x1fe>
 800629c:	2b01      	cmp	r3, #1
 800629e:	d002      	beq.n	80062a6 <put_fat+0x40>
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d06f      	beq.n	8006384 <put_fat+0x11e>
 80062a4:	e0de      	b.n	8006464 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	085b      	lsrs	r3, r3, #1
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4413      	add	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	0a5b      	lsrs	r3, r3, #9
 80062be:	4413      	add	r3, r2
 80062c0:	4619      	mov	r1, r3
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f7ff fe19 	bl	8005efa <move_window>
 80062c8:	4603      	mov	r3, r0
 80062ca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80062cc:	7ffb      	ldrb	r3, [r7, #31]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f040 80cb 	bne.w	800646a <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	617a      	str	r2, [r7, #20]
 80062da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	4413      	add	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00d      	beq.n	800630a <put_fat+0xa4>
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	b25b      	sxtb	r3, r3
 80062f4:	f003 030f 	and.w	r3, r3, #15
 80062f8:	b25a      	sxtb	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	011b      	lsls	r3, r3, #4
 8006300:	b25b      	sxtb	r3, r3
 8006302:	4313      	orrs	r3, r2
 8006304:	b25b      	sxtb	r3, r3
 8006306:	b2db      	uxtb	r3, r3
 8006308:	e001      	b.n	800630e <put_fat+0xa8>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	0a5b      	lsrs	r3, r3, #9
 8006324:	4413      	add	r3, r2
 8006326:	4619      	mov	r1, r3
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f7ff fde6 	bl	8005efa <move_window>
 800632e:	4603      	mov	r3, r0
 8006330:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006332:	7ffb      	ldrb	r3, [r7, #31]
 8006334:	2b00      	cmp	r3, #0
 8006336:	f040 809a 	bne.w	800646e <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4413      	add	r3, r2
 8006344:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d003      	beq.n	8006358 <put_fat+0xf2>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	091b      	lsrs	r3, r3, #4
 8006354:	b2db      	uxtb	r3, r3
 8006356:	e00e      	b.n	8006376 <put_fat+0x110>
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	b25b      	sxtb	r3, r3
 800635e:	f023 030f 	bic.w	r3, r3, #15
 8006362:	b25a      	sxtb	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	0a1b      	lsrs	r3, r3, #8
 8006368:	b25b      	sxtb	r3, r3
 800636a:	f003 030f 	and.w	r3, r3, #15
 800636e:	b25b      	sxtb	r3, r3
 8006370:	4313      	orrs	r3, r2
 8006372:	b25b      	sxtb	r3, r3
 8006374:	b2db      	uxtb	r3, r3
 8006376:	69ba      	ldr	r2, [r7, #24]
 8006378:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8006382:	e079      	b.n	8006478 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	0a1b      	lsrs	r3, r3, #8
 800638e:	4413      	add	r3, r2
 8006390:	4619      	mov	r1, r3
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f7ff fdb1 	bl	8005efa <move_window>
 8006398:	4603      	mov	r3, r0
 800639a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800639c:	7ffb      	ldrb	r3, [r7, #31]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d167      	bne.n	8006472 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	4413      	add	r3, r2
 80063ae:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	b2da      	uxtb	r2, r3
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	701a      	strb	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	0a1b      	lsrs	r3, r3, #8
 80063be:	b29a      	uxth	r2, r3
 80063c0:	69bb      	ldr	r3, [r7, #24]
 80063c2:	3301      	adds	r3, #1
 80063c4:	b2d2      	uxtb	r2, r2
 80063c6:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80063d0:	e052      	b.n	8006478 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	09db      	lsrs	r3, r3, #7
 80063dc:	4413      	add	r3, r2
 80063de:	4619      	mov	r1, r3
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f7ff fd8a 	bl	8005efa <move_window>
 80063e6:	4603      	mov	r3, r0
 80063e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063ea:	7ffb      	ldrb	r3, [r7, #31]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d142      	bne.n	8006476 <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4413      	add	r3, r2
 80063fc:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	3303      	adds	r3, #3
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	061a      	lsls	r2, r3, #24
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	3302      	adds	r3, #2
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	041b      	lsls	r3, r3, #16
 800640e:	4313      	orrs	r3, r2
 8006410:	69ba      	ldr	r2, [r7, #24]
 8006412:	3201      	adds	r2, #1
 8006414:	7812      	ldrb	r2, [r2, #0]
 8006416:	0212      	lsls	r2, r2, #8
 8006418:	4313      	orrs	r3, r2
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	7812      	ldrb	r2, [r2, #0]
 800641e:	4313      	orrs	r3, r2
 8006420:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	4313      	orrs	r3, r2
 8006428:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	b2da      	uxtb	r2, r3
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	701a      	strb	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	b29b      	uxth	r3, r3
 8006436:	0a1b      	lsrs	r3, r3, #8
 8006438:	b29a      	uxth	r2, r3
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	3301      	adds	r3, #1
 800643e:	b2d2      	uxtb	r2, r2
 8006440:	701a      	strb	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	0c1a      	lsrs	r2, r3, #16
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	3302      	adds	r3, #2
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	0e1a      	lsrs	r2, r3, #24
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	3303      	adds	r3, #3
 8006456:	b2d2      	uxtb	r2, r2
 8006458:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8006462:	e009      	b.n	8006478 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 8006464:	2302      	movs	r3, #2
 8006466:	77fb      	strb	r3, [r7, #31]
 8006468:	e006      	b.n	8006478 <put_fat+0x212>
			if (res != FR_OK) break;
 800646a:	bf00      	nop
 800646c:	e004      	b.n	8006478 <put_fat+0x212>
			if (res != FR_OK) break;
 800646e:	bf00      	nop
 8006470:	e002      	b.n	8006478 <put_fat+0x212>
			if (res != FR_OK) break;
 8006472:	bf00      	nop
 8006474:	e000      	b.n	8006478 <put_fat+0x212>
			if (res != FR_OK) break;
 8006476:	bf00      	nop
		}
	}

	return res;
 8006478:	7ffb      	ldrb	r3, [r7, #31]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3720      	adds	r7, #32
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b084      	sub	sp, #16
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
 800648a:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d905      	bls.n	800649e <remove_chain+0x1c>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006498:	683a      	ldr	r2, [r7, #0]
 800649a:	429a      	cmp	r2, r3
 800649c:	d302      	bcc.n	80064a4 <remove_chain+0x22>
		res = FR_INT_ERR;
 800649e:	2302      	movs	r3, #2
 80064a0:	73fb      	strb	r3, [r7, #15]
 80064a2:	e043      	b.n	800652c <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80064a4:	2300      	movs	r3, #0
 80064a6:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80064a8:	e036      	b.n	8006518 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80064aa:	6839      	ldr	r1, [r7, #0]
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7ff fe20 	bl	80060f2 <get_fat>
 80064b2:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d035      	beq.n	8006526 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d102      	bne.n	80064c6 <remove_chain+0x44>
 80064c0:	2302      	movs	r3, #2
 80064c2:	73fb      	strb	r3, [r7, #15]
 80064c4:	e032      	b.n	800652c <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064cc:	d102      	bne.n	80064d4 <remove_chain+0x52>
 80064ce:	2301      	movs	r3, #1
 80064d0:	73fb      	strb	r3, [r7, #15]
 80064d2:	e02b      	b.n	800652c <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80064d4:	2200      	movs	r2, #0
 80064d6:	6839      	ldr	r1, [r7, #0]
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f7ff fec4 	bl	8006266 <put_fat>
 80064de:	4603      	mov	r3, r0
 80064e0:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d120      	bne.n	800652a <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80064ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f2:	d00f      	beq.n	8006514 <remove_chain+0x92>
				fs->free_clust++;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006508:	f043 0301 	orr.w	r3, r3, #1
 800650c:	b2da      	uxtb	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	429a      	cmp	r2, r3
 8006522:	d3c2      	bcc.n	80064aa <remove_chain+0x28>
 8006524:	e002      	b.n	800652c <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8006526:	bf00      	nop
 8006528:	e000      	b.n	800652c <remove_chain+0xaa>
			if (res != FR_OK) break;
 800652a:	bf00      	nop
		}
	}

	return res;
 800652c:	7bfb      	ldrb	r3, [r7, #15]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b086      	sub	sp, #24
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10f      	bne.n	8006566 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800654c:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d005      	beq.n	8006560 <create_chain+0x2a>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	429a      	cmp	r2, r3
 800655e:	d31c      	bcc.n	800659a <create_chain+0x64>
 8006560:	2301      	movs	r3, #1
 8006562:	613b      	str	r3, [r7, #16]
 8006564:	e019      	b.n	800659a <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8006566:	6839      	ldr	r1, [r7, #0]
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f7ff fdc2 	bl	80060f2 <get_fat>
 800656e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	2b01      	cmp	r3, #1
 8006574:	d801      	bhi.n	800657a <create_chain+0x44>
 8006576:	2301      	movs	r3, #1
 8006578:	e076      	b.n	8006668 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006580:	d101      	bne.n	8006586 <create_chain+0x50>
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	e070      	b.n	8006668 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	429a      	cmp	r2, r3
 8006590:	d201      	bcs.n	8006596 <create_chain+0x60>
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	e068      	b.n	8006668 <create_chain+0x132>
		scl = clst;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	3301      	adds	r3, #1
 80065a2:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d307      	bcc.n	80065c0 <create_chain+0x8a>
			ncl = 2;
 80065b0:	2302      	movs	r3, #2
 80065b2:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d901      	bls.n	80065c0 <create_chain+0x8a>
 80065bc:	2300      	movs	r3, #0
 80065be:	e053      	b.n	8006668 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80065c0:	6979      	ldr	r1, [r7, #20]
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7ff fd95 	bl	80060f2 <get_fat>
 80065c8:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00e      	beq.n	80065ee <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d6:	d002      	beq.n	80065de <create_chain+0xa8>
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d101      	bne.n	80065e2 <create_chain+0xac>
			return cs;
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	e042      	b.n	8006668 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80065e2:	697a      	ldr	r2, [r7, #20]
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d1d9      	bne.n	800659e <create_chain+0x68>
 80065ea:	2300      	movs	r3, #0
 80065ec:	e03c      	b.n	8006668 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80065ee:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80065f0:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80065f4:	6979      	ldr	r1, [r7, #20]
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7ff fe35 	bl	8006266 <put_fat>
 80065fc:	4603      	mov	r3, r0
 80065fe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006600:	7bfb      	ldrb	r3, [r7, #15]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d109      	bne.n	800661a <create_chain+0xe4>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d006      	beq.n	800661a <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	6839      	ldr	r1, [r7, #0]
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7ff fe28 	bl	8006266 <put_fat>
 8006616:	4603      	mov	r3, r0
 8006618:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800661a:	7bfb      	ldrb	r3, [r7, #15]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d11a      	bne.n	8006656 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800662e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006632:	d018      	beq.n	8006666 <create_chain+0x130>
			fs->free_clust--;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800663a:	1e5a      	subs	r2, r3, #1
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006648:	f043 0301 	orr.w	r3, r3, #1
 800664c:	b2da      	uxtb	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8006654:	e007      	b.n	8006666 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8006656:	7bfb      	ldrb	r3, [r7, #15]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d102      	bne.n	8006662 <create_chain+0x12c>
 800665c:	f04f 33ff 	mov.w	r3, #4294967295
 8006660:	e000      	b.n	8006664 <create_chain+0x12e>
 8006662:	2301      	movs	r3, #1
 8006664:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8006666:	697b      	ldr	r3, [r7, #20]
}
 8006668:	4618      	mov	r0, r3
 800666a:	3718      	adds	r7, #24
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8006670:	b480      	push	{r7}
 8006672:	b087      	sub	sp, #28
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006680:	3304      	adds	r3, #4
 8006682:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	0a5b      	lsrs	r3, r3, #9
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800668e:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8006692:	fbb3 f3f2 	udiv	r3, r3, r2
 8006696:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	1d1a      	adds	r2, r3, #4
 800669c:	613a      	str	r2, [r7, #16]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <clmt_clust+0x3c>
 80066a8:	2300      	movs	r3, #0
 80066aa:	e010      	b.n	80066ce <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d307      	bcc.n	80066c4 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	3304      	adds	r3, #4
 80066c0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80066c2:	e7e9      	b.n	8006698 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80066c4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	4413      	add	r3, r2
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	371c      	adds	r7, #28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bc80      	pop	{r7}
 80066d6:	4770      	bx	lr

080066d8 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80066f2:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d007      	beq.n	800670a <dir_sdi+0x32>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006700:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	429a      	cmp	r2, r3
 8006708:	d301      	bcc.n	800670e <dir_sdi+0x36>
		return FR_INT_ERR;
 800670a:	2302      	movs	r3, #2
 800670c:	e074      	b.n	80067f8 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10c      	bne.n	800672e <dir_sdi+0x56>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800671a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800671e:	2b03      	cmp	r3, #3
 8006720:	d105      	bne.n	800672e <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006728:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800672c:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d111      	bne.n	8006758 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800673a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800673e:	461a      	mov	r2, r3
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	4293      	cmp	r3, r2
 8006744:	d301      	bcc.n	800674a <dir_sdi+0x72>
			return FR_INT_ERR;
 8006746:	2302      	movs	r3, #2
 8006748:	e056      	b.n	80067f8 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006750:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	e032      	b.n	80067be <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800675e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006762:	011b      	lsls	r3, r3, #4
 8006764:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8006766:	e01e      	b.n	80067a6 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800676e:	6979      	ldr	r1, [r7, #20]
 8006770:	4618      	mov	r0, r3
 8006772:	f7ff fcbe 	bl	80060f2 <get_fat>
 8006776:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677e:	d101      	bne.n	8006784 <dir_sdi+0xac>
 8006780:	2301      	movs	r3, #1
 8006782:	e039      	b.n	80067f8 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d907      	bls.n	800679a <dir_sdi+0xc2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006790:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	429a      	cmp	r2, r3
 8006798:	d301      	bcc.n	800679e <dir_sdi+0xc6>
				return FR_INT_ERR;
 800679a:	2302      	movs	r3, #2
 800679c:	e02c      	b.n	80067f8 <dir_sdi+0x120>
			idx -= ic;
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80067a6:	683a      	ldr	r2, [r7, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d2dc      	bcs.n	8006768 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80067b4:	6979      	ldr	r1, [r7, #20]
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7ff fc7a 	bl	80060b0 <clust2sect>
 80067bc:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	697a      	ldr	r2, [r7, #20]
 80067c2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d101      	bne.n	80067d0 <dir_sdi+0xf8>
 80067cc:	2302      	movs	r3, #2
 80067ce:	e013      	b.n	80067f8 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	091a      	lsrs	r2, r3, #4
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	441a      	add	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80067e4:	461a      	mov	r2, r3
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	f003 030f 	and.w	r3, r3, #15
 80067ec:	015b      	lsls	r3, r3, #5
 80067ee:	441a      	add	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3718      	adds	r7, #24
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006800:	b590      	push	{r4, r7, lr}
 8006802:	b087      	sub	sp, #28
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8006810:	3301      	adds	r3, #1
 8006812:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	b29b      	uxth	r3, r3
 8006818:	2b00      	cmp	r3, #0
 800681a:	d004      	beq.n	8006826 <dir_next+0x26>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <dir_next+0x2a>
		return FR_NO_FILE;
 8006826:	2304      	movs	r3, #4
 8006828:	e0dd      	b.n	80069e6 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f003 030f 	and.w	r3, r3, #15
 8006830:	2b00      	cmp	r3, #0
 8006832:	f040 80c6 	bne.w	80069c2 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800683c:	1c5a      	adds	r2, r3, #1
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10b      	bne.n	8006866 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006854:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006858:	461a      	mov	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	4293      	cmp	r3, r2
 800685e:	f0c0 80b0 	bcc.w	80069c2 <dir_next+0x1c2>
				return FR_NO_FILE;
 8006862:	2304      	movs	r3, #4
 8006864:	e0bf      	b.n	80069e6 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	091b      	lsrs	r3, r3, #4
 800686a:	687a      	ldr	r2, [r7, #4]
 800686c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006870:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8006874:	3a01      	subs	r2, #1
 8006876:	4013      	ands	r3, r2
 8006878:	2b00      	cmp	r3, #0
 800687a:	f040 80a2 	bne.w	80069c2 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800688a:	4619      	mov	r1, r3
 800688c:	4610      	mov	r0, r2
 800688e:	f7ff fc30 	bl	80060f2 <get_fat>
 8006892:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d801      	bhi.n	800689e <dir_next+0x9e>
 800689a:	2302      	movs	r3, #2
 800689c:	e0a3      	b.n	80069e6 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a4:	d101      	bne.n	80068aa <dir_next+0xaa>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e09d      	b.n	80069e6 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80068b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d374      	bcc.n	80069a4 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d101      	bne.n	80068c4 <dir_next+0xc4>
 80068c0:	2304      	movs	r3, #4
 80068c2:	e090      	b.n	80069e6 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80068d0:	4619      	mov	r1, r3
 80068d2:	4610      	mov	r0, r2
 80068d4:	f7ff fe2f 	bl	8006536 <create_chain>
 80068d8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <dir_next+0xe4>
 80068e0:	2307      	movs	r3, #7
 80068e2:	e080      	b.n	80069e6 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d101      	bne.n	80068ee <dir_next+0xee>
 80068ea:	2302      	movs	r3, #2
 80068ec:	e07b      	b.n	80069e6 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f4:	d101      	bne.n	80068fa <dir_next+0xfa>
 80068f6:	2301      	movs	r3, #1
 80068f8:	e075      	b.n	80069e6 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006900:	4618      	mov	r0, r3
 8006902:	f7ff fab1 	bl	8005e68 <sync_window>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d001      	beq.n	8006910 <dir_next+0x110>
 800690c:	2301      	movs	r3, #1
 800690e:	e06a      	b.n	80069e6 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006916:	f44f 7200 	mov.w	r2, #512	; 0x200
 800691a:	2100      	movs	r1, #0
 800691c:	4618      	mov	r0, r3
 800691e:	f7ff f895 	bl	8005a4c <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800692e:	6979      	ldr	r1, [r7, #20]
 8006930:	4610      	mov	r0, r2
 8006932:	f7ff fbbd 	bl	80060b0 <clust2sect>
 8006936:	4603      	mov	r3, r0
 8006938:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800693c:	2300      	movs	r3, #0
 800693e:	613b      	str	r3, [r7, #16]
 8006940:	e01b      	b.n	800697a <dir_next+0x17a>
						dp->fs->wflag = 1;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006954:	4618      	mov	r0, r3
 8006956:	f7ff fa87 	bl	8005e68 <sync_window>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <dir_next+0x164>
 8006960:	2301      	movs	r3, #1
 8006962:	e040      	b.n	80069e6 <dir_next+0x1e6>
						dp->fs->winsect++;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800696a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800696e:	3201      	adds	r2, #1
 8006970:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	3301      	adds	r3, #1
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006980:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006984:	461a      	mov	r2, r3
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	4293      	cmp	r3, r2
 800698a:	d3da      	bcc.n	8006942 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006992:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	1a8a      	subs	r2, r1, r2
 80069a0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069b2:	6979      	ldr	r1, [r7, #20]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7ff fb7b 	bl	80060b0 <clust2sect>
 80069ba:	4602      	mov	r2, r0
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069d2:	461a      	mov	r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f003 030f 	and.w	r3, r3, #15
 80069da:	015b      	lsls	r3, r3, #5
 80069dc:	441a      	add	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	371c      	adds	r7, #28
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd90      	pop	{r4, r7, pc}

080069ee <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b084      	sub	sp, #16
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80069f8:	2100      	movs	r1, #0
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7ff fe6c 	bl	80066d8 <dir_sdi>
 8006a00:	4603      	mov	r3, r0
 8006a02:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d131      	bne.n	8006a6e <dir_alloc+0x80>
		n = 0;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	4610      	mov	r0, r2
 8006a1e:	f7ff fa6c 	bl	8005efa <move_window>
 8006a22:	4603      	mov	r3, r0
 8006a24:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006a26:	7bfb      	ldrb	r3, [r7, #15]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d11f      	bne.n	8006a6c <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	2be5      	cmp	r3, #229	; 0xe5
 8006a36:	d005      	beq.n	8006a44 <dir_alloc+0x56>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d107      	bne.n	8006a54 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	3301      	adds	r3, #1
 8006a48:	60bb      	str	r3, [r7, #8]
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d102      	bne.n	8006a58 <dir_alloc+0x6a>
 8006a52:	e00c      	b.n	8006a6e <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006a54:	2300      	movs	r3, #0
 8006a56:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006a58:	2101      	movs	r1, #1
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7ff fed0 	bl	8006800 <dir_next>
 8006a60:	4603      	mov	r3, r0
 8006a62:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8006a64:	7bfb      	ldrb	r3, [r7, #15]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d0d1      	beq.n	8006a0e <dir_alloc+0x20>
 8006a6a:	e000      	b.n	8006a6e <dir_alloc+0x80>
			if (res != FR_OK) break;
 8006a6c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
 8006a70:	2b04      	cmp	r3, #4
 8006a72:	d101      	bne.n	8006a78 <dir_alloc+0x8a>
 8006a74:	2307      	movs	r3, #7
 8006a76:	73fb      	strb	r3, [r7, #15]
	return res;
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b085      	sub	sp, #20
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	331b      	adds	r3, #27
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	021b      	lsls	r3, r3, #8
 8006a94:	b21a      	sxth	r2, r3
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	331a      	adds	r3, #26
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	b21b      	sxth	r3, r3
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	b21b      	sxth	r3, r3
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006aac:	2b03      	cmp	r3, #3
 8006aae:	d10f      	bne.n	8006ad0 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	3315      	adds	r3, #21
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	021b      	lsls	r3, r3, #8
 8006ab8:	b21a      	sxth	r2, r3
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	3314      	adds	r3, #20
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	b21b      	sxth	r3, r3
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	b21b      	sxth	r3, r3
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	041b      	lsls	r3, r3, #16
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]

	return cl;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3714      	adds	r7, #20
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bc80      	pop	{r7}
 8006ada:	4770      	bx	lr

08006adc <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	331a      	adds	r3, #26
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	b2d2      	uxtb	r2, r2
 8006aee:	701a      	strb	r2, [r3, #0]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	0a1b      	lsrs	r3, r3, #8
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	331b      	adds	r3, #27
 8006afc:	b2d2      	uxtb	r2, r2
 8006afe:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	0c1a      	lsrs	r2, r3, #16
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	3314      	adds	r3, #20
 8006b08:	b2d2      	uxtb	r2, r2
 8006b0a:	701a      	strb	r2, [r3, #0]
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	0c1b      	lsrs	r3, r3, #16
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	0a1b      	lsrs	r3, r3, #8
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	3315      	adds	r3, #21
 8006b1a:	b2d2      	uxtb	r2, r2
 8006b1c:	701a      	strb	r2, [r3, #0]
}
 8006b1e:	bf00      	nop
 8006b20:	370c      	adds	r7, #12
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bc80      	pop	{r7}
 8006b26:	4770      	bx	lr

08006b28 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006b30:	2100      	movs	r1, #0
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7ff fdd0 	bl	80066d8 <dir_sdi>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006b3c:	7dfb      	ldrb	r3, [r7, #23]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <dir_find+0x1e>
 8006b42:	7dfb      	ldrb	r3, [r7, #23]
 8006b44:	e03b      	b.n	8006bbe <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006b52:	4619      	mov	r1, r3
 8006b54:	4610      	mov	r0, r2
 8006b56:	f7ff f9d0 	bl	8005efa <move_window>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006b5e:	7dfb      	ldrb	r3, [r7, #23]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d128      	bne.n	8006bb6 <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b6a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d102      	bne.n	8006b7e <dir_find+0x56>
 8006b78:	2304      	movs	r3, #4
 8006b7a:	75fb      	strb	r3, [r7, #23]
 8006b7c:	e01e      	b.n	8006bbc <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	330b      	adds	r3, #11
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	f003 0308 	and.w	r3, r3, #8
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10a      	bne.n	8006ba2 <dir_find+0x7a>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006b92:	220b      	movs	r2, #11
 8006b94:	4619      	mov	r1, r3
 8006b96:	6938      	ldr	r0, [r7, #16]
 8006b98:	f7fe ff72 	bl	8005a80 <mem_cmp>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00b      	beq.n	8006bba <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f7ff fe2b 	bl	8006800 <dir_next>
 8006baa:	4603      	mov	r3, r0
 8006bac:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006bae:	7dfb      	ldrb	r3, [r7, #23]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d0c8      	beq.n	8006b46 <dir_find+0x1e>
 8006bb4:	e002      	b.n	8006bbc <dir_find+0x94>
		if (res != FR_OK) break;
 8006bb6:	bf00      	nop
 8006bb8:	e000      	b.n	8006bbc <dir_find+0x94>
			break;
 8006bba:	bf00      	nop

	return res;
 8006bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3718      	adds	r7, #24
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b084      	sub	sp, #16
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006bce:	2101      	movs	r1, #1
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff ff0c 	bl	80069ee <dir_alloc>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8006bda:	7bfb      	ldrb	r3, [r7, #15]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d126      	bne.n	8006c2e <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006bec:	4619      	mov	r1, r3
 8006bee:	4610      	mov	r0, r2
 8006bf0:	f7ff f983 	bl	8005efa <move_window>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006bf8:	7bfb      	ldrb	r3, [r7, #15]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d117      	bne.n	8006c2e <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006c04:	2220      	movs	r2, #32
 8006c06:	2100      	movs	r1, #0
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7fe ff1f 	bl	8005a4c <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006c1a:	220b      	movs	r2, #11
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	f7fe fef7 	bl	8005a10 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8006c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b088      	sub	sp, #32
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60fb      	str	r3, [r7, #12]
 8006c48:	e002      	b.n	8006c50 <create_name+0x18>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	60fb      	str	r3, [r7, #12]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	2b2f      	cmp	r3, #47	; 0x2f
 8006c56:	d0f8      	beq.n	8006c4a <create_name+0x12>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	2b5c      	cmp	r3, #92	; 0x5c
 8006c5e:	d0f4      	beq.n	8006c4a <create_name+0x12>
	sfn = dp->fn;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006c66:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006c68:	220b      	movs	r2, #11
 8006c6a:	2120      	movs	r1, #32
 8006c6c:	68b8      	ldr	r0, [r7, #8]
 8006c6e:	f7fe feed 	bl	8005a4c <mem_set>
	si = i = b = 0; ni = 8;
 8006c72:	2300      	movs	r3, #0
 8006c74:	77fb      	strb	r3, [r7, #31]
 8006c76:	2300      	movs	r3, #0
 8006c78:	613b      	str	r3, [r7, #16]
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	617b      	str	r3, [r7, #20]
 8006c7e:	2308      	movs	r3, #8
 8006c80:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	1c5a      	adds	r2, r3, #1
 8006c86:	617a      	str	r2, [r7, #20]
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8006c90:	7fbb      	ldrb	r3, [r7, #30]
 8006c92:	2b20      	cmp	r3, #32
 8006c94:	d953      	bls.n	8006d3e <create_name+0x106>
 8006c96:	7fbb      	ldrb	r3, [r7, #30]
 8006c98:	2b2f      	cmp	r3, #47	; 0x2f
 8006c9a:	d050      	beq.n	8006d3e <create_name+0x106>
 8006c9c:	7fbb      	ldrb	r3, [r7, #30]
 8006c9e:	2b5c      	cmp	r3, #92	; 0x5c
 8006ca0:	d04d      	beq.n	8006d3e <create_name+0x106>
		if (c == '.' || i >= ni) {
 8006ca2:	7fbb      	ldrb	r3, [r7, #30]
 8006ca4:	2b2e      	cmp	r3, #46	; 0x2e
 8006ca6:	d003      	beq.n	8006cb0 <create_name+0x78>
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d30f      	bcc.n	8006cd0 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	2b08      	cmp	r3, #8
 8006cb4:	d102      	bne.n	8006cbc <create_name+0x84>
 8006cb6:	7fbb      	ldrb	r3, [r7, #30]
 8006cb8:	2b2e      	cmp	r3, #46	; 0x2e
 8006cba:	d001      	beq.n	8006cc0 <create_name+0x88>
 8006cbc:	2306      	movs	r3, #6
 8006cbe:	e073      	b.n	8006da8 <create_name+0x170>
			i = 8; ni = 11;
 8006cc0:	2308      	movs	r3, #8
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	230b      	movs	r3, #11
 8006cc6:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8006cc8:	7ffb      	ldrb	r3, [r7, #31]
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	77fb      	strb	r3, [r7, #31]
 8006cce:	e035      	b.n	8006d3c <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006cd0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	da08      	bge.n	8006cea <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8006cd8:	7ffb      	ldrb	r3, [r7, #31]
 8006cda:	f043 0303 	orr.w	r3, r3, #3
 8006cde:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006ce0:	7fbb      	ldrb	r3, [r7, #30]
 8006ce2:	3b80      	subs	r3, #128	; 0x80
 8006ce4:	4a32      	ldr	r2, [pc, #200]	; (8006db0 <create_name+0x178>)
 8006ce6:	5cd3      	ldrb	r3, [r2, r3]
 8006ce8:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8006cea:	7fbb      	ldrb	r3, [r7, #30]
 8006cec:	4619      	mov	r1, r3
 8006cee:	4831      	ldr	r0, [pc, #196]	; (8006db4 <create_name+0x17c>)
 8006cf0:	f7fe feec 	bl	8005acc <chk_chr>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d001      	beq.n	8006cfe <create_name+0xc6>
				return FR_INVALID_NAME;
 8006cfa:	2306      	movs	r3, #6
 8006cfc:	e054      	b.n	8006da8 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8006cfe:	7fbb      	ldrb	r3, [r7, #30]
 8006d00:	2b40      	cmp	r3, #64	; 0x40
 8006d02:	d907      	bls.n	8006d14 <create_name+0xdc>
 8006d04:	7fbb      	ldrb	r3, [r7, #30]
 8006d06:	2b5a      	cmp	r3, #90	; 0x5a
 8006d08:	d804      	bhi.n	8006d14 <create_name+0xdc>
				b |= 2;
 8006d0a:	7ffb      	ldrb	r3, [r7, #31]
 8006d0c:	f043 0302 	orr.w	r3, r3, #2
 8006d10:	77fb      	strb	r3, [r7, #31]
 8006d12:	e00c      	b.n	8006d2e <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8006d14:	7fbb      	ldrb	r3, [r7, #30]
 8006d16:	2b60      	cmp	r3, #96	; 0x60
 8006d18:	d909      	bls.n	8006d2e <create_name+0xf6>
 8006d1a:	7fbb      	ldrb	r3, [r7, #30]
 8006d1c:	2b7a      	cmp	r3, #122	; 0x7a
 8006d1e:	d806      	bhi.n	8006d2e <create_name+0xf6>
					b |= 1; c -= 0x20;
 8006d20:	7ffb      	ldrb	r3, [r7, #31]
 8006d22:	f043 0301 	orr.w	r3, r3, #1
 8006d26:	77fb      	strb	r3, [r7, #31]
 8006d28:	7fbb      	ldrb	r3, [r7, #30]
 8006d2a:	3b20      	subs	r3, #32
 8006d2c:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	613a      	str	r2, [r7, #16]
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	4413      	add	r3, r2
 8006d38:	7fba      	ldrb	r2, [r7, #30]
 8006d3a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006d3c:	e7a1      	b.n	8006c82 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	441a      	add	r2, r3
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8006d48:	7fbb      	ldrb	r3, [r7, #30]
 8006d4a:	2b20      	cmp	r3, #32
 8006d4c:	d801      	bhi.n	8006d52 <create_name+0x11a>
 8006d4e:	2304      	movs	r3, #4
 8006d50:	e000      	b.n	8006d54 <create_name+0x11c>
 8006d52:	2300      	movs	r3, #0
 8006d54:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d101      	bne.n	8006d60 <create_name+0x128>
 8006d5c:	2306      	movs	r3, #6
 8006d5e:	e023      	b.n	8006da8 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	2be5      	cmp	r3, #229	; 0xe5
 8006d66:	d102      	bne.n	8006d6e <create_name+0x136>
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2205      	movs	r2, #5
 8006d6c:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	2b08      	cmp	r3, #8
 8006d72:	d102      	bne.n	8006d7a <create_name+0x142>
 8006d74:	7ffb      	ldrb	r3, [r7, #31]
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8006d7a:	7ffb      	ldrb	r3, [r7, #31]
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d103      	bne.n	8006d8c <create_name+0x154>
 8006d84:	7fbb      	ldrb	r3, [r7, #30]
 8006d86:	f043 0310 	orr.w	r3, r3, #16
 8006d8a:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8006d8c:	7ffb      	ldrb	r3, [r7, #31]
 8006d8e:	f003 030c 	and.w	r3, r3, #12
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	d103      	bne.n	8006d9e <create_name+0x166>
 8006d96:	7fbb      	ldrb	r3, [r7, #30]
 8006d98:	f043 0308 	orr.w	r3, r3, #8
 8006d9c:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	330b      	adds	r3, #11
 8006da2:	7fba      	ldrb	r2, [r7, #30]
 8006da4:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006da6:	2300      	movs	r3, #0
#endif
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3720      	adds	r7, #32
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	0800844c 	.word	0x0800844c
 8006db4:	080083c8 	.word	0x080083c8

08006db8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	2b2f      	cmp	r3, #47	; 0x2f
 8006dc8:	d003      	beq.n	8006dd2 <follow_path+0x1a>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	2b5c      	cmp	r3, #92	; 0x5c
 8006dd0:	d102      	bne.n	8006dd8 <follow_path+0x20>
		path++;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	2b1f      	cmp	r3, #31
 8006de6:	d80a      	bhi.n	8006dfe <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8006de8:	2100      	movs	r1, #0
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff fc74 	bl	80066d8 <dir_sdi>
 8006df0:	4603      	mov	r3, r0
 8006df2:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006dfc:	e045      	b.n	8006e8a <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006dfe:	463b      	mov	r3, r7
 8006e00:	4619      	mov	r1, r3
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7ff ff18 	bl	8006c38 <create_name>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006e0c:	7bfb      	ldrb	r3, [r7, #15]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d136      	bne.n	8006e80 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff fe88 	bl	8006b28 <dir_find>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006e22:	7adb      	ldrb	r3, [r3, #11]
 8006e24:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8006e26:	7bfb      	ldrb	r3, [r7, #15]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00a      	beq.n	8006e42 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006e2c:	7bfb      	ldrb	r3, [r7, #15]
 8006e2e:	2b04      	cmp	r3, #4
 8006e30:	d128      	bne.n	8006e84 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006e32:	7bbb      	ldrb	r3, [r7, #14]
 8006e34:	f003 0304 	and.w	r3, r3, #4
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d123      	bne.n	8006e84 <follow_path+0xcc>
 8006e3c:	2305      	movs	r3, #5
 8006e3e:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8006e40:	e020      	b.n	8006e84 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006e42:	7bbb      	ldrb	r3, [r7, #14]
 8006e44:	f003 0304 	and.w	r3, r3, #4
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d11d      	bne.n	8006e88 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006e52:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	330b      	adds	r3, #11
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	f003 0310 	and.w	r3, r3, #16
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d102      	bne.n	8006e68 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8006e62:	2305      	movs	r3, #5
 8006e64:	73fb      	strb	r3, [r7, #15]
 8006e66:	e010      	b.n	8006e8a <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e6e:	68b9      	ldr	r1, [r7, #8]
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff fe06 	bl	8006a82 <ld_clust>
 8006e76:	4602      	mov	r2, r0
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006e7e:	e7be      	b.n	8006dfe <follow_path+0x46>
			if (res != FR_OK) break;
 8006e80:	bf00      	nop
 8006e82:	e002      	b.n	8006e8a <follow_path+0xd2>
				break;
 8006e84:	bf00      	nop
 8006e86:	e000      	b.n	8006e8a <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006e88:	bf00      	nop
		}
	}

	return res;
 8006e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3710      	adds	r7, #16
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b087      	sub	sp, #28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d031      	beq.n	8006f0e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	617b      	str	r3, [r7, #20]
 8006eb0:	e002      	b.n	8006eb8 <get_ldnumber+0x24>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	617b      	str	r3, [r7, #20]
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	2b20      	cmp	r3, #32
 8006ebe:	d903      	bls.n	8006ec8 <get_ldnumber+0x34>
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	2b3a      	cmp	r3, #58	; 0x3a
 8006ec6:	d1f4      	bne.n	8006eb2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	2b3a      	cmp	r3, #58	; 0x3a
 8006ece:	d11c      	bne.n	8006f0a <get_ldnumber+0x76>
			tp = *path;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	60fa      	str	r2, [r7, #12]
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	3b30      	subs	r3, #48	; 0x30
 8006ee0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	2b09      	cmp	r3, #9
 8006ee6:	d80e      	bhi.n	8006f06 <get_ldnumber+0x72>
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d10a      	bne.n	8006f06 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d107      	bne.n	8006f06 <get_ldnumber+0x72>
					vol = (int)i;
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	3301      	adds	r3, #1
 8006efe:	617b      	str	r3, [r7, #20]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	e002      	b.n	8006f10 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006f0e:	693b      	ldr	r3, [r7, #16]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	371c      	adds	r7, #28
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bc80      	pop	{r7}
 8006f18:	4770      	bx	lr
	...

08006f1c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f04f 32ff 	mov.w	r2, #4294967295
 8006f34:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8006f38:	6839      	ldr	r1, [r7, #0]
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fe ffdd 	bl	8005efa <move_window>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <check_fs+0x2e>
		return 3;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e04a      	b.n	8006fe0 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006f50:	3301      	adds	r3, #1
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	021b      	lsls	r3, r3, #8
 8006f56:	b21a      	sxth	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8006f5e:	b21b      	sxth	r3, r3
 8006f60:	4313      	orrs	r3, r2
 8006f62:	b21b      	sxth	r3, r3
 8006f64:	4a20      	ldr	r2, [pc, #128]	; (8006fe8 <check_fs+0xcc>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d001      	beq.n	8006f6e <check_fs+0x52>
		return 2;
 8006f6a:	2302      	movs	r3, #2
 8006f6c:	e038      	b.n	8006fe0 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	3336      	adds	r3, #54	; 0x36
 8006f72:	3303      	adds	r3, #3
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	061a      	lsls	r2, r3, #24
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	3336      	adds	r3, #54	; 0x36
 8006f7c:	3302      	adds	r3, #2
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	041b      	lsls	r3, r3, #16
 8006f82:	4313      	orrs	r3, r2
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	3236      	adds	r2, #54	; 0x36
 8006f88:	3201      	adds	r2, #1
 8006f8a:	7812      	ldrb	r2, [r2, #0]
 8006f8c:	0212      	lsls	r2, r2, #8
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8006f96:	4313      	orrs	r3, r2
 8006f98:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006f9c:	4a13      	ldr	r2, [pc, #76]	; (8006fec <check_fs+0xd0>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d101      	bne.n	8006fa6 <check_fs+0x8a>
		return 0;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	e01c      	b.n	8006fe0 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	3352      	adds	r3, #82	; 0x52
 8006faa:	3303      	adds	r3, #3
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	061a      	lsls	r2, r3, #24
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3352      	adds	r3, #82	; 0x52
 8006fb4:	3302      	adds	r3, #2
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	041b      	lsls	r3, r3, #16
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	3252      	adds	r2, #82	; 0x52
 8006fc0:	3201      	adds	r2, #1
 8006fc2:	7812      	ldrb	r2, [r2, #0]
 8006fc4:	0212      	lsls	r2, r2, #8
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006fd4:	4a05      	ldr	r2, [pc, #20]	; (8006fec <check_fs+0xd0>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d101      	bne.n	8006fde <check_fs+0xc2>
		return 0;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	e000      	b.n	8006fe0 <check_fs+0xc4>

	return 1;
 8006fde:	2301      	movs	r3, #1
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3708      	adds	r7, #8
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	ffffaa55 	.word	0xffffaa55
 8006fec:	00544146 	.word	0x00544146

08006ff0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b096      	sub	sp, #88	; 0x58
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007004:	68b8      	ldr	r0, [r7, #8]
 8007006:	f7ff ff45 	bl	8006e94 <get_ldnumber>
 800700a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800700c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800700e:	2b00      	cmp	r3, #0
 8007010:	da01      	bge.n	8007016 <find_volume+0x26>
 8007012:	230b      	movs	r3, #11
 8007014:	e2a8      	b.n	8007568 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007016:	4a9d      	ldr	r2, [pc, #628]	; (800728c <find_volume+0x29c>)
 8007018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800701a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800701e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <find_volume+0x3a>
 8007026:	230c      	movs	r3, #12
 8007028:	e29e      	b.n	8007568 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800702e:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8007030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007032:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007036:	2b00      	cmp	r3, #0
 8007038:	d01b      	beq.n	8007072 <find_volume+0x82>
		stat = disk_status(fs->drv);
 800703a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007040:	4618      	mov	r0, r3
 8007042:	f7fe fc47 	bl	80058d4 <disk_status>
 8007046:	4603      	mov	r3, r0
 8007048:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800704c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10c      	bne.n	8007072 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8007058:	79fb      	ldrb	r3, [r7, #7]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d007      	beq.n	800706e <find_volume+0x7e>
 800705e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007062:	f003 0304 	and.w	r3, r3, #4
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 800706a:	230a      	movs	r3, #10
 800706c:	e27c      	b.n	8007568 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 800706e:	2300      	movs	r3, #0
 8007070:	e27a      	b.n	8007568 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007074:	2200      	movs	r2, #0
 8007076:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800707a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800707c:	b2da      	uxtb	r2, r3
 800707e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007080:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007086:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800708a:	4618      	mov	r0, r3
 800708c:	f7fe fc3c 	bl	8005908 <disk_initialize>
 8007090:	4603      	mov	r3, r0
 8007092:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8007096:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800709a:	f003 0301 	and.w	r3, r3, #1
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d001      	beq.n	80070a6 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80070a2:	2303      	movs	r3, #3
 80070a4:	e260      	b.n	8007568 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80070a6:	79fb      	ldrb	r3, [r7, #7]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d007      	beq.n	80070bc <find_volume+0xcc>
 80070ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d001      	beq.n	80070bc <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 80070b8:	230a      	movs	r3, #10
 80070ba:	e255      	b.n	8007568 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80070bc:	2300      	movs	r3, #0
 80070be:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80070c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80070c2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80070c4:	f7ff ff2a 	bl	8006f1c <check_fs>
 80070c8:	4603      	mov	r3, r0
 80070ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80070ce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d153      	bne.n	800717e <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80070d6:	2300      	movs	r3, #0
 80070d8:	643b      	str	r3, [r7, #64]	; 0x40
 80070da:	e028      	b.n	800712e <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80070dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070e0:	011b      	lsls	r3, r3, #4
 80070e2:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80070e6:	4413      	add	r3, r2
 80070e8:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	3304      	adds	r3, #4
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d012      	beq.n	800711a <find_volume+0x12a>
 80070f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f6:	330b      	adds	r3, #11
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	061a      	lsls	r2, r3, #24
 80070fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fe:	330a      	adds	r3, #10
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	041b      	lsls	r3, r3, #16
 8007104:	4313      	orrs	r3, r2
 8007106:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007108:	3209      	adds	r2, #9
 800710a:	7812      	ldrb	r2, [r2, #0]
 800710c:	0212      	lsls	r2, r2, #8
 800710e:	4313      	orrs	r3, r2
 8007110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007112:	3208      	adds	r2, #8
 8007114:	7812      	ldrb	r2, [r2, #0]
 8007116:	431a      	orrs	r2, r3
 8007118:	e000      	b.n	800711c <find_volume+0x12c>
 800711a:	2200      	movs	r2, #0
 800711c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	3358      	adds	r3, #88	; 0x58
 8007122:	443b      	add	r3, r7
 8007124:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007128:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800712a:	3301      	adds	r3, #1
 800712c:	643b      	str	r3, [r7, #64]	; 0x40
 800712e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007130:	2b03      	cmp	r3, #3
 8007132:	d9d3      	bls.n	80070dc <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8007134:	2300      	movs	r3, #0
 8007136:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <find_volume+0x154>
 800713e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007140:	3b01      	subs	r3, #1
 8007142:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8007144:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	3358      	adds	r3, #88	; 0x58
 800714a:	443b      	add	r3, r7
 800714c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007150:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8007152:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007154:	2b00      	cmp	r3, #0
 8007156:	d005      	beq.n	8007164 <find_volume+0x174>
 8007158:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800715a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800715c:	f7ff fede 	bl	8006f1c <check_fs>
 8007160:	4603      	mov	r3, r0
 8007162:	e000      	b.n	8007166 <find_volume+0x176>
 8007164:	2302      	movs	r3, #2
 8007166:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800716a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800716e:	2b00      	cmp	r3, #0
 8007170:	d005      	beq.n	800717e <find_volume+0x18e>
 8007172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007174:	3301      	adds	r3, #1
 8007176:	643b      	str	r3, [r7, #64]	; 0x40
 8007178:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800717a:	2b03      	cmp	r3, #3
 800717c:	d9e2      	bls.n	8007144 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800717e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007182:	2b03      	cmp	r3, #3
 8007184:	d101      	bne.n	800718a <find_volume+0x19a>
 8007186:	2301      	movs	r3, #1
 8007188:	e1ee      	b.n	8007568 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800718a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <find_volume+0x1a6>
 8007192:	230d      	movs	r3, #13
 8007194:	e1e8      	b.n	8007568 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007198:	7b1b      	ldrb	r3, [r3, #12]
 800719a:	021b      	lsls	r3, r3, #8
 800719c:	b21a      	sxth	r2, r3
 800719e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a0:	7adb      	ldrb	r3, [r3, #11]
 80071a2:	b21b      	sxth	r3, r3
 80071a4:	4313      	orrs	r3, r2
 80071a6:	b21b      	sxth	r3, r3
 80071a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071ac:	d001      	beq.n	80071b2 <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 80071ae:	230d      	movs	r3, #13
 80071b0:	e1da      	b.n	8007568 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80071b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b4:	7ddb      	ldrb	r3, [r3, #23]
 80071b6:	021b      	lsls	r3, r3, #8
 80071b8:	b21a      	sxth	r2, r3
 80071ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071bc:	7d9b      	ldrb	r3, [r3, #22]
 80071be:	b21b      	sxth	r3, r3
 80071c0:	4313      	orrs	r3, r2
 80071c2:	b21b      	sxth	r3, r3
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80071c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d112      	bne.n	80071f4 <find_volume+0x204>
 80071ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80071d4:	061a      	lsls	r2, r3, #24
 80071d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80071dc:	041b      	lsls	r3, r3, #16
 80071de:	4313      	orrs	r3, r2
 80071e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071e2:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80071e6:	0212      	lsls	r2, r2, #8
 80071e8:	4313      	orrs	r3, r2
 80071ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071ec:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80071f0:	4313      	orrs	r3, r2
 80071f2:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80071f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80071f8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80071fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fe:	7c1a      	ldrb	r2, [r3, #16]
 8007200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007202:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8007206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007208:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800720c:	2b01      	cmp	r3, #1
 800720e:	d006      	beq.n	800721e <find_volume+0x22e>
 8007210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007212:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8007216:	2b02      	cmp	r3, #2
 8007218:	d001      	beq.n	800721e <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 800721a:	230d      	movs	r3, #13
 800721c:	e1a4      	b.n	8007568 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800721e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007220:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8007224:	461a      	mov	r2, r3
 8007226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007228:	fb02 f303 	mul.w	r3, r2, r3
 800722c:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800722e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007230:	7b5a      	ldrb	r2, [r3, #13]
 8007232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007234:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8007238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00a      	beq.n	8007258 <find_volume+0x268>
 8007242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007244:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007248:	461a      	mov	r2, r3
 800724a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007250:	3b01      	subs	r3, #1
 8007252:	4013      	ands	r3, r2
 8007254:	2b00      	cmp	r3, #0
 8007256:	d001      	beq.n	800725c <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8007258:	230d      	movs	r3, #13
 800725a:	e185      	b.n	8007568 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800725c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725e:	7c9b      	ldrb	r3, [r3, #18]
 8007260:	021b      	lsls	r3, r3, #8
 8007262:	b21a      	sxth	r2, r3
 8007264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007266:	7c5b      	ldrb	r3, [r3, #17]
 8007268:	b21b      	sxth	r3, r3
 800726a:	4313      	orrs	r3, r2
 800726c:	b21b      	sxth	r3, r3
 800726e:	b29a      	uxth	r2, r3
 8007270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007272:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8007276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007278:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800727c:	f003 030f 	and.w	r3, r3, #15
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d004      	beq.n	8007290 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8007286:	230d      	movs	r3, #13
 8007288:	e16e      	b.n	8007568 <find_volume+0x578>
 800728a:	bf00      	nop
 800728c:	200043fc 	.word	0x200043fc

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8007290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007292:	7d1b      	ldrb	r3, [r3, #20]
 8007294:	021b      	lsls	r3, r3, #8
 8007296:	b21a      	sxth	r2, r3
 8007298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729a:	7cdb      	ldrb	r3, [r3, #19]
 800729c:	b21b      	sxth	r3, r3
 800729e:	4313      	orrs	r3, r2
 80072a0:	b21b      	sxth	r3, r3
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80072a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d112      	bne.n	80072d2 <find_volume+0x2e2>
 80072ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ae:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80072b2:	061a      	lsls	r2, r3, #24
 80072b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80072ba:	041b      	lsls	r3, r3, #16
 80072bc:	4313      	orrs	r3, r2
 80072be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072c0:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80072c4:	0212      	lsls	r2, r2, #8
 80072c6:	4313      	orrs	r3, r2
 80072c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072ca:	f892 2020 	ldrb.w	r2, [r2, #32]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80072d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d4:	7bdb      	ldrb	r3, [r3, #15]
 80072d6:	021b      	lsls	r3, r3, #8
 80072d8:	b21a      	sxth	r2, r3
 80072da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072dc:	7b9b      	ldrb	r3, [r3, #14]
 80072de:	b21b      	sxth	r3, r3
 80072e0:	4313      	orrs	r3, r2
 80072e2:	b21b      	sxth	r3, r3
 80072e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80072e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d101      	bne.n	80072f0 <find_volume+0x300>
 80072ec:	230d      	movs	r3, #13
 80072ee:	e13b      	b.n	8007568 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80072f0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80072f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072f4:	4413      	add	r3, r2
 80072f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072f8:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80072fc:	0912      	lsrs	r2, r2, #4
 80072fe:	b292      	uxth	r2, r2
 8007300:	4413      	add	r3, r2
 8007302:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007304:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007308:	429a      	cmp	r2, r3
 800730a:	d201      	bcs.n	8007310 <find_volume+0x320>
 800730c:	230d      	movs	r3, #13
 800730e:	e12b      	b.n	8007568 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8007310:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007318:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800731c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007320:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8007322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007324:	2b00      	cmp	r3, #0
 8007326:	d101      	bne.n	800732c <find_volume+0x33c>
 8007328:	230d      	movs	r3, #13
 800732a:	e11d      	b.n	8007568 <find_volume+0x578>
	fmt = FS_FAT12;
 800732c:	2301      	movs	r3, #1
 800732e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8007332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007334:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007338:	4293      	cmp	r3, r2
 800733a:	d902      	bls.n	8007342 <find_volume+0x352>
 800733c:	2302      	movs	r3, #2
 800733e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8007342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007344:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007348:	4293      	cmp	r3, r2
 800734a:	d902      	bls.n	8007352 <find_volume+0x362>
 800734c:	2303      	movs	r3, #3
 800734e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8007352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007354:	1c9a      	adds	r2, r3, #2
 8007356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007358:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 800735c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007360:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8007364:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007366:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007368:	441a      	add	r2, r3
 800736a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736c:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8007370:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007374:	441a      	add	r2, r3
 8007376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007378:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 800737c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007380:	2b03      	cmp	r3, #3
 8007382:	d121      	bne.n	80073c8 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8007384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007386:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800738a:	2b00      	cmp	r3, #0
 800738c:	d001      	beq.n	8007392 <find_volume+0x3a2>
 800738e:	230d      	movs	r3, #13
 8007390:	e0ea      	b.n	8007568 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8007392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007394:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007398:	061a      	lsls	r2, r3, #24
 800739a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800739c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80073a0:	041b      	lsls	r3, r3, #16
 80073a2:	4313      	orrs	r3, r2
 80073a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073a6:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80073aa:	0212      	lsls	r2, r2, #8
 80073ac:	4313      	orrs	r3, r2
 80073ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073b0:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80073b4:	431a      	orrs	r2, r3
 80073b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80073bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073be:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	647b      	str	r3, [r7, #68]	; 0x44
 80073c6:	e025      	b.n	8007414 <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80073c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ca:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <find_volume+0x3e6>
 80073d2:	230d      	movs	r3, #13
 80073d4:	e0c8      	b.n	8007568 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80073d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80073dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073de:	441a      	add	r2, r3
 80073e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80073e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d104      	bne.n	80073f8 <find_volume+0x408>
 80073ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80073f4:	005b      	lsls	r3, r3, #1
 80073f6:	e00c      	b.n	8007412 <find_volume+0x422>
 80073f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80073fe:	4613      	mov	r3, r2
 8007400:	005b      	lsls	r3, r3, #1
 8007402:	4413      	add	r3, r2
 8007404:	085a      	lsrs	r2, r3, #1
 8007406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007408:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8007412:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8007414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007416:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800741a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800741c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007420:	0a5b      	lsrs	r3, r3, #9
 8007422:	429a      	cmp	r2, r3
 8007424:	d201      	bcs.n	800742a <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 8007426:	230d      	movs	r3, #13
 8007428:	e09e      	b.n	8007568 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800742a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742c:	f04f 32ff 	mov.w	r2, #4294967295
 8007430:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 8007434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007436:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800743a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8007440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007442:	2280      	movs	r2, #128	; 0x80
 8007444:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8007448:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800744c:	2b03      	cmp	r3, #3
 800744e:	d177      	bne.n	8007540 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8007450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007452:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007456:	021b      	lsls	r3, r3, #8
 8007458:	b21a      	sxth	r2, r3
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007460:	b21b      	sxth	r3, r3
 8007462:	4313      	orrs	r3, r2
 8007464:	b21b      	sxth	r3, r3
 8007466:	2b01      	cmp	r3, #1
 8007468:	d16a      	bne.n	8007540 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 800746a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800746c:	3301      	adds	r3, #1
 800746e:	4619      	mov	r1, r3
 8007470:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007472:	f7fe fd42 	bl	8005efa <move_window>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d161      	bne.n	8007540 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 800747c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007486:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800748a:	021b      	lsls	r3, r3, #8
 800748c:	b21a      	sxth	r2, r3
 800748e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007490:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007494:	b21b      	sxth	r3, r3
 8007496:	4313      	orrs	r3, r2
 8007498:	b21b      	sxth	r3, r3
 800749a:	4a35      	ldr	r2, [pc, #212]	; (8007570 <find_volume+0x580>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d14f      	bne.n	8007540 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80074a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a2:	78db      	ldrb	r3, [r3, #3]
 80074a4:	061a      	lsls	r2, r3, #24
 80074a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a8:	789b      	ldrb	r3, [r3, #2]
 80074aa:	041b      	lsls	r3, r3, #16
 80074ac:	4313      	orrs	r3, r2
 80074ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074b0:	7852      	ldrb	r2, [r2, #1]
 80074b2:	0212      	lsls	r2, r2, #8
 80074b4:	4313      	orrs	r3, r2
 80074b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074b8:	7812      	ldrb	r2, [r2, #0]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	4a2d      	ldr	r2, [pc, #180]	; (8007574 <find_volume+0x584>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d13e      	bne.n	8007540 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80074c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c4:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80074c8:	061a      	lsls	r2, r3, #24
 80074ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074cc:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80074d0:	041b      	lsls	r3, r3, #16
 80074d2:	4313      	orrs	r3, r2
 80074d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074d6:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80074da:	0212      	lsls	r2, r2, #8
 80074dc:	4313      	orrs	r3, r2
 80074de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074e0:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 80074e4:	4313      	orrs	r3, r2
 80074e6:	4a24      	ldr	r2, [pc, #144]	; (8007578 <find_volume+0x588>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d129      	bne.n	8007540 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80074ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ee:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80074f2:	061a      	lsls	r2, r3, #24
 80074f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f6:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80074fa:	041b      	lsls	r3, r3, #16
 80074fc:	4313      	orrs	r3, r2
 80074fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007500:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8007504:	0212      	lsls	r2, r2, #8
 8007506:	4313      	orrs	r3, r2
 8007508:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800750a:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800750e:	431a      	orrs	r2, r3
 8007510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007512:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8007516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007518:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800751c:	061a      	lsls	r2, r3, #24
 800751e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007520:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8007524:	041b      	lsls	r3, r3, #16
 8007526:	4313      	orrs	r3, r2
 8007528:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800752a:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800752e:	0212      	lsls	r2, r2, #8
 8007530:	4313      	orrs	r3, r2
 8007532:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007534:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8007538:	431a      	orrs	r2, r3
 800753a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007542:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007546:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800754a:	4b0c      	ldr	r3, [pc, #48]	; (800757c <find_volume+0x58c>)
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	3301      	adds	r3, #1
 8007550:	b29a      	uxth	r2, r3
 8007552:	4b0a      	ldr	r3, [pc, #40]	; (800757c <find_volume+0x58c>)
 8007554:	801a      	strh	r2, [r3, #0]
 8007556:	4b09      	ldr	r3, [pc, #36]	; (800757c <find_volume+0x58c>)
 8007558:	881a      	ldrh	r2, [r3, #0]
 800755a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800755c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8007560:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007562:	f7fe fc57 	bl	8005e14 <clear_lock>
#endif

	return FR_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3758      	adds	r7, #88	; 0x58
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	ffffaa55 	.word	0xffffaa55
 8007574:	41615252 	.word	0x41615252
 8007578:	61417272 	.word	0x61417272
 800757c:	20004400 	.word	0x20004400

08007580 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d022      	beq.n	80075d8 <validate+0x58>
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007598:	2b00      	cmp	r3, #0
 800759a:	d01d      	beq.n	80075d8 <validate+0x58>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80075a2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d016      	beq.n	80075d8 <validate+0x58>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80075b0:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d10c      	bne.n	80075d8 <validate+0x58>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80075c4:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fe f983 	bl	80058d4 <disk_status>
 80075ce:	4603      	mov	r3, r0
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d001      	beq.n	80075dc <validate+0x5c>
		return FR_INVALID_OBJECT;
 80075d8:	2309      	movs	r3, #9
 80075da:	e000      	b.n	80075de <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80075dc:	2300      	movs	r3, #0
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3710      	adds	r7, #16
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
	...

080075e8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	4613      	mov	r3, r2
 80075f4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80075fa:	f107 0310 	add.w	r3, r7, #16
 80075fe:	4618      	mov	r0, r3
 8007600:	f7ff fc48 	bl	8006e94 <get_ldnumber>
 8007604:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	2b00      	cmp	r3, #0
 800760a:	da01      	bge.n	8007610 <f_mount+0x28>
 800760c:	230b      	movs	r3, #11
 800760e:	e02d      	b.n	800766c <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007610:	4a18      	ldr	r2, [pc, #96]	; (8007674 <f_mount+0x8c>)
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007618:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d006      	beq.n	800762e <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8007620:	69b8      	ldr	r0, [r7, #24]
 8007622:	f7fe fbf7 	bl	8005e14 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	490d      	ldr	r1, [pc, #52]	; (8007674 <f_mount+0x8c>)
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d002      	beq.n	8007652 <f_mount+0x6a>
 800764c:	79fb      	ldrb	r3, [r7, #7]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d001      	beq.n	8007656 <f_mount+0x6e>
 8007652:	2300      	movs	r3, #0
 8007654:	e00a      	b.n	800766c <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8007656:	f107 0108 	add.w	r1, r7, #8
 800765a:	f107 030c 	add.w	r3, r7, #12
 800765e:	2200      	movs	r2, #0
 8007660:	4618      	mov	r0, r3
 8007662:	f7ff fcc5 	bl	8006ff0 <find_volume>
 8007666:	4603      	mov	r3, r0
 8007668:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800766a:	7dfb      	ldrb	r3, [r7, #23]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3720      	adds	r7, #32
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	200043fc 	.word	0x200043fc

08007678 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800767e:	af00      	add	r7, sp, #0
 8007680:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007684:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007688:	6018      	str	r0, [r3, #0]
 800768a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800768e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8007692:	6019      	str	r1, [r3, #0]
 8007694:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007698:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800769c:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800769e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076a2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d101      	bne.n	80076b0 <f_open+0x38>
 80076ac:	2309      	movs	r3, #9
 80076ae:	e257      	b.n	8007b60 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 80076b0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076b4:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80076c0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076c4:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80076c8:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80076cc:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80076d0:	7812      	ldrb	r2, [r2, #0]
 80076d2:	f002 021f 	and.w	r2, r2, #31
 80076d6:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80076d8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80076dc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	f023 0301 	bic.w	r3, r3, #1
 80076e6:	b2da      	uxtb	r2, r3
 80076e8:	f107 0108 	add.w	r1, r7, #8
 80076ec:	f107 0320 	add.w	r3, r7, #32
 80076f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff fc7b 	bl	8006ff0 <find_volume>
 80076fa:	4603      	mov	r3, r0
 80076fc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007700:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007704:	2b00      	cmp	r3, #0
 8007706:	f040 8229 	bne.w	8007b5c <f_open+0x4e4>
		INIT_BUF(dj);
 800770a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800770e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007712:	f107 0214 	add.w	r2, r7, #20
 8007716:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 800771a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800771e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	f107 0320 	add.w	r3, r7, #32
 8007728:	4611      	mov	r1, r2
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff fb44 	bl	8006db8 <follow_path>
 8007730:	4603      	mov	r3, r0
 8007732:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 8007736:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800773a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800773e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007742:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007746:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800774a:	2b00      	cmp	r3, #0
 800774c:	d11d      	bne.n	800778a <f_open+0x112>
			if (!dir)	/* Default directory itself */
 800774e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007752:	2b00      	cmp	r3, #0
 8007754:	d103      	bne.n	800775e <f_open+0xe6>
				res = FR_INVALID_NAME;
 8007756:	2306      	movs	r3, #6
 8007758:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800775c:	e015      	b.n	800778a <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800775e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007762:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007766:	781b      	ldrb	r3, [r3, #0]
 8007768:	f023 0301 	bic.w	r3, r3, #1
 800776c:	2b00      	cmp	r3, #0
 800776e:	bf14      	ite	ne
 8007770:	2301      	movne	r3, #1
 8007772:	2300      	moveq	r3, #0
 8007774:	b2db      	uxtb	r3, r3
 8007776:	461a      	mov	r2, r3
 8007778:	f107 0320 	add.w	r3, r7, #32
 800777c:	4611      	mov	r1, r2
 800777e:	4618      	mov	r0, r3
 8007780:	f7fe f9be 	bl	8005b00 <chk_lock>
 8007784:	4603      	mov	r3, r0
 8007786:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800778a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800778e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	f003 031c 	and.w	r3, r3, #28
 8007798:	2b00      	cmp	r3, #0
 800779a:	f000 80e6 	beq.w	800796a <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 800779e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d027      	beq.n	80077f6 <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80077a6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	d10e      	bne.n	80077cc <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80077ae:	f7fe fa13 	bl	8005bd8 <enq_lock>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d006      	beq.n	80077c6 <f_open+0x14e>
 80077b8:	f107 0320 	add.w	r3, r7, #32
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff fa02 	bl	8006bc6 <dir_register>
 80077c2:	4603      	mov	r3, r0
 80077c4:	e000      	b.n	80077c8 <f_open+0x150>
 80077c6:	2312      	movs	r3, #18
 80077c8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80077cc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80077d0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80077d4:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80077d8:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80077dc:	7812      	ldrb	r2, [r2, #0]
 80077de:	f042 0208 	orr.w	r2, r2, #8
 80077e2:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 80077e4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80077e8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80077ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80077f0:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 80077f4:	e017      	b.n	8007826 <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80077f6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80077fa:	330b      	adds	r3, #11
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	f003 0311 	and.w	r3, r3, #17
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <f_open+0x196>
					res = FR_DENIED;
 8007806:	2307      	movs	r3, #7
 8007808:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800780c:	e00b      	b.n	8007826 <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800780e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007812:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	f003 0304 	and.w	r3, r3, #4
 800781c:	2b00      	cmp	r3, #0
 800781e:	d002      	beq.n	8007826 <f_open+0x1ae>
						res = FR_EXIST;
 8007820:	2308      	movs	r3, #8
 8007822:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007826:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800782a:	2b00      	cmp	r3, #0
 800782c:	f040 80c1 	bne.w	80079b2 <f_open+0x33a>
 8007830:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007834:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	f003 0308 	and.w	r3, r3, #8
 800783e:	2b00      	cmp	r3, #0
 8007840:	f000 80b7 	beq.w	80079b2 <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 8007844:	f7fd ffa4 	bl	8005790 <get_fattime>
 8007848:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 800784c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007850:	330e      	adds	r3, #14
 8007852:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8007856:	b2d2      	uxtb	r2, r2
 8007858:	701a      	strb	r2, [r3, #0]
 800785a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800785e:	b29b      	uxth	r3, r3
 8007860:	0a1b      	lsrs	r3, r3, #8
 8007862:	b29a      	uxth	r2, r3
 8007864:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007868:	330f      	adds	r3, #15
 800786a:	b2d2      	uxtb	r2, r2
 800786c:	701a      	strb	r2, [r3, #0]
 800786e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8007872:	0c1a      	lsrs	r2, r3, #16
 8007874:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007878:	3310      	adds	r3, #16
 800787a:	b2d2      	uxtb	r2, r2
 800787c:	701a      	strb	r2, [r3, #0]
 800787e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8007882:	0e1a      	lsrs	r2, r3, #24
 8007884:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007888:	3311      	adds	r3, #17
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800788e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007892:	330b      	adds	r3, #11
 8007894:	2200      	movs	r2, #0
 8007896:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8007898:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800789c:	331c      	adds	r3, #28
 800789e:	2200      	movs	r2, #0
 80078a0:	701a      	strb	r2, [r3, #0]
 80078a2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80078a6:	331d      	adds	r3, #29
 80078a8:	2200      	movs	r2, #0
 80078aa:	701a      	strb	r2, [r3, #0]
 80078ac:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80078b0:	331e      	adds	r3, #30
 80078b2:	2200      	movs	r2, #0
 80078b4:	701a      	strb	r2, [r3, #0]
 80078b6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80078ba:	331f      	adds	r3, #31
 80078bc:	2200      	movs	r2, #0
 80078be:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 80078c0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80078c4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80078c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80078cc:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7ff f8d6 	bl	8006a82 <ld_clust>
 80078d6:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 80078da:	2100      	movs	r1, #0
 80078dc:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 80078e0:	f7ff f8fc 	bl	8006adc <st_clust>
				dj.fs->wflag = 1;
 80078e4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80078e8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80078ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 80078f6:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d059      	beq.n	80079b2 <f_open+0x33a>
					dw = dj.fs->winsect;
 80078fe:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007902:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007906:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800790a:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800790e:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8007912:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007916:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800791a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800791e:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8007922:	4618      	mov	r0, r3
 8007924:	f7fe fdad 	bl	8006482 <remove_chain>
 8007928:	4603      	mov	r3, r0
 800792a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 800792e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007932:	2b00      	cmp	r3, #0
 8007934:	d13d      	bne.n	80079b2 <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007936:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800793a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800793e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007942:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8007946:	3a01      	subs	r2, #1
 8007948:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 800794c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007950:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007954:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007958:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800795c:	4618      	mov	r0, r3
 800795e:	f7fe facc 	bl	8005efa <move_window>
 8007962:	4603      	mov	r3, r0
 8007964:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007968:	e023      	b.n	80079b2 <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800796a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800796e:	2b00      	cmp	r3, #0
 8007970:	d11f      	bne.n	80079b2 <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8007972:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007976:	330b      	adds	r3, #11
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	f003 0310 	and.w	r3, r3, #16
 800797e:	2b00      	cmp	r3, #0
 8007980:	d003      	beq.n	800798a <f_open+0x312>
					res = FR_NO_FILE;
 8007982:	2304      	movs	r3, #4
 8007984:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007988:	e013      	b.n	80079b2 <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800798a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800798e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	f003 0302 	and.w	r3, r3, #2
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00a      	beq.n	80079b2 <f_open+0x33a>
 800799c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80079a0:	330b      	adds	r3, #11
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	f003 0301 	and.w	r3, r3, #1
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <f_open+0x33a>
						res = FR_DENIED;
 80079ac:	2307      	movs	r3, #7
 80079ae:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 80079b2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d153      	bne.n	8007a62 <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80079ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80079be:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	f003 0308 	and.w	r3, r3, #8
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d00b      	beq.n	80079e4 <f_open+0x36c>
				mode |= FA__WRITTEN;
 80079cc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80079d0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80079d4:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80079d8:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80079dc:	7812      	ldrb	r2, [r2, #0]
 80079de:	f042 0220 	orr.w	r2, r2, #32
 80079e2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80079e4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80079e8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80079ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079f0:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80079f4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80079f8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 8007a02:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a06:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8007a10:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a14:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a18:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	f023 0301 	bic.w	r3, r3, #1
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	bf14      	ite	ne
 8007a26:	2301      	movne	r3, #1
 8007a28:	2300      	moveq	r3, #0
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	f107 0320 	add.w	r3, r7, #32
 8007a32:	4611      	mov	r1, r2
 8007a34:	4618      	mov	r0, r3
 8007a36:	f7fe f8f3 	bl	8005c20 <inc_lock>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a40:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8007a4a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a4e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d102      	bne.n	8007a62 <f_open+0x3ea>
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8007a62:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d178      	bne.n	8007b5c <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 8007a6a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a6e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8007a78:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8007a7c:	7812      	ldrb	r2, [r2, #0]
 8007a7e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8007a82:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a86:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8007a92:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007a96:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007a9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007a9e:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7fe ffed 	bl	8006a82 <ld_clust>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007aae:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8007ab8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007abc:	331f      	adds	r3, #31
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	061a      	lsls	r2, r3, #24
 8007ac2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007ac6:	331e      	adds	r3, #30
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	041b      	lsls	r3, r3, #16
 8007acc:	4313      	orrs	r3, r2
 8007ace:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8007ad2:	321d      	adds	r2, #29
 8007ad4:	7812      	ldrb	r2, [r2, #0]
 8007ad6:	0212      	lsls	r2, r2, #8
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8007ade:	321c      	adds	r2, #28
 8007ae0:	7812      	ldrb	r2, [r2, #0]
 8007ae2:	431a      	orrs	r2, r3
 8007ae4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007ae8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8007af2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007af6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8007b02:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007b06:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8007b12:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007b16:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8007b22:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007b26:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007b2a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007b2e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007b32:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8007b3c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007b40:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b4a:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007b4e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007b52:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8007b5c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b08c      	sub	sp, #48	; 0x30
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	60f8      	str	r0, [r7, #12]
 8007b72:	60b9      	str	r1, [r7, #8]
 8007b74:	607a      	str	r2, [r7, #4]
 8007b76:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f7ff fcfc 	bl	8007580 <validate>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8007b8c:	7ffb      	ldrb	r3, [r7, #31]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <f_read+0x2c>
 8007b92:	7ffb      	ldrb	r3, [r7, #31]
 8007b94:	e150      	b.n	8007e38 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d003      	beq.n	8007ba8 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8007ba6:	e147      	b.n	8007e38 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d101      	bne.n	8007bba <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8007bb6:	2307      	movs	r3, #7
 8007bb8:	e13e      	b.n	8007e38 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	f240 812d 	bls.w	8007e2e <f_read+0x2c4>
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007bd8:	e129      	b.n	8007e2e <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f040 80f2 	bne.w	8007dce <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007bf0:	0a5b      	lsrs	r3, r3, #9
 8007bf2:	b2da      	uxtb	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007bfa:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	4013      	ands	r3, r2
 8007c04:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d139      	bne.n	8007c80 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d104      	bne.n	8007c20 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c1e:	e018      	b.n	8007c52 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d008      	beq.n	8007c3c <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007c30:	4619      	mov	r1, r3
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f7fe fd1c 	bl	8006670 <clmt_clust>
 8007c38:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007c3a:	e00a      	b.n	8007c52 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	f7fe fa51 	bl	80060f2 <get_fat>
 8007c50:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8007c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d805      	bhi.n	8007c64 <f_read+0xfa>
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007c60:	2302      	movs	r3, #2
 8007c62:	e0e9      	b.n	8007e38 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8007c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c6a:	d105      	bne.n	8007c78 <f_read+0x10e>
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007c74:	2301      	movs	r3, #1
 8007c76:	e0df      	b.n	8007e38 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	4610      	mov	r0, r2
 8007c90:	f7fe fa0e 	bl	80060b0 <clust2sect>
 8007c94:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d105      	bne.n	8007ca8 <f_read+0x13e>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	e0c7      	b.n	8007e38 <f_read+0x2ce>
			sect += csect;
 8007ca8:	7dfb      	ldrb	r3, [r7, #23]
 8007caa:	693a      	ldr	r2, [r7, #16]
 8007cac:	4413      	add	r3, r2
 8007cae:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	0a5b      	lsrs	r3, r3, #9
 8007cb4:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d046      	beq.n	8007d4a <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8007cbc:	7dfa      	ldrb	r2, [r7, #23]
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc0:	4413      	add	r3, r2
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8007cc8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d908      	bls.n	8007ce2 <f_read+0x178>
					cc = fp->fs->csize - csect;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007cd6:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007cda:	461a      	mov	r2, r3
 8007cdc:	7dfb      	ldrb	r3, [r7, #23]
 8007cde:	1ad3      	subs	r3, r2, r3
 8007ce0:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007ce8:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	6a39      	ldr	r1, [r7, #32]
 8007cf2:	f7fd fe2f 	bl	8005954 <disk_read>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d005      	beq.n	8007d08 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007d04:	2301      	movs	r3, #1
 8007d06:	e097      	b.n	8007e38 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d015      	beq.n	8007d42 <f_read+0x1d8>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d90d      	bls.n	8007d42 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	1ad3      	subs	r3, r2, r3
 8007d30:	025b      	lsls	r3, r3, #9
 8007d32:	6a3a      	ldr	r2, [r7, #32]
 8007d34:	4413      	add	r3, r2
 8007d36:	68f9      	ldr	r1, [r7, #12]
 8007d38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f7fd fe67 	bl	8005a10 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8007d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d44:	025b      	lsls	r3, r3, #9
 8007d46:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8007d48:	e05b      	b.n	8007e02 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d037      	beq.n	8007dc6 <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d01d      	beq.n	8007da0 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007d6a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007d6e:	68f9      	ldr	r1, [r7, #12]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007d76:	2301      	movs	r3, #1
 8007d78:	f7fd fe0c 	bl	8005994 <disk_write>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d005      	beq.n	8007d8e <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e054      	b.n	8007e38 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007d94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d98:	b2da      	uxtb	r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007da6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007daa:	68f9      	ldr	r1, [r7, #12]
 8007dac:	2301      	movs	r3, #1
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	f7fd fdd0 	bl	8005954 <disk_read>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d005      	beq.n	8007dc6 <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e038      	b.n	8007e38 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dd8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007ddc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8007dde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d901      	bls.n	8007dea <f_read+0x280>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	4413      	add	r3, r2
 8007df8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	6a38      	ldr	r0, [r7, #32]
 8007dfe:	f7fd fe07 	bl	8005a10 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007e02:	6a3a      	ldr	r2, [r7, #32]
 8007e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e06:	4413      	add	r3, r2
 8007e08:	623b      	str	r3, [r7, #32]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e12:	441a      	add	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e20:	441a      	add	r2, r3
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e2a:	1ad3      	subs	r3, r2, r3
 8007e2c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f47f aed2 	bne.w	8007bda <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8007e36:	2300      	movs	r3, #0
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3730      	adds	r7, #48	; 0x30
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f7ff fb99 	bl	8007580 <validate>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e52:	7dfb      	ldrb	r3, [r7, #23]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f040 80a8 	bne.w	8007faa <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007e60:	f003 0320 	and.w	r3, r3, #32
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 80a0 	beq.w	8007faa <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d019      	beq.n	8007eac <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007e7e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	f7fd fd82 	bl	8005994 <disk_write>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d001      	beq.n	8007e9a <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8007e96:	2301      	movs	r3, #1
 8007e98:	e088      	b.n	8007fac <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007ea0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4610      	mov	r0, r2
 8007ebc:	f7fe f81d 	bl	8005efa <move_window>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8007ec4:	7dfb      	ldrb	r3, [r7, #23]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d16f      	bne.n	8007faa <f_sync+0x16a>
				dir = fp->dir_ptr;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007ed0:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	330b      	adds	r3, #11
 8007ed6:	781a      	ldrb	r2, [r3, #0]
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	330b      	adds	r3, #11
 8007edc:	f042 0220 	orr.w	r2, r2, #32
 8007ee0:	b2d2      	uxtb	r2, r2
 8007ee2:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	331c      	adds	r3, #28
 8007eee:	b2d2      	uxtb	r2, r2
 8007ef0:	701a      	strb	r2, [r3, #0]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	0a1b      	lsrs	r3, r3, #8
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	331d      	adds	r3, #29
 8007f02:	b2d2      	uxtb	r2, r2
 8007f04:	701a      	strb	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007f0c:	0c1a      	lsrs	r2, r3, #16
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	331e      	adds	r3, #30
 8007f12:	b2d2      	uxtb	r2, r2
 8007f14:	701a      	strb	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007f1c:	0e1a      	lsrs	r2, r3, #24
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	331f      	adds	r3, #31
 8007f22:	b2d2      	uxtb	r2, r2
 8007f24:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6938      	ldr	r0, [r7, #16]
 8007f30:	f7fe fdd4 	bl	8006adc <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8007f34:	f7fd fc2c 	bl	8005790 <get_fattime>
 8007f38:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	3316      	adds	r3, #22
 8007f3e:	68fa      	ldr	r2, [r7, #12]
 8007f40:	b2d2      	uxtb	r2, r2
 8007f42:	701a      	strb	r2, [r3, #0]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	0a1b      	lsrs	r3, r3, #8
 8007f4a:	b29a      	uxth	r2, r3
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	3317      	adds	r3, #23
 8007f50:	b2d2      	uxtb	r2, r2
 8007f52:	701a      	strb	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	0c1a      	lsrs	r2, r3, #16
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	3318      	adds	r3, #24
 8007f5c:	b2d2      	uxtb	r2, r2
 8007f5e:	701a      	strb	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	0e1a      	lsrs	r2, r3, #24
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	3319      	adds	r3, #25
 8007f68:	b2d2      	uxtb	r2, r2
 8007f6a:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	3312      	adds	r3, #18
 8007f70:	2200      	movs	r2, #0
 8007f72:	701a      	strb	r2, [r3, #0]
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	3313      	adds	r3, #19
 8007f78:	2200      	movs	r2, #0
 8007f7a:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007f82:	f023 0320 	bic.w	r3, r3, #32
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f7fd ffd8 	bl	8005f56 <sync_fs>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8007faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3718      	adds	r7, #24
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f7ff ff3f 	bl	8007e40 <f_sync>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007fc6:	7bfb      	ldrb	r3, [r7, #15]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d116      	bne.n	8007ffa <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f7ff fad7 	bl	8007580 <validate>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007fd6:	7bfb      	ldrb	r3, [r7, #15]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10e      	bne.n	8007ffa <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f7fd fed2 	bl	8005d8c <dec_lock>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d103      	bne.n	8007ffa <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3710      	adds	r7, #16
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008004:	b480      	push	{r7}
 8008006:	b087      	sub	sp, #28
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	4613      	mov	r3, r2
 8008010:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008012:	2301      	movs	r3, #1
 8008014:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008016:	2300      	movs	r3, #0
 8008018:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800801a:	4b1e      	ldr	r3, [pc, #120]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 800801c:	7a5b      	ldrb	r3, [r3, #9]
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b01      	cmp	r3, #1
 8008022:	d831      	bhi.n	8008088 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008024:	4b1b      	ldr	r3, [pc, #108]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 8008026:	7a5b      	ldrb	r3, [r3, #9]
 8008028:	b2db      	uxtb	r3, r3
 800802a:	461a      	mov	r2, r3
 800802c:	4b19      	ldr	r3, [pc, #100]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 800802e:	2100      	movs	r1, #0
 8008030:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8008032:	4b18      	ldr	r3, [pc, #96]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 8008034:	7a5b      	ldrb	r3, [r3, #9]
 8008036:	b2db      	uxtb	r3, r3
 8008038:	4a16      	ldr	r2, [pc, #88]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8008042:	4b14      	ldr	r3, [pc, #80]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 8008044:	7a5b      	ldrb	r3, [r3, #9]
 8008046:	b2db      	uxtb	r3, r3
 8008048:	461a      	mov	r2, r3
 800804a:	4b12      	ldr	r3, [pc, #72]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 800804c:	4413      	add	r3, r2
 800804e:	79fa      	ldrb	r2, [r7, #7]
 8008050:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008052:	4b10      	ldr	r3, [pc, #64]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 8008054:	7a5b      	ldrb	r3, [r3, #9]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	b2d1      	uxtb	r1, r2
 800805c:	4a0d      	ldr	r2, [pc, #52]	; (8008094 <FATFS_LinkDriverEx+0x90>)
 800805e:	7251      	strb	r1, [r2, #9]
 8008060:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008062:	7dbb      	ldrb	r3, [r7, #22]
 8008064:	3330      	adds	r3, #48	; 0x30
 8008066:	b2da      	uxtb	r2, r3
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	3301      	adds	r3, #1
 8008070:	223a      	movs	r2, #58	; 0x3a
 8008072:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	3302      	adds	r3, #2
 8008078:	222f      	movs	r2, #47	; 0x2f
 800807a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	3303      	adds	r3, #3
 8008080:	2200      	movs	r2, #0
 8008082:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008084:	2300      	movs	r3, #0
 8008086:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8008088:	7dfb      	ldrb	r3, [r7, #23]
}
 800808a:	4618      	mov	r0, r3
 800808c:	371c      	adds	r7, #28
 800808e:	46bd      	mov	sp, r7
 8008090:	bc80      	pop	{r7}
 8008092:	4770      	bx	lr
 8008094:	2000441c 	.word	0x2000441c

08008098 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80080a2:	2200      	movs	r2, #0
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f7ff ffac 	bl	8008004 <FATFS_LinkDriverEx>
 80080ac:	4603      	mov	r3, r0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
	...

080080b8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	4603      	mov	r3, r0
 80080c0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80080c2:	4b0b      	ldr	r3, [pc, #44]	; (80080f0 <SD_initialize+0x38>)
 80080c4:	2201      	movs	r2, #1
 80080c6:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80080c8:	f7fd fb6a 	bl	80057a0 <BSP_SD_Init>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d107      	bne.n	80080e2 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80080d2:	4b07      	ldr	r3, [pc, #28]	; (80080f0 <SD_initialize+0x38>)
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	f023 0301 	bic.w	r3, r3, #1
 80080dc:	b2da      	uxtb	r2, r3
 80080de:	4b04      	ldr	r3, [pc, #16]	; (80080f0 <SD_initialize+0x38>)
 80080e0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80080e2:	4b03      	ldr	r3, [pc, #12]	; (80080f0 <SD_initialize+0x38>)
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	b2db      	uxtb	r3, r3
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20000059 	.word	0x20000059

080080f4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	4603      	mov	r3, r0
 80080fc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80080fe:	4b0b      	ldr	r3, [pc, #44]	; (800812c <SD_status+0x38>)
 8008100:	2201      	movs	r2, #1
 8008102:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008104:	f7fd fba0 	bl	8005848 <BSP_SD_GetCardState>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d107      	bne.n	800811e <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800810e:	4b07      	ldr	r3, [pc, #28]	; (800812c <SD_status+0x38>)
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	b2db      	uxtb	r3, r3
 8008114:	f023 0301 	bic.w	r3, r3, #1
 8008118:	b2da      	uxtb	r2, r3
 800811a:	4b04      	ldr	r3, [pc, #16]	; (800812c <SD_status+0x38>)
 800811c:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800811e:	4b03      	ldr	r3, [pc, #12]	; (800812c <SD_status+0x38>)
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	b2db      	uxtb	r3, r3
}
 8008124:	4618      	mov	r0, r3
 8008126:	3708      	adds	r7, #8
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}
 800812c:	20000059 	.word	0x20000059

08008130 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b086      	sub	sp, #24
 8008134:	af00      	add	r7, sp, #0
 8008136:	60b9      	str	r1, [r7, #8]
 8008138:	607a      	str	r2, [r7, #4]
 800813a:	603b      	str	r3, [r7, #0]
 800813c:	4603      	mov	r3, r0
 800813e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8008144:	4b0f      	ldr	r3, [pc, #60]	; (8008184 <SD_read+0x54>)
 8008146:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8008148:	4b0f      	ldr	r3, [pc, #60]	; (8008188 <SD_read+0x58>)
 800814a:	683a      	ldr	r2, [r7, #0]
 800814c:	6879      	ldr	r1, [r7, #4]
 800814e:	68b8      	ldr	r0, [r7, #8]
 8008150:	f7fd fb3e 	bl	80057d0 <BSP_SD_ReadBlocks>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10e      	bne.n	8008178 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800815a:	e006      	b.n	800816a <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	1e5a      	subs	r2, r3, #1
 8008160:	613a      	str	r2, [r7, #16]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <SD_read+0x3a>
      {
        return RES_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e007      	b.n	800817a <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800816a:	f7fd fb6d 	bl	8005848 <BSP_SD_GetCardState>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1f3      	bne.n	800815c <SD_read+0x2c>
      }
    }
    res = RES_OK;
 8008174:	2300      	movs	r3, #0
 8008176:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8008178:	7dfb      	ldrb	r3, [r7, #23]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3718      	adds	r7, #24
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	000186a0 	.word	0x000186a0
 8008188:	05f5e100 	.word	0x05f5e100

0800818c <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60b9      	str	r1, [r7, #8]
 8008194:	607a      	str	r2, [r7, #4]
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	4603      	mov	r3, r0
 800819a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 80081a0:	4b0f      	ldr	r3, [pc, #60]	; (80081e0 <SD_write+0x54>)
 80081a2:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80081a4:	4b0f      	ldr	r3, [pc, #60]	; (80081e4 <SD_write+0x58>)
 80081a6:	683a      	ldr	r2, [r7, #0]
 80081a8:	6879      	ldr	r1, [r7, #4]
 80081aa:	68b8      	ldr	r0, [r7, #8]
 80081ac:	f7fd fb2e 	bl	800580c <BSP_SD_WriteBlocks>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10e      	bne.n	80081d4 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80081b6:	e006      	b.n	80081c6 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	1e5a      	subs	r2, r3, #1
 80081bc:	613a      	str	r2, [r7, #16]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d101      	bne.n	80081c6 <SD_write+0x3a>
      {
        return RES_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e007      	b.n	80081d6 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 80081c6:	f7fd fb3f 	bl	8005848 <BSP_SD_GetCardState>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1f3      	bne.n	80081b8 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 80081d0:	2300      	movs	r3, #0
 80081d2:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80081d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3718      	adds	r7, #24
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	000186a0 	.word	0x000186a0
 80081e4:	05f5e100 	.word	0x05f5e100

080081e8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b08c      	sub	sp, #48	; 0x30
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	4603      	mov	r3, r0
 80081f0:	603a      	str	r2, [r7, #0]
 80081f2:	71fb      	strb	r3, [r7, #7]
 80081f4:	460b      	mov	r3, r1
 80081f6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80081fe:	4b24      	ldr	r3, [pc, #144]	; (8008290 <SD_ioctl+0xa8>)
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	b2db      	uxtb	r3, r3
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d001      	beq.n	8008210 <SD_ioctl+0x28>
 800820c:	2303      	movs	r3, #3
 800820e:	e03b      	b.n	8008288 <SD_ioctl+0xa0>
  
  switch (cmd)
 8008210:	79bb      	ldrb	r3, [r7, #6]
 8008212:	2b03      	cmp	r3, #3
 8008214:	d833      	bhi.n	800827e <SD_ioctl+0x96>
 8008216:	a201      	add	r2, pc, #4	; (adr r2, 800821c <SD_ioctl+0x34>)
 8008218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800821c:	0800822d 	.word	0x0800822d
 8008220:	08008235 	.word	0x08008235
 8008224:	0800824d 	.word	0x0800824d
 8008228:	08008267 	.word	0x08008267
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800822c:	2300      	movs	r3, #0
 800822e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008232:	e027      	b.n	8008284 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008234:	f107 030c 	add.w	r3, r7, #12
 8008238:	4618      	mov	r0, r3
 800823a:	f7fd fb15 	bl	8005868 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800823e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008244:	2300      	movs	r3, #0
 8008246:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800824a:	e01b      	b.n	8008284 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800824c:	f107 030c 	add.w	r3, r7, #12
 8008250:	4618      	mov	r0, r3
 8008252:	f7fd fb09 	bl	8005868 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008258:	b29a      	uxth	r2, r3
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800825e:	2300      	movs	r3, #0
 8008260:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008264:	e00e      	b.n	8008284 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008266:	f107 030c 	add.w	r3, r7, #12
 800826a:	4618      	mov	r0, r3
 800826c:	f7fd fafc 	bl	8005868 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8008270:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008276:	2300      	movs	r3, #0
 8008278:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800827c:	e002      	b.n	8008284 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800827e:	2304      	movs	r3, #4
 8008280:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 8008284:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008288:	4618      	mov	r0, r3
 800828a:	3730      	adds	r7, #48	; 0x30
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	20000059 	.word	0x20000059

08008294 <__libc_init_array>:
 8008294:	b570      	push	{r4, r5, r6, lr}
 8008296:	2600      	movs	r6, #0
 8008298:	4d0c      	ldr	r5, [pc, #48]	; (80082cc <__libc_init_array+0x38>)
 800829a:	4c0d      	ldr	r4, [pc, #52]	; (80082d0 <__libc_init_array+0x3c>)
 800829c:	1b64      	subs	r4, r4, r5
 800829e:	10a4      	asrs	r4, r4, #2
 80082a0:	42a6      	cmp	r6, r4
 80082a2:	d109      	bne.n	80082b8 <__libc_init_array+0x24>
 80082a4:	f000 f832 	bl	800830c <_init>
 80082a8:	2600      	movs	r6, #0
 80082aa:	4d0a      	ldr	r5, [pc, #40]	; (80082d4 <__libc_init_array+0x40>)
 80082ac:	4c0a      	ldr	r4, [pc, #40]	; (80082d8 <__libc_init_array+0x44>)
 80082ae:	1b64      	subs	r4, r4, r5
 80082b0:	10a4      	asrs	r4, r4, #2
 80082b2:	42a6      	cmp	r6, r4
 80082b4:	d105      	bne.n	80082c2 <__libc_init_array+0x2e>
 80082b6:	bd70      	pop	{r4, r5, r6, pc}
 80082b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082bc:	4798      	blx	r3
 80082be:	3601      	adds	r6, #1
 80082c0:	e7ee      	b.n	80082a0 <__libc_init_array+0xc>
 80082c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082c6:	4798      	blx	r3
 80082c8:	3601      	adds	r6, #1
 80082ca:	e7f2      	b.n	80082b2 <__libc_init_array+0x1e>
 80082cc:	080084e0 	.word	0x080084e0
 80082d0:	080084e0 	.word	0x080084e0
 80082d4:	080084e0 	.word	0x080084e0
 80082d8:	080084e4 	.word	0x080084e4

080082dc <memcmp>:
 80082dc:	b510      	push	{r4, lr}
 80082de:	3901      	subs	r1, #1
 80082e0:	4402      	add	r2, r0
 80082e2:	4290      	cmp	r0, r2
 80082e4:	d101      	bne.n	80082ea <memcmp+0xe>
 80082e6:	2000      	movs	r0, #0
 80082e8:	e005      	b.n	80082f6 <memcmp+0x1a>
 80082ea:	7803      	ldrb	r3, [r0, #0]
 80082ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80082f0:	42a3      	cmp	r3, r4
 80082f2:	d001      	beq.n	80082f8 <memcmp+0x1c>
 80082f4:	1b18      	subs	r0, r3, r4
 80082f6:	bd10      	pop	{r4, pc}
 80082f8:	3001      	adds	r0, #1
 80082fa:	e7f2      	b.n	80082e2 <memcmp+0x6>

080082fc <memset>:
 80082fc:	4603      	mov	r3, r0
 80082fe:	4402      	add	r2, r0
 8008300:	4293      	cmp	r3, r2
 8008302:	d100      	bne.n	8008306 <memset+0xa>
 8008304:	4770      	bx	lr
 8008306:	f803 1b01 	strb.w	r1, [r3], #1
 800830a:	e7f9      	b.n	8008300 <memset+0x4>

0800830c <_init>:
 800830c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800830e:	bf00      	nop
 8008310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008312:	bc08      	pop	{r3}
 8008314:	469e      	mov	lr, r3
 8008316:	4770      	bx	lr

08008318 <_fini>:
 8008318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831a:	bf00      	nop
 800831c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800831e:	bc08      	pop	{r3}
 8008320:	469e      	mov	lr, r3
 8008322:	4770      	bx	lr
