Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 18 14:28:53 2024
| Host         : FSC45AB1E5C7EA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.193        0.000                      0                   10        0.196        0.000                      0                   10        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.193        0.000                      0                   10        0.196        0.000                      0                   10        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/an2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.907ns (35.347%)  route 1.659ns (64.653%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  dut1/cnt_d_reg[3]/Q
                         net (fo=5, routed)           0.809     5.738    dut1/cnt_d_reg[3]
    SLICE_X63Y26         LUT4 (Prop_lut4_I2_O)        0.263     6.001 r  dut1/an2[1]_i_3/O
                         net (fo=2, routed)           0.592     6.593    dut1/an2[1]_i_3_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.889 r  dut1/an2[1]_i_1/O
                         net (fo=1, routed)           0.259     7.148    dut1/an2[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)       -0.182    14.341    dut1/an2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  7.193    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/an2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.886ns (43.111%)  route 1.169ns (56.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  dut1/cnt_d_reg[3]/Q
                         net (fo=5, routed)           0.809     5.738    dut1/cnt_d_reg[3]
    SLICE_X63Y26         LUT4 (Prop_lut4_I2_O)        0.263     6.001 r  dut1/an2[1]_i_3/O
                         net (fo=2, routed)           0.361     6.362    dut1/an2[1]_i_3_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.275     6.637 r  dut1/an2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.637    dut1/an2[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.072    14.595    dut1/an2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.589ns (30.238%)  route 1.359ns (69.762%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.379     4.961 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.598     5.559    dut1/cnt_d_reg[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.105     5.664 r  dut1/cnt_d[7]_i_2/O
                         net (fo=2, routed)           0.475     6.139    dut1/cnt_d[7]_i_2_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.105     6.244 r  dut1/cnt_d[7]_i_1/O
                         net (fo=1, routed)           0.286     6.530    dut1/p_0_in[7]
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[7]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)       -0.027    14.496    dut1/cnt_d_reg[7]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.589ns (41.048%)  route 0.846ns (58.952%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.379     4.961 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.598     5.559    dut1/cnt_d_reg[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.105     5.664 r  dut1/cnt_d[7]_i_2/O
                         net (fo=2, routed)           0.248     5.912    dut1/cnt_d[7]_i_2_n_0
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.105     6.017 r  dut1/cnt_d[6]_i_1/O
                         net (fo=1, routed)           0.000     6.017    dut1/p_0_in[6]
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[6]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.074    14.597    dut1/cnt_d_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.590ns (42.188%)  route 0.809ns (57.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  dut1/cnt_d_reg[3]/Q
                         net (fo=5, routed)           0.809     5.738    dut1/cnt_d_reg[3]
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.242     5.980 r  dut1/cnt_d[4]_i_1/O
                         net (fo=1, routed)           0.000     5.980    dut1/p_0_in[4]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[4]/C
                         clock pessimism              0.265    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X63Y26         FDRE (Setup_fdre_C_D)        0.032    14.579    dut1/cnt_d_reg[4]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.590ns (45.243%)  route 0.714ns (54.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  dut1/cnt_d_reg[1]/Q
                         net (fo=7, routed)           0.714     5.644    dut1/cnt_d_reg[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.242     5.886 r  dut1/cnt_d[2]_i_1/O
                         net (fo=1, routed)           0.000     5.886    dut1/p_0_in[2]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[2]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X63Y26         FDRE (Setup_fdre_C_D)        0.030    14.553    dut1/cnt_d_reg[2]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  8.667    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.604ns (45.825%)  route 0.714ns (54.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  dut1/cnt_d_reg[1]/Q
                         net (fo=7, routed)           0.714     5.644    dut1/cnt_d_reg[1]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.256     5.900 r  dut1/cnt_d[3]_i_1/O
                         net (fo=1, routed)           0.000     5.900    dut1/p_0_in[3]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X63Y26         FDRE (Setup_fdre_C_D)        0.069    14.592    dut1/cnt_d_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.562%)  route 0.717ns (54.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  dut1/cnt_d_reg[1]/Q
                         net (fo=7, routed)           0.717     5.647    dut1/cnt_d_reg[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.252     5.899 r  dut1/cnt_d[1]_i_1/O
                         net (fo=1, routed)           0.000     5.899    dut1/p_0_in[1]
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/C
                         clock pessimism              0.265    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.069    14.616    dut1/cnt_d_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.484ns (44.911%)  route 0.594ns (55.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.379     4.961 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.594     5.555    dut1/cnt_d_reg[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105     5.660 r  dut1/cnt_d[5]_i_1/O
                         net (fo=1, routed)           0.000     5.660    dut1/p_0_in[5]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[5]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X63Y26         FDRE (Setup_fdre_C_D)        0.032    14.555    dut1/cnt_d_reg[5]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.484ns (51.938%)  route 0.448ns (48.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.448     5.409    dut1/cnt_d_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.105     5.514 r  dut1/cnt_d[0]_i_1/O
                         net (fo=1, routed)           0.000     5.514    dut1/p_0_in[0]
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.317    14.317    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
                         clock pessimism              0.265    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.030    14.577    dut1/cnt_d_reg[0]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  9.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.871%)  route 0.127ns (40.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.127     1.734    dut1/cnt_d_reg[0]
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.048     1.782 r  dut1/cnt_d[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    dut1/p_0_in[3]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107     1.586    dut1/cnt_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.486%)  route 0.127ns (40.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.127     1.734    dut1/cnt_d_reg[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.779 r  dut1/cnt_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    dut1/p_0_in[2]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091     1.570    dut1/cnt_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.297%)  route 0.128ns (40.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.128     1.735    dut1/cnt_d_reg[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.780 r  dut1/cnt_d[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    dut1/p_0_in[4]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.092     1.571    dut1/cnt_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/an2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.432%)  route 0.155ns (42.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dut1/cnt_d_reg[7]/Q
                         net (fo=3, routed)           0.155     1.785    dut1/cnt_d_reg[7]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  dut1/an2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    dut1/an2[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.586    dut1/an2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.078%)  route 0.157ns (42.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dut1/cnt_d_reg[6]/Q
                         net (fo=4, routed)           0.157     1.787    dut1/cnt_d_reg[6]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  dut1/cnt_d[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    dut1/p_0_in[6]
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121     1.587    dut1/cnt_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.227%)  route 0.163ns (46.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dut1/cnt_d_reg[2]/Q
                         net (fo=6, routed)           0.163     1.771    dut1/cnt_d_reg[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  dut1/cnt_d[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    dut1/p_0_in[5]
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X63Y26         FDRE                                         r  dut1/cnt_d_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.092     1.558    dut1/cnt_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.817%)  route 0.208ns (53.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.208     1.815    dut1/cnt_d_reg[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.042     1.857 r  dut1/cnt_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    dut1/p_0_in[1]
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.107     1.573    dut1/cnt_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.222%)  route 0.208ns (52.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  dut1/cnt_d_reg[0]/Q
                         net (fo=8, routed)           0.208     1.815    dut1/cnt_d_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  dut1/cnt_d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    dut1/p_0_in[0]
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X62Y26         FDRE                                         r  dut1/cnt_d_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.091     1.557    dut1/cnt_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dut1/cnt_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/cnt_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.457%)  route 0.295ns (58.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dut1/cnt_d_reg[6]/Q
                         net (fo=4, routed)           0.182     1.812    dut1/cnt_d_reg[6]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.857 r  dut1/cnt_d[7]_i_1/O
                         net (fo=1, routed)           0.113     1.970    dut1/p_0_in[7]
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/cnt_d_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.052     1.518    dut1/cnt_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/an2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.207ns (39.416%)  route 0.318ns (60.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.205     1.835    dut1/an2[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.043     1.878 r  dut1/an2[1]_i_1/O
                         net (fo=1, routed)           0.113     1.991    dut1/an2[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.851     1.978    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)        -0.013     1.453    dut1/an2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   dut1/an2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   dut1/an2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dut1/cnt_d_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dut1/cnt_d_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   dut1/cnt_d_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   dut1/cnt_d_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   dut1/cnt_d_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   dut1/cnt_d_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   dut1/cnt_d_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   dut1/cnt_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   dut1/cnt_d_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   dut1/an2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut1/cnt_d_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   dut1/cnt_d_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   dut1/cnt_d_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.906ns  (logic 5.021ns (46.038%)  route 5.885ns (53.962%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 f  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 f  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     5.723    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.115     5.838 r  dut1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.647     7.486    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.420    10.906 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.906    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 4.868ns (45.661%)  route 5.793ns (54.339%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.695     5.575    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.105     5.680 r  dut1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.704     7.384    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.277    10.661 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.661    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.627ns  (logic 5.019ns (47.228%)  route 5.608ns (52.772%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     5.723    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.115     5.838 r  dut1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.370     7.209    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.418    10.627 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.627    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 4.865ns (46.390%)  route 5.623ns (53.610%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     5.723    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.105     5.828 r  dut1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.385     7.213    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.275    10.488 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.488    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.484ns  (logic 4.871ns (46.467%)  route 5.612ns (53.533%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 f  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 f  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     5.723    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.105     5.828 r  dut1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.375     7.203    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.281    10.484 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.484    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 5.042ns (48.142%)  route 5.431ns (51.858%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.493     5.373    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.128     5.501 r  dut1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.544     7.045    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.428    10.474 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.474    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.287ns  (logic 4.872ns (47.359%)  route 5.415ns (52.641%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.394     4.775    dut1/in_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.880 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.493     5.373    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.105     5.478 r  dut1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.528     7.006    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.281    10.287 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.287    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[12]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.557ns (57.017%)  route 1.174ns (42.983%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  in[12] (IN)
                         net (fo=0)                   0.000     0.000    in[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.596     0.833    dut1/in_IBUF[12]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     1.136    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.181 r  dut1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.500    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.730 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.730    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[12]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.563ns (56.787%)  route 1.189ns (43.213%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  in[12] (IN)
                         net (fo=0)                   0.000     0.000    in[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.596     0.833    dut1/in_IBUF[12]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.878 f  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     1.138    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.183 r  dut1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     1.516    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.752 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.752    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.551ns (55.985%)  route 1.219ns (44.015%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  in[15] (IN)
                         net (fo=0)                   0.000     0.000    in[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  in_IBUF[15]_inst/O
                         net (fo=1, routed)           0.645     0.870    dut1/in_IBUF[15]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.915 f  dut1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.172     1.087    dut1/muxToBcdConv[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.132 r  dut1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.533    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.770 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.770    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[12]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.597ns (57.516%)  route 1.180ns (42.484%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  in[12] (IN)
                         net (fo=0)                   0.000     0.000    in[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.596     0.833    dut1/in_IBUF[12]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     1.136    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.042     1.178 r  dut1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.504    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.777 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.777    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.606ns (56.649%)  route 1.229ns (43.351%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  in[15] (IN)
                         net (fo=0)                   0.000     0.000    in[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  in_IBUF[15]_inst/O
                         net (fo=1, routed)           0.645     0.870    dut1/in_IBUF[15]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.915 f  dut1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.172     1.087    dut1/muxToBcdConv[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.051     1.138 r  dut1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.549    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     2.835 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.835    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.547ns (54.366%)  route 1.298ns (45.634%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  in[15] (IN)
                         net (fo=0)                   0.000     0.000    in[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  in_IBUF[15]_inst/O
                         net (fo=1, routed)           0.645     0.870    dut1/in_IBUF[15]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.915 f  dut1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.157     1.072    dut1/muxToBcdConv[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.117 r  dut1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.612    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.845 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.845    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[12]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.597ns (54.625%)  route 1.327ns (45.375%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  in[12] (IN)
                         net (fo=0)                   0.000     0.000    in[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.596     0.833    dut1/in_IBUF[12]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     1.138    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.043     1.181 r  dut1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.470     1.651    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     2.924 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.924    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 4.073ns (55.914%)  route 3.211ns (44.086%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.720     5.735    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.840 f  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     6.684    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.115     6.799 r  dut1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.647     8.446    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.420    11.866 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.866    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.087ns (57.917%)  route 2.970ns (42.083%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.718     5.733    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.838 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.707     6.546    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.121     6.667 r  dut1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.544     8.211    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.428    11.639 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.639    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 3.920ns (55.575%)  route 3.134ns (44.425%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.718     5.733    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.838 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.711     6.550    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.105     6.655 r  dut1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.704     8.358    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.277    11.636 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.636    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.006ns  (logic 4.071ns (58.112%)  route 2.935ns (41.888%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.720     5.735    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.840 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     6.684    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.115     6.799 r  dut1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.370     8.170    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.418    11.588 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.588    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.878ns  (logic 3.924ns (57.052%)  route 2.954ns (42.948%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.718     5.733    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.838 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.707     6.546    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.105     6.651 r  dut1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.528     8.179    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.281    11.460 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.460    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.918ns (57.052%)  route 2.949ns (42.948%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.720     5.735    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.840 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     6.684    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.105     6.789 r  dut1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.385     8.174    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.275    11.449 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.449    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.863ns  (logic 3.924ns (57.176%)  route 2.939ns (42.824%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.720     5.735    dut1/an2[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.105     5.840 f  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     6.684    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.105     6.789 r  dut1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.375     8.164    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.281    11.445 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.445    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 4.051ns (64.635%)  route 2.216ns (35.365%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.398     4.980 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.725     5.705    dut1/an2[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.246     5.951 r  dut1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.492     7.442    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.407    10.849 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.849    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.886ns (63.498%)  route 2.234ns (36.502%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.398     4.980 f  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.871     5.851    dut1/an2[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.232     6.083 r  dut1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.362     7.446    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.256    10.702 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.702    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.012ns  (logic 3.878ns (64.508%)  route 2.134ns (35.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.423     4.582    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.398     4.980 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.725     5.705    dut1/an2[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.232     5.937 r  dut1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.409     7.346    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.248    10.594 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.594    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.433ns (76.367%)  route 0.443ns (23.633%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.124     1.754    dut1/an2[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  dut1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.119    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.343 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.343    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.413ns (74.816%)  route 0.476ns (25.184%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.125     1.755    dut1/an2[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  dut1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.151    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.355 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.355    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.420ns (72.759%)  route 0.532ns (27.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.205     1.835    dut1/an2[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  dut1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.207    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.418 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.418    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.474ns (74.334%)  route 0.509ns (25.666%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  dut1/an2_reg[0]/Q
                         net (fo=10, routed)          0.124     1.754    dut1/an2[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.048     1.802 r  dut1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.187    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.449 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.449    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.521ns (65.318%)  route 0.808ns (34.682%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.230     1.844    dut1/an2[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.098     1.942 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     2.201    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.246 r  dut1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.565    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.795 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.795    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.527ns (64.973%)  route 0.823ns (35.027%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.230     1.844    dut1/an2[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.098     1.942 f  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     2.203    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.248 r  dut1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.580    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.816 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.816    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.527ns (64.828%)  route 0.829ns (35.172%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.197     1.811    dut1/an2[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.098     1.909 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.230     2.139    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.184 r  dut1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.586    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.822 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.822    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.562ns (65.737%)  route 0.814ns (34.263%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.230     1.844    dut1/an2[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.098     1.942 r  dut1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     2.201    dut1/muxToBcdConv[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.042     2.243 r  dut1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.568    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.842 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.842    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.577ns (65.281%)  route 0.839ns (34.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.197     1.811    dut1/an2[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.098     1.909 r  dut1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.230     2.139    dut1/muxToBcdConv[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.184 r  dut1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.596    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     3.882 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.882    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut1/an2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.523ns (61.944%)  route 0.936ns (38.056%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.583     1.466    dut1/clk
    SLICE_X64Y26         FDRE                                         r  dut1/an2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  dut1/an2_reg[1]/Q
                         net (fo=9, routed)           0.283     1.897    dut1/an2[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.098     1.995 f  dut1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.157     2.152    dut1/muxToBcdConv[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.197 r  dut1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.693    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.925 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.925    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





