// Seed: 1244329758
module module_0 #(
    parameter id_11 = 32'd73
) (
    input  tri0  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri   id_5,
    output wand  id_6
    , id_10,
    input  tri1  id_7,
    output wor   id_8
);
  wire _id_11;
  assign module_1.id_8 = 0;
  wire [id_11  ==?  1 'b0 : 1  <  1] id_12;
  logic id_13;
  parameter id_14 = 1;
  assign id_6 = id_14;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output tri id_7,
    input supply1 id_8,
    input wor id_9,
    output wand id_10
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_9,
      id_9,
      id_1,
      id_10,
      id_8,
      id_3
  );
  wire  id_12;
  logic id_13;
  assign id_7 = -1 ? -1 : -1;
endmodule
