
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000003 cycles: 665405 (Simulation time: 0 hr 0 min 5 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9328021 heartbeat IPC: 1.07204 cumulative IPC: 1.03895 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18693768 heartbeat IPC: 1.06772 cumulative IPC: 1.05389 (Simulation time: 0 hr 1 min 26 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 28170070 heartbeat IPC: 1.05526 cumulative IPC: 1.05437 (Simulation time: 0 hr 2 min 6 sec) 
Finished CPU 0 instructions: 29000003 cycles: 27504666 cumulative IPC: 1.05437 (Simulation time: 0 hr 2 min 6 sec) 

CPU 0 Branch Prediction Accuracy: 99.3028% MPKI: 0.345655

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.05437 instructions: 29000003 cycles: 27504666
L1D TOTAL     ACCESS:   11850492  HIT:   11695897  MISS:     154595
L1D LOAD      ACCESS:    9285908  HIT:    9217987  MISS:      67921
L1D RFO       ACCESS:    2564584  HIT:    2477910  MISS:      86674
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7377592  HIT:    7377183  MISS:        409
L1I LOAD      ACCESS:    7377592  HIT:    7377183  MISS:        409
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     383571  HIT:     299630  MISS:      83941
L2C LOAD      ACCESS:      68316  HIT:      64947  MISS:       3369
L2C RFO       ACCESS:      86673  HIT:      11209  MISS:      75464
L2C PREFETCH  ACCESS:     140801  HIT:     135722  MISS:       5079
L2C WRITEBACK ACCESS:      87781  HIT:      87752  MISS:         29
L2C PREFETCH  REQUESTED:     145713  ISSUED:     145713  USEFUL:       5326  USELESS:        450
LLC TOTAL     ACCESS:     160122  HIT:     145903  MISS:      14219
LLC LOAD      ACCESS:       3367  HIT:       2754  MISS:        613
LLC RFO       ACCESS:      75464  HIT:      62226  MISS:      13238
LLC PREFETCH  ACCESS:       5081  HIT:       4713  MISS:        368
LLC WRITEBACK ACCESS:      76210  HIT:      76210  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        245  USELESS:          0
Major fault: 0 Minor fault: 374
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13119  ROW_BUFFER_MISS:       1100
 DBUS_CONGESTED:       1551
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 7
