{
	"author": ["Hari Ananthan", "Kaushik Roy"],
	"booktitle": "Proceedings of the 43rd Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2006",
	"dblpkey": "conf/dac/AnanthanR06",
	"doi": "10.1145/1146909.1147020",
	"isbn": "1-59593-381-6",
	"pages": "413-418",
	"publisher": "ACM",
	"stemmed": ["a", "fulli", "physic", "model", "for", "leakag", "distribut", "under", "process", "variat", "in", "nanoscal", "doubl", "gate", "cmos"],
	"tag": ["physics", "process"],
	"title": "A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2006
}