#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  8 11:03:34 2021
# Process ID: 9956
# Current directory: C:/Users/NBA/Pictures/New folder/NanoProcessor/Final_Project/Fianl_Projact
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9152 C:\Users\NBA\Pictures\New folder\NanoProcessor\Final_Project\Fianl_Projact\Fianl_Projact.xpr
# Log file: C:/Users/NBA/Pictures/New folder/NanoProcessor/Final_Project/Fianl_Projact/vivado.log
# Journal file: C:/Users/NBA/Pictures/New folder/NanoProcessor/Final_Project/Fianl_Projact\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/NBA/Pictures/New folder/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.xpr}
update_compile_order -fileset sources_1
launch_simulation
source NanoProcessor_sim.tcl
close_sim
launch_simulation
source NanoProcessor_sim.tcl
close_sim
launch_simulation
source NanoProcessor_sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Counter_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NanoProcessor_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source NanoProcessor_sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_2_way_3_bit_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source MUX_2_way_3_bit_sim.tcl
current_sim simulation_4
current_sim simulation_5
close_sim
launch_simulation
source MUX_2_way_3_bit_sim.tcl
close_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NanoProcessor_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source NanoProcessor_sim.tcl
create_project Processor {C:/Users/NBA/Pictures/Lab 9_10/Processor} -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -norecurse {{C:/Users/NBA/Pictures/Lab 9_10/Programe_counter.vhd} {C:/Users/NBA/Pictures/Lab 9_10/4_bit_Add_Sub_unit.vhd} {C:/Users/NBA/Pictures/Lab 9_10/D_FF.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Decoder_3_to_8.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Mux_8_way_4_bit.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Instruction_Decoder.vhd} {C:/Users/NBA/Pictures/Lab 9_10/RCA_4.vhd} {C:/Users/NBA/Pictures/Lab 9_10/FA.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Mux_2_way_4_bit.vhd} {C:/Users/NBA/Pictures/Lab 9_10/LUT_16_7.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Register_Bank.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Program_ROM.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Slow_Clk.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Try_State_Buffer_4_bit.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Try_State_Buffer_3_bit.vhd} {C:/Users/NBA/Pictures/Lab 9_10/HA.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Decoder_1_to_2.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Mux_2_war_3_bit.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Decoder_2_to_4.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Reg.vhd} {C:/Users/NBA/Pictures/Lab 9_10/Adder_3_bit.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/NBA/Pictures/Lab 9_10/New folder/NanoProcessor.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/NBA/Pictures/Lab 9_10/New folder/Nanoprocessor_Sim.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Nanoprocessor_Sim.tcl
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
current_project Fianl_Projact
current_sim simulation_7
current_project Processor
current_sim simulation_8
close_sim
launch_simulation
source Nanoprocessor_Sim.tcl
current_project Fianl_Projact
current_sim simulation_7
close_sim
launch_simulation
source NanoProcessor_sim.tcl
close_sim
current_project Processor
current_project Fianl_Projact
current_project Processor
current_project Fianl_Projact
current_project Processor
current_project Fianl_Projact
current_project Processor
current_project Fianl_Projact
current_project Processor
current_project Fianl_Projact
launch_simulation
source NanoProcessor_sim.tcl
current_project Processor
current_sim simulation_9
close_sim
launch_simulation
source Nanoprocessor_Sim.tcl
current_project Fianl_Projact
add_files -norecurse {{C:/Users/NBA/Pictures/New folder/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_1_to_2.vhd}}
current_sim simulation_11
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source NanoProcessor_sim.tcl
close_sim
launch_simulation
launch_simulation
source NanoProcessor_sim.tcl
current_project Processor
current_sim simulation_12
close_sim
launch_simulation
source Nanoprocessor_Sim.tcl
current_project Fianl_Projact
current_sim simulation_14
close_sim
launch_simulation
source NanoProcessor_sim.tcl
