.. _table_pll_g2_overview:
.. table:: PLL_G2 base address : 0x03002800
	:widths: 1 1 2

	+----------------------+---------+------------------------------------+
	| Name                 | Address | Description                        |
	|                      | Offset  |                                    |
	+======================+=========+====================================+
	| pll_g2_ctrl          | 0x000   | Group2 PLL Ctrl register           |
	+----------------------+---------+------------------------------------+
	| pll_g2_status        | 0x004   | Group2 PLL Status register         |
	+----------------------+---------+------------------------------------+
	| mipimpll_csr         | 0x008   | MIPIMPLL Ctrl register             |
	+----------------------+---------+------------------------------------+
	| apll0_csr            | 0x00c   | APLL0 Ctrl register                |
	+----------------------+---------+------------------------------------+
	| disppll_csr          | 0x010   | DISPPLL Ctrl register              |
	+----------------------+---------+------------------------------------+
	| cam0pll_csr          | 0x014   | CAM0PLL Ctrl register              |
	+----------------------+---------+------------------------------------+
	| cam1pll_csr          | 0x018   | CAM1PLL Ctrl register              |
	+----------------------+---------+------------------------------------+
	| pll_g2_ssc_syn_ctrl  | 0x040   | Group2 PLL Synthesizer ctrl        |
	|                      |         | register                           |
	+----------------------+---------+------------------------------------+
	| apll_ssc_syn_ctrl    | 0x050   | APLL synthesizer ctrl register     |
	+----------------------+---------+------------------------------------+
	| apll_ssc_syn_set     | 0x054   | APLL synthesizer set register      |
	+----------------------+---------+------------------------------------+
	| disppll_ssc_syn_ctrl | 0x060   | DISPPLL synthesizer ctrl register  |
	+----------------------+---------+------------------------------------+
	| disppll_ssc_syn_set  | 0x064   | DISPPLL synthesizer set register   |
	+----------------------+---------+------------------------------------+
	| cam0pll_ssc_syn_ctrl | 0x070   | CAM0PLL synthesizer ctrl register  |
	+----------------------+---------+------------------------------------+
	| cam0pll_ssc_syn_set  | 0x074   | CAM0PLL synthesizer set register   |
	+----------------------+---------+------------------------------------+
	| cam1pll_ssc_syn_ctrl | 0x080   | CAM1PLL synthesizer ctrl register  |
	+----------------------+---------+------------------------------------+
	| cam1pll_ssc_syn_set  | 0x084   | CAM1PLL synthesizer set register   |
	+----------------------+---------+------------------------------------+
	| apll_frac_div_ctrl   | 0x090   | APLL frac divider ctrl register    |
	+----------------------+---------+------------------------------------+
	| apll_frac_div_m      | 0x094   | APLL frac divider M parameter      |
	+----------------------+---------+------------------------------------+
	| apll_frac_div_n      | 0x098   | APLL frac divider N parameter      |
	+----------------------+---------+------------------------------------+
	| mipimpll_clk_csr     | 0x0a0   | MIPIMPLL clock Ctrl register       |
	+----------------------+---------+------------------------------------+
	| a0pll_clk_csr        | 0x0a4   | a0pll clock Ctrl register          |
	+----------------------+---------+------------------------------------+
	| disppll_clk_csr      | 0x0a8   | disppll clock Ctrl register        |
	+----------------------+---------+------------------------------------+
	| cam0pll_clk_csr      | 0x0ac   | cam0pll clock Ctrl register        |
	+----------------------+---------+------------------------------------+
	| cam1pll_clk_csr      | 0x0b0   | cam1pll clock Ctrl register        |
	+----------------------+---------+------------------------------------+
	| clk_cam0_src_div     | 0x0c0   | clk_cam0_src_div                   |
	+----------------------+---------+------------------------------------+
	| clk_cam1_src_div     | 0x0c4   | clk_cam1_src_div                   |
	+----------------------+---------+------------------------------------+

.. _table_pll_g6_overview:
.. table:: PLL_G6 base address : 0x03002900
	:widths: 1 1 2

	+-----------------------+---------+------------------------------------+
	| Name                  | Address | Description                        |
	|                       | Offset  |                                    |
	+=======================+=========+====================================+
	| pll_g6_ctrl           | 0x000   | Group6 PLL Ctrl register           |
	+-----------------------+---------+------------------------------------+
	| pll_g6_status         | 0x004   | Group6 PLL Status register         |
	+-----------------------+---------+------------------------------------+
	| mpll_csr              | 0x008   | MPLL Ctrl register                 |
	+-----------------------+---------+------------------------------------+
	| tpll_csr              | 0x00c   | TPLL Ctrl register                 |
	+-----------------------+---------+------------------------------------+
	| fpll_csr              | 0x010   | FPLL Ctrl register                 |
	+-----------------------+---------+------------------------------------+
	| pll_g6_ssc_syn_ctrl   | 0x040   | Group6 PLL Synthesizer ctrl        |
	|                       |         | register                           |
	+-----------------------+---------+------------------------------------+
	| dpll_ssc_syn_ctrl     | 0x050   | dpll synthesizer ctrl register     |
	+-----------------------+---------+------------------------------------+
	| dpll_ssc_syn_set      | 0x054   | dpll synthesizer set register      |
	+-----------------------+---------+------------------------------------+
	| dpll_ssc_syn_span     | 0x058   | dpll synthesizer span register     |
	+-----------------------+---------+------------------------------------+
	| dpll_ssc_syn_step     | 0x05c   | dpll synthesizer step register     |
	+-----------------------+---------+------------------------------------+
	| mpll_ssc_syn_ctrl     | 0x060   | mpll synthesizer ctrl register     |
	+-----------------------+---------+------------------------------------+
	| mpll_ssc_syn_set      | 0x064   | mpll synthesizer set register      |
	+-----------------------+---------+------------------------------------+
	| mpll_ssc_syn_span     | 0x068   | mpll synthesizer span register     |
	+-----------------------+---------+------------------------------------+
	| mpll_ssc_syn_step     | 0x06c   | mpll synthesizer step register     |
	+-----------------------+---------+------------------------------------+
	| tpll_ssc_syn_ctrl     | 0x070   | tpll synthesizer ctrl register     |
	+-----------------------+---------+------------------------------------+
	| tpll_ssc_syn_set      | 0x074   | tpll synthesizer set register      |
	+-----------------------+---------+------------------------------------+
	| tpll_ssc_syn_span     | 0x078   | tpll synthesizer span register     |
	+-----------------------+---------+------------------------------------+
	| tpll_ssc_syn_step     | 0x07c   | tpll synthesizer step register     |
	+-----------------------+---------+------------------------------------+
