read -sv run_verilog_mid/adder_32b_14_73_baab846d3719b245073e3b94ab96c983.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_73_baab846d3719b245073e3b94ab96c983_yosys.v
