================================================================================ 
Commit: 514f76d20b436184f3bec74eae6ff5dcbe4a5f3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Mar 26 16:20:39 2019 -0700
Original commit date: Tue Mar 26 16:20:39 2019 -0700
Original commit hash: cb2e575fd80de20651f4f98b4dcd83fed8830582

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1ca7fec31399b3dddfe03810c3d696376c3b555f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Mar 26 12:08:34 2019 -0700
Original commit date: Tue Mar 26 12:08:34 2019 -0700
Original commit hash: daefeeb1de7975f2e6bd78040ea03974130df458

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8d1ba2e40b31ffc6f113dd01010f0e5dafcc87ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:50 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS changes needed to accommodate PD vendor updates for Retimer Capsule Update Flow.

To increase the timeout value in the BIOS after sending the Set command fom 150 ms to 500 ms.

Hsd-es-id: 1407834800
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Mar 26 18:26:53 2019 +0530
Change-Id: Iba4cb18c809217597a89b5fed0d7afae2428e18d
Original commit hash: 371ee5031ee61a67e85815077a6969cc1831686d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Library/EcTcssLib.h
IceLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c

================================================================================ 
Commit: a707ed830cba303e387a89d6cec049b7c32c06e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:48 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Y Security [IOMMU] : SUT hangs at PC 0A7F while waking up with Debug Bios from Sleep(S3) with Control IOMMU Pre-boot Behavior Enabled

Increase 0x100000 PcdS3AcpiReservedMemorySize

Hsd-es-id: 1607081822
Tracker-link: https://hsdes.intel.com/appstore/article/#/1607081822
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 27 00:46:13 2019 +0800
Change-Id: I68908497fbf827878aa6e731ed725d8b7ce6b907
Original commit hash: 0592e13a117bff73b070039b35f3e87b23e5efc2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 3678066476cc4087540c3d2fb6b922b82da408eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:47 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL Y][ICL N] D1/B0 VCCIN_AUX cfg registers values are not retained in S0 state

Move PMC GCR lock after Fivr configuration.

Hsd-es-id: 1409193513
Original commit date: Mon Mar 25 11:57:05 2019 +0800
Change-Id: I3ee1303cd9614b3190f129bcab515e15185910da
Original commit hash: 0417c12b10a61b00f6ed2233ba33cc4194786ef0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 1f875f8f5a64f887736f031c7b3220ac9331d813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Mar 26 00:20:25 2019 -0700
Original commit date: Tue Mar 26 00:20:25 2019 -0700
Original commit hash: 9ba85c059bb0c86b7d604ecfe9263416e576d686

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4c2c3e5ceaf0360d1186ba37aca3476928511ce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Mar 26 00:10:59 2019 -0700
Original commit date: Tue Mar 26 00:10:59 2019 -0700
Original commit hash: 615edccbf92dba000bb21ef8adc445cc050e7c5e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a3ed4d78226d21f4f7fa96b47bbb0c02606ce313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Error handling for TCSS FW corruption

Limit to PKC2 when IOM is not ready

Hsd-es-id: 2207142755
Original commit date: Sat Mar 23 13:50:48 2019 +0800
Change-Id: If4a40536ac421061a75e11616c5f8171682e2492
Original commit hash: eb134e550440792b945e6243b002da1f83cef48d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h

================================================================================ 
Commit: ee3ecb9b6f25cf032b764ab0f2c13112bbc258a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:41 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 26 00:43:37 2019 +0000
Original commit date: Tue Mar 26 00:43:37 2019 +0000
Original commit hash: 01b42be8f53cd3de7981043f43017aa77e370c89

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d036656d54c4a2d5b89088313da49537f5ebc9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:40 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Limit non-respin LP4 boards to 3200]

Issue:
 Current MRC will enable LP4-3733 on D-step and up, on all LP4 boards, regardless of FAB ID (before DDR re-spin and after re-spin).
Solution:
 MRC should limit the LP4 speed to 3200 on old boards (before re-spin), using default SPD image.

additional change;
Enable LPDDR4 in D0 step and above to 3733 (as LP4X) on spinned boards

Board   ID          Non-respin                              Respin              NOTE
=====   ==          ==========                              ======              ====
ICL-Y   0x16/0x17   FAB_ID = 0, 1, 2                        FAB_ID = 3          BOM_ID = 4: LP4x
ICL-U   0x09        FAB_ID = 0                              FAB_ID = 1          BOM_ID = 4: LP4x
ICL-YN  0x18        FAB_ID = 0                              FAB_ID = 1          LP4x only
ICL-UN  0x19        FAB_ID = 0                              FAB_ID = 1          LP4x only
SDS     0x0C        FAB_ID = 0, 1: LP4; FAB_ID=2: LP4X      FAB_ID = 3 (LP4x)

Hsd-es-id: 1409092448
Tracker-link: https://hsdes.intel.com/resource/1409092448
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Mar 20 15:30:01 2019 +0200
Change-Id: I712ce84bafe4eaa6e86a6b9f7973d8eb4cd869d1
Original commit hash: 3693299a131a936ce04749ed7d03631e0b840a12

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 480486e495b20070b897086b599d9a11e3ea1cb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:36 2019 -0700 
-------------------------------------------------------------------------------- 
Add functions in Heci Lib to abstract calls to HeciReadFileExMsg

Added support for retrieving OEM KP and CRED.

Hsd-es-id: 1807214717
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 14 10:21:25 2019 +0100
Change-Id: Icb569cbd488eef54769944a9a515af7699d47681
Original commit hash: 336d785495f4305a26ab3f0996e36c6a700ef670

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: beae5c4b00db1e0dd77c5e1231909aa7d3db3ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:34 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][UART] PeiSerialIoUartDebugPropertyLib does not update data when debug Hob is not initiaized

PeiSerialIoUartDebugPropertyLib will return valid data, when Hob is not initialized.

Hsd-es-id: 1409109127
Original commit date: Mon Mar 11 17:31:11 2019 -0700
Change-Id: I2af48d59e1add11b106592a3311c01c4bdc788eb
Original commit hash: 320b8f1e371ebc4307a0228a4c61dc268f1ab36b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.c

================================================================================ 
Commit: 74c3f6e03df4ffa73e5551b96a470da506039b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 25 19:03:14 2019 +0000
Original commit date: Mon Mar 25 19:03:14 2019 +0000
Original commit hash: 020facba32a30c7892a6778e1f813e72275feaff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d9be4ff9f377ddee340cf1ec665454ecfec7211 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:30 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1409186967][ICL MRC][MRC updates from ICL E0 CTE]

1. Add GetSet for DataControl8.en_rcvenpre_zero_fill and program it to '1' on LP4/x.
2. Add 1 tCK to tWRRD_dr on DDR4 Gear1 2933 and above, to avoid overlap of WR burst and senseamp enable of the subsequent RD.
3. LP4 CBT: Set DataControl0.TxPiOn before TxOn during "send CaVref on DQ" phase.
4. Added MiniBIOS_VS2017_Win7.bat

Hsd-es-id: 1409186967
Tracker-link: https://hsdes.intel.com/resource/1409186967
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Mar 22 10:54:11 2019 -0700
Change-Id: Ibfff2e5850b5aa504c480c1d7a112f5cbf841e2a
Original commit hash: dca1b34eb3846e41eb1dae861ad6b4bc1ae22cd6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl9xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl9xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MiniBIOS_VS2017_Win7.bat

================================================================================ 
Commit: ab2f8660f7396b302c8dddddc6f51d5994586ec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:23 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] TPM Klocwork errors

Fixed instances of Klocwork cwarn.sizeof.nofixedsize: sizeof should be use on
type and not on const values. Retrive sizeof const is usually a developer error
that uses the size of the static buffer instead of sizing the type.

Hsd-es-id: 1409005110
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 13 13:21:40 2019 -0700
Change-Id: I8822bdb0e72d1c4f77c43bee206738a759621560
Original commit hash: 793f06a96837029730ece581ee6ad081e3a448e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c

================================================================================ 
Commit: 74cb15a0eddc3ed23746a29e0e51c8994e76214a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 25 00:24:52 2019 -0700
Original commit date: Mon Mar 25 00:24:52 2019 -0700
Original commit hash: 6f40e0df5552f3e4ec72ef6a7c3da31a14105428

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8e371cdedb2eb360645665775961acd44af32564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Mar 25 00:17:01 2019 -0700
Original commit date: Mon Mar 25 00:17:01 2019 -0700
Original commit hash: b62b4fd99ad582c6e3ceef9f0e4e76c88d7487af

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cafc7fa989a157703ad9559c19562893424f1ceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 25 00:12:00 2019 -0700
Original commit date: Mon Mar 25 00:12:00 2019 -0700
Original commit hash: d8333b088d8ececd1a094a034915221a6cd30bef

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3ca6d1ead23023f0c8714f6355ee0587df331066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:17 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Correct SMBIOS type19 ExtendedEndingAddress.

The unit of Extended Ending Address is byte in SMBIOS Type 19 but RC fills kilobytes.

Hsd-es-id: <1607077974>
Original commit date: Thu Mar 21 10:55:21 2019 +0800
Change-Id: I386775572f6b7479419cf48f29c36d0d64b74e3f
Original commit hash: 0008f1867c9ff5fe8e8d6b955da27fab7803307f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType19.c

================================================================================ 
Commit: d9e43a4d9d1da8458642ba732c1a38966ee37fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Mar 24 00:22:53 2019 -0700
Original commit date: Sun Mar 24 00:22:53 2019 -0700
Original commit hash: 26fc2c0ea50d095cb1a676961f488640adca2781

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 159ebe5941bcf5d4567da2dcf0e4c81ca45490cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Mar 24 00:11:23 2019 -0700
Original commit date: Sun Mar 24 00:11:23 2019 -0700
Original commit hash: 0502dda082e4b1911c79784e4c31c15434d67eb5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7beb8a335b04c3f614175708d6058ff0f7a4b9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Mar 23 17:09:57 2019 -0700
Original commit date: Sat Mar 23 17:09:57 2019 -0700
Original commit hash: 5ab485939a11e7d98428a7118ce9cf640844892d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 30c63344f3ffe8a0ec62e9117e1b84783127d261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Mar 23 00:15:48 2019 -0700
Original commit date: Sat Mar 23 00:15:48 2019 -0700
Original commit hash: 8dbfa9ab91d85cbe4c27b130798009d1aa1a4b08

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7458ae29e53189a78020a7d7795abf6bb9d583da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Mar 23 00:11:10 2019 -0700
Original commit date: Sat Mar 23 00:11:10 2019 -0700
Original commit hash: 768c3a417ab782bf4bcd3e0a40d04e6f9ebe4c92

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f31cd73d04933a09136f9f609f801697b3fa8ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:08 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 22 23:28:03 2019 +0000
Original commit date: Fri Mar 22 23:28:03 2019 +0000
Original commit hash: 6bf9b4e2bf91a928335b89e2b44c5057b73cb788

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4acae771fc4a8188a853f4e1d0b4e6ccf95df39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:07 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Update MRC convolution 2D function

Changes:
1. Update MRC convolution 2D function to support both 3x3 and 5x5 matrix arrays
2. Fix convolution for singe arrays which gives wrong results.
3. Prepare convolution function for support seek part of givin function, good for 1D.
4. Activate 2D convolution on MrcReadAmplifierPower, orde prints and enable power score in MrcTmPower mode
   HSD: 1306328837: https://hsdes.intel.com/appstore/article/#/1306328837

Hsd-es-id: 1205346410
Tracker-link: https://hsdes.intel.com/appstore/article/#/1306291492
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Sun Mar 10 15:43:42 2019 +0200
Change-Id: I6b59656d1ff565f6e089b9143c6cf840c7514066
Original commit hash: 1fc69949037565aab94557999e21c9f9646f0c51

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d3d433e2fad907aa4129a4ada56583ae9c3b0f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:05 2019 -0700 
-------------------------------------------------------------------------------- 
With Fsp Debug build, coreboot/fsp or BIOS will hit into interrupt assertion and fail to boot with CNP-H

BIOS should skip the INT configuration for unsupported serial io controller.

Hsd-es-id: 1409059786
Original commit date: Thu Mar 7 17:53:03 2019 +0800
Change-Id: I4c05aca3725b70563b54149a6a7ea83e43197c74
Original commit hash: 03a2cde45d966251773f2dd6adfb36e87d84a24c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: f4e53f8549a7d79a07c14a28a574ef63617bb7d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:03 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg:[ICL-U][Linux] ACPI BIOS Error (bug): Could not resolve symbol [\_SB.PCI0.TXHC.RHUB.SS01], AE_NOT_FOUND

Set Depex of DxePciHostBridgeLib

Hsd-es-id: 1507100264
Original commit date: Thu Mar 21 17:06:10 2019 +0800
Change-Id: Ia57af108336478c94c69e299c6d08bf49f59d8d7
Original commit hash: 3497d9662b6cfec50031e3472d404ae63868181e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf

================================================================================ 
Commit: 02e0de62bc46512417e9054c71d91b894fa72fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Mar 22 00:23:32 2019 -0700
Original commit date: Fri Mar 22 00:23:32 2019 -0700
Original commit hash: 906fdaffc4beb90f02826b8e0cdcb3c6cdd3a361

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a212af2f6ca0a92f154bb587e98f96277ea04193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:41:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Mar 22 00:11:12 2019 -0700
Original commit date: Fri Mar 22 00:11:12 2019 -0700
Original commit hash: dcbb69a7063d1989441d905ca077716e750110a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6fac80278b4d7cb64a1de4b26441a6868764c9d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:59 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Y Security [IOMMU] : SUT hangs at PC 0A7F while waking up with Debug Bios from Sleep(S3) with Control IOMMU Pre-boot Behavior Enabled

S3 ACPI reserved memory resource isn't enough, causing HOB allocation failure. Update the PCD PcdS3AcpiReservedMemorySize.

Hsd-es-id: 1607081822
Original commit date: Wed Mar 20 12:52:18 2019 -0700
Change-Id: I9437cee006ef852e509a7256a3575d3b9a9ceac6
Original commit hash: dc0410c98b3badc6ebe01f6e87a45ac488c77e53

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 812ba581e0b481f84ece7b53c6b4e2026e8d146e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:58 2019 -0700 
-------------------------------------------------------------------------------- 
New I2C settings to improve electrical margins

Updated High Speed Default settings in Driver and ACPI

Hsd-es-id: 1409112530
Original commit date: Tue Mar 12 13:45:52 2019 -0700
Change-Id: Ib5f2d25a08b6fe2eb798cee0cba1619d32e93e51
Original commit hash: 95bb13839556b40f862fcd784ceb16b6c850f06b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c

================================================================================ 
Commit: 932ae05c82d999e937e6ba911c1ec6ad69c7bf58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Mar 21 10:43:55 2019 -0700
Original commit date: Thu Mar 21 10:43:55 2019 -0700
Original commit hash: c0350f31ece3c88b393d5e63d5110e32527f8435

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d87a29b649a3831e23bc67253c46996e747f07b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:54 2019 -0700 
-------------------------------------------------------------------------------- 
PRE-BOOT of the Bluetooth (BLE) driver set the default to disable

Disable Preboot BLE driver launch by default

Hsd-es-id: 1409177885
Original commit date: Wed Mar 20 12:56:52 2019 -0700
Change-Id: I8ff421bf4ece140236a9cfe794a3991ef5db1957
Original commit hash: ffbe13bdfcf3cf27baf722b268a9d3bc5643eefd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 38632c3e923c6ca3b83999e84ab946b0a89d5ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Mar 21 00:15:01 2019 -0700
Original commit date: Thu Mar 21 00:15:01 2019 -0700
Original commit hash: db9fe19d918c8bb35fefb087b80208782834e28f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ceaa8c0e0ed005b55ba31177d13e338cc1c8cc56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:52 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 20 22:09:50 2019 +0000
Original commit date: Wed Mar 20 22:09:50 2019 +0000
Original commit hash: ea4afd2b19b57f1c1ba08fd14f2262f476edda20

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 178555e261d0b5f13bd542091dccadb3ac66fbd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:50 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Add MRC support for the ICL-I SpringHll with boardID 0x27]

Changes:
- Add MRC support for the new ICL-I BoardId = 0x27
- Include the new DQS mapping table:
{ 2, 3, 1, 0, 7, 6, 5, 4 }, // Channel 0
 { 0, 1, 3, 2, 5, 4, 7, 6 }  // Channel 1

Hsd-es-id: 2207128907
Tracker-link: https://hsdes.intel.com/appstore/article/#/2207128907
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Mar 19 15:48:41 2019 -0700
Change-Id: Iaa6cce296c3d6c4e0fefd4a2df57b3810cdebffb
Original commit hash: 94aea48297cbbfed6e84d6d15113dab16b7506cf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: 21f23b2d5a07220eace4865f3c4be54489d7e963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Mar 20 00:28:53 2019 -0700
Original commit date: Wed Mar 20 00:28:53 2019 -0700
Original commit hash: efeb30ab1e357260d30216874f2e67b6ab775d0e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 51938f6d5649b133a88ea51f2c44719cf1b850b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Mar 20 00:11:42 2019 -0700
Original commit date: Wed Mar 20 00:11:42 2019 -0700
Original commit hash: 5f4a6e332c5046dcb594050adea7df944d0d108b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 370ab7396c87791f43ef28c6727eb8d67828f7ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Mar 19 01:10:34 2019 -0700
Original commit date: Tue Mar 19 01:10:34 2019 -0700
Original commit hash: 6ae92583fe966625be7d2b89a4a13d742cf9cb13

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b6654afb2822879621a52682d4e0a6e645c04276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 3 11:40:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Mar 19 00:32:45 2019 -0700
Original commit date: Tue Mar 19 00:32:45 2019 -0700
Original commit hash: 027afcf7a5afbd56ef8115466ef8abec04ee273f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
