Analysis & Synthesis report for ctrl_top
Thu Mar 05 14:48:10 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition sld_hub:auto_hub
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |ctrl_top|sdram_top:sdram_top_inst|state
 11. State Machine - |ctrl_top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_state
 12. Registers Removed During Synthesis
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |ctrl_top
 15. Source assignments for fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1
 16. Source assignments for fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1
 17. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst
 18. Parameter Settings for User Entity Instance: sdram_decode:sdram_decode_inst
 19. Parameter Settings for User Entity Instance: fifo:wfifo_inst|scfifo:scfifo_component
 20. Parameter Settings for User Entity Instance: fifo:rfifo_inst|scfifo:scfifo_component
 21. Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst
 22. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst
 23. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst
 24. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_write:sdram_write_inst
 25. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst
 26. Partition Dependent Files
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Source assignments for sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. SignalTap II Logic Analyzer Settings
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 05 14:48:10 2020       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; ctrl_top                                    ;
; Top-level Entity Name              ; ctrl_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; ctrl_top           ; ctrl_top           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.9%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; ../sor/uart_tx.v                                                   ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/uart_tx.v                                                         ;             ;
; ../sor/uart_rx.v                                                   ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/uart_rx.v                                                         ;             ;
; ../sor/sdram_wr.v                                                  ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/sdram_wr.v                                                        ;             ;
; ../sor/sdram_top.v                                                 ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/sdram_top.v                                                       ;             ;
; ../sor/sdram_rd.v                                                  ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/sdram_rd.v                                                        ;             ;
; ../sor/sdram_init.v                                                ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/sdram_init.v                                                      ;             ;
; ../sor/sdram_decode.v                                              ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/sdram_decode.v                                                    ;             ;
; ../sor/sdram_aref.v                                                ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/sdram_aref.v                                                      ;             ;
; ../sor/ctrl_top.v                                                  ; yes             ; User Verilog HDL File              ; E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v                                                        ;             ;
; ipcore_dir/fifo.v                                                  ; yes             ; User Wizard-Generated File         ; E:/Prj/altera_prj/ctrl_top/db/ipcore_dir/fifo.v                                                  ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                        ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                     ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                      ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                      ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                      ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                      ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                    ;             ;
; db/scfifo_oj21.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/scfifo_oj21.tdf                                                 ;             ;
; db/a_dpfifo_vp21.tdf                                               ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/a_dpfifo_vp21.tdf                                               ;             ;
; db/a_fefifo_76e.tdf                                                ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/a_fefifo_76e.tdf                                                ;             ;
; db/cntr_bo7.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cntr_bo7.tdf                                                    ;             ;
; db/dpram_0711.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/dpram_0711.tdf                                                  ;             ;
; db/altsyncram_i0k1.tdf                                             ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/altsyncram_i0k1.tdf                                             ;             ;
; db/cntr_vnb.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cntr_vnb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_es14.tdf                                             ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/altsyncram_es14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                      ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                           ;             ;
; db/cntr_rgi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cntr_rgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; E:/Prj/altera_prj/ctrl_top/db/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld86a6ddd4/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; E:/Prj/altera_prj/ctrl_top/db/db/ip/sld86a6ddd4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; E:/Prj/altera_prj/ctrl_top/db/db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/Prj/altera_prj/ctrl_top/db/db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; E:/Prj/altera_prj/ctrl_top/db/db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; E:/Prj/altera_prj/ctrl_top/db/db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; E:/Prj/altera_prj/ctrl_top/db/db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                        ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ctrl_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ctrl_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ctrl_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ctrl_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ctrl_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; FIFO         ; 11.0    ; N/A          ; N/A          ; |ctrl_top|fifo:rfifo_inst                                                                                                                                                                              ; ipcore_dir/fifo.v ;
; Altera ; FIFO         ; 11.0    ; N/A          ; N/A          ; |ctrl_top|fifo:wfifo_inst                                                                                                                                                                              ; ipcore_dir/fifo.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------+
; Partition Status Summary                                                                                  ;
+--------------------------------+-------------+------------------------------------------------------------+
; Partition Name                 ; Synthesized ; Reason                                                     ;
+--------------------------------+-------------+------------------------------------------------------------+
; Top                            ; yes         ; Changes made to preservation status of Pre-Synthesis nodes ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed                                    ;
; sld_hub:auto_hub               ; yes         ; Dependent files changed                                    ;
+--------------------------------+-------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                            ; File Name                                                     ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident ; db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv ; Project Directory ; Checksum ; ecaabcac3df4dbcf69fae44aa6b1aa3a ; 2561376f5048ccb978dbb143ef43bc10 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ctrl_top                                       ; 342 (42)          ; 199 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top                                                                                                                                        ; work         ;
;    |fifo:rfifo_inst|                            ; 21 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 21 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_oj21:auto_generated|           ; 21 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated                                                                     ; work         ;
;             |a_dpfifo_vp21:dpfifo|              ; 21 (2)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo                                                ; work         ;
;                |a_fefifo_76e:fifo_state|        ; 11 (7)            ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|a_fefifo_76e:fifo_state                        ; work         ;
;                   |cntr_bo7:count_usedw|        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|a_fefifo_76e:fifo_state|cntr_bo7:count_usedw   ; work         ;
;                |cntr_vnb:rd_ptr_count|          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|cntr_vnb:rd_ptr_count                          ; work         ;
;                |cntr_vnb:wr_ptr|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|cntr_vnb:wr_ptr                                ; work         ;
;                |dpram_0711:FIFOram|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram                             ; work         ;
;                   |altsyncram_i0k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1 ; work         ;
;    |fifo:wfifo_inst|                            ; 21 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 21 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_oj21:auto_generated|           ; 21 (0)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated                                                                     ; work         ;
;             |a_dpfifo_vp21:dpfifo|              ; 21 (2)            ; 14 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo                                                ; work         ;
;                |a_fefifo_76e:fifo_state|        ; 11 (7)            ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|a_fefifo_76e:fifo_state                        ; work         ;
;                   |cntr_bo7:count_usedw|        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|a_fefifo_76e:fifo_state|cntr_bo7:count_usedw   ; work         ;
;                |cntr_vnb:rd_ptr_count|          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|cntr_vnb:rd_ptr_count                          ; work         ;
;                |cntr_vnb:wr_ptr|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|cntr_vnb:wr_ptr                                ; work         ;
;                |dpram_0711:FIFOram|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram                             ; work         ;
;                   |altsyncram_i0k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1 ; work         ;
;    |sdram_decode:sdram_decode_inst|             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|sdram_decode:sdram_decode_inst                                                                                                         ; work         ;
;    |sdram_top:sdram_top_inst|                   ; 174 (33)          ; 99 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|sdram_top:sdram_top_inst                                                                                                               ; work         ;
;       |sdram_aref:sdram_aref_inst|              ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst                                                                                    ; work         ;
;       |sdram_init:sdram_init_inst|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|sdram_top:sdram_top_inst|sdram_init:sdram_init_inst                                                                                    ; work         ;
;       |sdram_rd:sdram_rd_inst|                  ; 47 (47)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst                                                                                        ; work         ;
;       |sdram_write:sdram_write_inst|            ; 36 (36)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst                                                                                  ; work         ;
;    |uart_rx:uart_rx_inst|                       ; 34 (34)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|uart_rx:uart_rx_inst                                                                                                                   ; work         ;
;    |uart_tx:uart_tx_inst|                       ; 39 (39)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ctrl_top|uart_tx:uart_tx_inst                                                                                                                   ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |ctrl_top|sdram_top:sdram_top_inst|state               ;
+------------+----------+----------+------------+-----------+------------+
; Name       ; state.RD ; state.WR ; state.AREF ; state.ARB ; state.IDLE ;
+------------+----------+----------+------------+-----------+------------+
; state.IDLE ; 0        ; 0        ; 0          ; 0         ; 0          ;
; state.ARB  ; 0        ; 0        ; 0          ; 1         ; 1          ;
; state.AREF ; 0        ; 0        ; 1          ; 0         ; 1          ;
; state.WR   ; 0        ; 1        ; 0          ; 0         ; 1          ;
; state.RD   ; 1        ; 0        ; 0          ; 0         ; 1          ;
+------------+----------+----------+------------+-----------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |ctrl_top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_state                   ;
+------------------+-----------------+----------------+-----------------+-----------------+------------------+
; Name             ; wr_state.WR_PRE ; wr_state.WRITE ; wr_state.WR_ACT ; wr_state.WR_REQ ; wr_state.WR_IDLE ;
+------------------+-----------------+----------------+-----------------+-----------------+------------------+
; wr_state.WR_IDLE ; 0               ; 0              ; 0               ; 0               ; 0                ;
; wr_state.WR_REQ  ; 0               ; 0              ; 0               ; 1               ; 1                ;
; wr_state.WR_ACT  ; 0               ; 0              ; 1               ; 0               ; 1                ;
; wr_state.WRITE   ; 0               ; 1              ; 0               ; 0               ; 1                ;
; wr_state.WR_PRE  ; 1               ; 0              ; 0               ; 0               ; 1                ;
+------------------+-----------------+----------------+-----------------+-----------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_end                       ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|rd_cmd[3]                     ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_end                 ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[3]               ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[3]               ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|sdram_addr[0]             ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[0]               ; Stuck at VCC due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|sdram_addr[1..9,11]       ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|cmd[3]                    ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|sdram_addr[0,2,3,6..9,11] ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[4]                   ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[8]             ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[10]                  ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[3,4]           ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[5,6]                 ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[6]             ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[2]                   ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[1,2]           ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[1,3,7]               ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[5,7,9..11]     ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[0,8,9]               ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[0]             ; Merged with sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]      ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[1]               ; Merged with sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[2]   ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|sdram_addr[1,4]           ; Merged with sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|sdram_addr[5] ;
; sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|row_addr[11]                  ; Stuck at GND due to stuck port data_in                                        ;
; sdram_top:sdram_top_inst|state~10                                             ; Lost fanout                                                                   ;
; Total Number of Removed Registers = 54                                        ;                                                                               ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ctrl_top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|cnt_pre[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ctrl_top|sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|cnt_pre[0]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ctrl_top|uart_tx:uart_tx_inst|shift_data[7]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ctrl_top|sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|cnt_burst[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ctrl_top|sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst|cnt_act[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ctrl_top|sdram_decode:sdram_decode_inst|cnt_data[0]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ctrl_top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|cnt_burst[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ctrl_top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_state     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |ctrl_top|sdram_top:sdram_top_inst|Selector6                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for Top-level Entity: |ctrl_top             ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_en      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_en      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_wr_data[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_wr_data[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_rd_tring   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_rd_tring   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_wr_tring   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_wr_tring   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_en      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_en      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_rd_data[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_rd_data[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wfifo_empty      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wfifo_empty      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_en      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_en      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_wr_data[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_wr_data[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_en      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_en      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_rd_data[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_rd_data[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rfifo_empty      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rfifo_empty      ;
+------------------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:rfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BAND_END       ; 5207  ; Signed Integer                           ;
; HALF_BAND_END  ; 2603  ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_decode:sdram_decode_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; CNT_DATA_END   ; 100   ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:wfifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; lpm_width               ; 8            ; Signed Integer                              ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                              ;
; LPM_WIDTHU              ; 4            ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                     ;
; CBXI_PARAMETER          ; scfifo_oj21  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:rfifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; lpm_width               ; 8            ; Signed Integer                              ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                              ;
; LPM_WIDTHU              ; 4            ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                     ;
; CBXI_PARAMETER          ; scfifo_oj21  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BAND_TIME      ; 5207  ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                              ;
; ARB            ; 00010 ; Unsigned Binary                              ;
; AREF           ; 00100 ; Unsigned Binary                              ;
; WR             ; 01000 ; Unsigned Binary                              ;
; RD             ; 10000 ; Unsigned Binary                              ;
; NOP            ; 0111  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; PRECHAR        ; 0010  ; Unsigned Binary                                                         ;
; NOP            ; 0111  ; Unsigned Binary                                                         ;
; AREF           ; 0001  ; Unsigned Binary                                                         ;
; TIME_15US      ; 749   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_write:sdram_write_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WR_IDLE        ; 00001 ; Unsigned Binary                                                           ;
; WR_REQ         ; 00010 ; Unsigned Binary                                                           ;
; WR_ACT         ; 00100 ; Unsigned Binary                                                           ;
; WRITE          ; 01000 ; Unsigned Binary                                                           ;
; WR_PRE         ; 10000 ; Unsigned Binary                                                           ;
; ACT            ; 0011  ; Unsigned Binary                                                           ;
; NOP            ; 0111  ; Unsigned Binary                                                           ;
; PRECHAR        ; 0010  ; Unsigned Binary                                                           ;
; WR             ; 0100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; RD_IDLE        ; 00001 ; Unsigned Binary                                                     ;
; RD_REQ         ; 00010 ; Unsigned Binary                                                     ;
; RD_ACT         ; 00100 ; Unsigned Binary                                                     ;
; READ           ; 01000 ; Unsigned Binary                                                     ;
; RD_PRE         ; 10000 ; Unsigned Binary                                                     ;
; ACT            ; 0011  ; Unsigned Binary                                                     ;
; NOP            ; 0111  ; Unsigned Binary                                                     ;
; PRECHAR        ; 0010  ; Unsigned Binary                                                     ;
; RD             ; 0101  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                ;
+----------------------------------------+--------------------+---------+----------------------------------+
; File                                   ; Location           ; Library ; Checksum                         ;
+----------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_dpfifo.inc   ; Quartus II Install ; work    ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc   ; Quartus II Install ; work    ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc   ; Quartus II Install ; work    ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_i2fifo.inc   ; Quartus II Install ; work    ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_regfifo.inc  ; Quartus II Install ; work    ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/aglobal150.inc ; Quartus II Install ; work    ; 09e97ce26a1e3148bc4c3828c116bf62 ;
; libraries/megafunctions/scfifo.tdf     ; Quartus II Install ; work    ; 5e790d2d73f8cee5c69d183a28db2708 ;
; db/a_dpfifo_vp21.tdf                   ; Project Directory  ; work    ; 4bf575fa1930a5daba6c38bd47662130 ;
; db/a_fefifo_76e.tdf                    ; Project Directory  ; work    ; 736c25cf0387bd109fc3fcb01906be0c ;
; db/altsyncram_i0k1.tdf                 ; Project Directory  ; work    ; fcf2e5599222636fe44f9384b7246a88 ;
; db/cntr_bo7.tdf                        ; Project Directory  ; work    ; 3ccf6e2e90cbbb2970f4e71b8da8301f ;
; db/cntr_vnb.tdf                        ; Project Directory  ; work    ; 42f9cf2b63f4310c36301bd6fafbb57d ;
; db/dpram_0711.tdf                      ; Project Directory  ; work    ; 72645126cf272ae903f8dbc30d3c3e8a ;
; db/scfifo_oj21.tdf                     ; Project Directory  ; work    ; bc6c889a14dcd438b206be510e6dd90c ;
; ipcore_dir/fifo.v                      ; Project Directory  ; work    ; ac9898db70fb9d673700203a20b9fb81 ;
; ../sor/ctrl_top.v                      ; Project Directory  ; work    ; 4ec5ee34fcfdeea856c7e24b1d53019d ;
; ../sor/sdram_aref.v                    ; Project Directory  ; work    ; c28a69104a4d53fd7348c236471debe2 ;
; ../sor/sdram_decode.v                  ; Project Directory  ; work    ; da7e88f4960e94da375535f3aa1d866c ;
; ../sor/sdram_init.v                    ; Project Directory  ; work    ; 22fe8a8b60dec61e2b521e00c9ee6c22 ;
; ../sor/sdram_rd.v                      ; Project Directory  ; work    ; 9e6aae7ede70c6ffbf602865a96348ae ;
; ../sor/sdram_top.v                     ; Project Directory  ; work    ; e0c929aaa0f6ab3ec335b035f66d17a7 ;
; ../sor/sdram_wr.v                      ; Project Directory  ; work    ; 8a7b5870b243caa842a4aed7c3607b07 ;
; ../sor/uart_rx.v                       ; Project Directory  ; work    ; eb4dddb04406cc75954299980b78dc4d ;
; ../sor/uart_tx.v                       ; Project Directory  ; work    ; 09c78962ae3a28aa81a2097c2fa78422 ;
+----------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 97                          ;
; cycloneiii_ff         ; 199                         ;
;     CLR               ; 88                          ;
;     CLR SCLR          ; 54                          ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 26                          ;
;     plain             ; 7                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 342                         ;
;     arith             ; 70                          ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 9                           ;
;     normal            ; 272                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 134                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 88                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 88                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 289                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 88                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 88                  ; 88               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:07     ;
; Top                            ; 00:00:07     ;
; sld_hub:auto_hub               ; 00:00:04     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Mar 05 14:47:22 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ctrl_top -c ctrl_top
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/sdram_wr.v
    Info (12023): Found entity 1: sdram_write
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/sdram_rd.v
    Info (12023): Found entity 1: sdram_rd
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/sdram_init.v
    Info (12023): Found entity 1: sdram_init
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/sdram_decode.v
    Info (12023): Found entity 1: sdram_decode
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/sdram_aref.v
    Info (12023): Found entity 1: sdram_aref
Info (12021): Found 1 design units, including 1 entities, in source file /prj/altera_prj/ctrl_top/sor/ctrl_top.v
    Info (12023): Found entity 1: ctrl_top
Info (12021): Found 1 design units, including 1 entities, in source file ipcore_dir/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file ipcore_dir/pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "ctrl_top" for the top level hierarchy
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst"
Info (12128): Elaborating entity "sdram_decode" for hierarchy "sdram_decode:sdram_decode_inst"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:wfifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo:wfifo_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "fifo:wfifo_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_oj21.tdf
    Info (12023): Found entity 1: scfifo_oj21
Info (12128): Elaborating entity "scfifo_oj21" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_vp21.tdf
    Info (12023): Found entity 1: a_dpfifo_vp21
Info (12128): Elaborating entity "a_dpfifo_vp21" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf
    Info (12023): Found entity 1: a_fefifo_76e
Info (12128): Elaborating entity "a_fefifo_76e" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|a_fefifo_76e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|a_fefifo_76e:fifo_state|cntr_bo7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_0711.tdf
    Info (12023): Found entity 1: dpram_0711
Info (12128): Elaborating entity "dpram_0711" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0k1.tdf
    Info (12023): Found entity 1: altsyncram_i0k1
Info (12128): Elaborating entity "altsyncram_i0k1" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|dpram_0711:FIFOram|altsyncram_i0k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "fifo:wfifo_inst|scfifo:scfifo_component|scfifo_oj21:auto_generated|a_dpfifo_vp21:dpfifo|cntr_vnb:rd_ptr_count"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_inst"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst"
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_init:sdram_init_inst"
Info (12128): Elaborating entity "sdram_aref" for hierarchy "sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst"
Warning (10036): Verilog HDL or VHDL warning at sdram_aref.v(27): object "flag_15us" assigned a value but never read
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_write:sdram_write_inst"
Warning (10036): Verilog HDL or VHDL warning at sdram_wr.v(43): object "act_end" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at sdram_wr.v(295): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_wr.v(320): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_rd" for hierarchy "sdram_top:sdram_top_inst|sdram_rd:sdram_rd_inst"
Info (10264): Verilog HDL Case Statement information at sdram_rd.v(89): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_rd.v(316): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_rd.v(344): all case item expressions in this case statement are onehot
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_es14.tdf
    Info (12023): Found entity 1: altsyncram_es14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf
    Info (12023): Found entity 1: cntr_rgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.03.05.14:47:49 Progress: Loading sld86a6ddd4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86a6ddd4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86a6ddd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (13169): Partition "Top" has had preservation status for one or more Pre-Synthesis node(s) changed.
    Info (13170): Node "s_clk" has been removed with respect to the previous compile.
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (281037): Using 2 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Mar 05 14:48:00 2020
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top ctrl_top -c ctrl_top
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_addr[2]" is stuck at GND
    Warning (13410): Pin "sdram_addr[3]" is stuck at GND
    Warning (13410): Pin "sdram_addr[6]" is stuck at GND
    Warning (13410): Pin "sdram_addr[7]" is stuck at GND
    Warning (13410): Pin "sdram_addr[8]" is stuck at GND
    Warning (13410): Pin "sdram_addr[9]" is stuck at GND
    Warning (13410): Pin "sdram_addr[11]" is stuck at GND
    Warning (13410): Pin "sdram_baddr[0]" is stuck at GND
    Warning (13410): Pin "sdram_baddr[1]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "rfifo_rd_data[0]"
    Info (17048): Logic cell "rfifo_rd_data[1]"
    Info (17048): Logic cell "rfifo_rd_data[2]"
    Info (17048): Logic cell "rfifo_rd_data[3]"
    Info (17048): Logic cell "rfifo_rd_data[4]"
    Info (17048): Logic cell "rfifo_rd_data[5]"
    Info (17048): Logic cell "rfifo_rd_data[6]"
    Info (17048): Logic cell "rfifo_rd_data[7]"
    Info (17048): Logic cell "rfifo_rd_en"
    Info (17048): Logic cell "rfifo_wr_data[0]"
    Info (17048): Logic cell "rfifo_wr_data[1]"
    Info (17048): Logic cell "rfifo_wr_data[2]"
    Info (17048): Logic cell "rfifo_wr_data[3]"
    Info (17048): Logic cell "rfifo_wr_data[4]"
    Info (17048): Logic cell "rfifo_wr_data[5]"
    Info (17048): Logic cell "rfifo_wr_data[6]"
    Info (17048): Logic cell "rfifo_wr_data[7]"
    Info (17048): Logic cell "rfifo_wr_en"
    Info (17048): Logic cell "wfifo_rd_data[0]"
    Info (17048): Logic cell "wfifo_rd_data[1]"
    Info (17048): Logic cell "wfifo_rd_data[2]"
    Info (17048): Logic cell "wfifo_rd_data[3]"
    Info (17048): Logic cell "wfifo_rd_data[4]"
    Info (17048): Logic cell "wfifo_rd_data[5]"
    Info (17048): Logic cell "wfifo_rd_data[6]"
    Info (17048): Logic cell "wfifo_rd_data[7]"
    Info (17048): Logic cell "wfifo_rd_en"
    Info (17048): Logic cell "wfifo_wr_data[0]"
    Info (17048): Logic cell "wfifo_wr_data[1]"
    Info (17048): Logic cell "wfifo_wr_data[2]"
    Info (17048): Logic cell "wfifo_wr_data[3]"
    Info (17048): Logic cell "wfifo_wr_data[4]"
    Info (17048): Logic cell "wfifo_wr_data[5]"
    Info (17048): Logic cell "wfifo_wr_data[6]"
    Info (17048): Logic cell "wfifo_wr_data[7]"
Info (21057): Implemented 489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 78 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 376 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 650 megabytes
    Info: Processing ended: Thu Mar 05 14:48:03 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Mar 05 14:48:00 2020
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 ctrl_top -c ctrl_top
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 2273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 332 input pins
    Info (21059): Implemented 191 output pins
    Info (21061): Implemented 1662 logic cells
    Info (21064): Implemented 88 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 648 megabytes
    Info: Processing ended: Thu Mar 05 14:48:05 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:09
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Mar 05 14:48:07 2020
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub ctrl_top -c ctrl_top
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 257 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 151 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Thu Mar 05 14:48:09 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 768 megabytes
    Info: Processing ended: Thu Mar 05 14:48:10 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:32


