#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 22 22:36:12 2019
# Process ID: 65732
# Current directory: E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1
# Command line: vivado.exe -log soc_lite_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_lite_top.tcl -notrace
# Log file: E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top.vdi
# Journal file: E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1\vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: link_design -top soc_lite_top -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'data_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Netlist 29-17] Analyzing 1407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1414.406 ; gain = 613.969
Finished Parsing XDC File [e:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT1]'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT0]'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT1]]'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:91]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT0]'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT1]'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT0]]'. [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc:92]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1417.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1417.445 ; gain = 1059.066
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1417.445 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 172f4144f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1420.645 ; gain = 3.199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 75edf0c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1512.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d53f965f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1512.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a2b3d333

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1512.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 20 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pll.clk_pll/inst/cpu_clk_clk_pll_BUFG_inst to drive 0 load(s) on clock net pll.clk_pll/inst/cpu_clk_clk_pll_BUFG
INFO: [Opt 31-194] Inserted BUFG pll.clk_pll/inst/timer_clk_clk_pll_BUFG_inst to drive 0 load(s) on clock net pll.clk_pll/inst/timer_clk_clk_pll_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 73c66715

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1512.023 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10cc2a1d9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d84d2bf6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              23  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              20  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1512.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13deb4698

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.023 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.254 | TNS=-294.267 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 320 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 640
Ending PowerOpt Patch Enables Task | Checksum: 13deb4698

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2095.602 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13deb4698

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 2095.602 ; gain = 583.578

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13deb4698

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.602 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2095.602 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13deb4698

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 2095.602 ; gain = 678.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2095.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_lite_top_drc_opted.rpt -pb soc_lite_top_drc_opted.pb -rpx soc_lite_top_drc_opted.rpx
Command: report_drc -file soc_lite_top_drc_opted.rpt -pb soc_lite_top_drc_opted.pb -rpx soc_lite_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1) which is driven by a register (cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_ALU_result/data_o_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1047e5bda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2095.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cff2d4ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e669baea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e669baea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e669baea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 211f04bad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[13] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[15] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_16 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[14] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_17 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[9] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_22 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[11] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_20 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[5] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_26 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[7] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_24 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[10] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_21 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[12] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_19 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[6] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_25 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[8] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_23 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[2] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_29 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[4] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_27 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[0] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_31 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[1] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_30 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[3] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_28 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[29] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[26] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[30] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[25] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[24] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[17] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_14 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[28] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[27] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[21] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[18] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_13 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[22] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[23] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[19] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_12 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[20] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_op1[16] could not be optimized because driver cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp__0_i_15 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2095.602 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2203792aa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20644d272

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20644d272

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 219e8d9d6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25791f5e4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e573d87b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2055f4545

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18359e679

Time (s): cpu = 00:01:21 ; elapsed = 00:01:05 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 113c3cd7e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 139ad6eaa

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2782380a7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2782380a7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23dc53981

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net cpu/m_Mips/m_Registers/cpu_resetn_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 23dc53981

Time (s): cpu = 00:01:48 ; elapsed = 00:01:31 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.191. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 107c88b86

Time (s): cpu = 00:02:23 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 107c88b86

Time (s): cpu = 00:02:23 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 107c88b86

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 107c88b86

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: df3a25f6

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: df3a25f6

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000
Ending Placer Task | Checksum: c3ddfbaf

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:13 . Memory (MB): peak = 2095.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2095.602 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file soc_lite_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_placed.rpt -pb soc_lite_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2095.602 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7fffe51 ConstDB: 0 ShapeSum: bbddfd5e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d99e9859

Time (s): cpu = 00:01:49 ; elapsed = 00:01:32 . Memory (MB): peak = 2095.602 ; gain = 0.000
Post Restoration Checksum: NetGraph: 80559bb9 NumContArr: 5948fca0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d99e9859

Time (s): cpu = 00:01:49 ; elapsed = 00:01:32 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d99e9859

Time (s): cpu = 00:01:49 ; elapsed = 00:01:32 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d99e9859

Time (s): cpu = 00:01:49 ; elapsed = 00:01:32 . Memory (MB): peak = 2095.602 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23f27f047

Time (s): cpu = 00:02:00 ; elapsed = 00:01:42 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.681 | TNS=-164.364| WHS=-0.424 | THS=-42.443|

Phase 2 Router Initialization | Checksum: 24132218e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:43 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e19f7f47

Time (s): cpu = 00:02:20 ; elapsed = 00:01:54 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1767
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.857 | TNS=-1177.271| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 179238972

Time (s): cpu = 00:03:06 ; elapsed = 00:02:27 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.734 | TNS=-1111.848| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 211b9e234

Time (s): cpu = 00:03:17 ; elapsed = 00:02:36 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.072 | TNS=-1133.364| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: daf60997

Time (s): cpu = 00:03:30 ; elapsed = 00:02:47 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: daf60997

Time (s): cpu = 00:03:30 ; elapsed = 00:02:47 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 199262a7e

Time (s): cpu = 00:03:32 ; elapsed = 00:02:49 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.734 | TNS=-1111.848| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23a90f543

Time (s): cpu = 00:03:35 ; elapsed = 00:02:51 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23a90f543

Time (s): cpu = 00:03:35 ; elapsed = 00:02:51 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 23a90f543

Time (s): cpu = 00:03:35 ; elapsed = 00:02:51 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ad11fe3f

Time (s): cpu = 00:03:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.718 | TNS=-1104.203| WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ad11fe3f

Time (s): cpu = 00:03:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2095.602 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2ad11fe3f

Time (s): cpu = 00:03:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01097 %
  Global Horizontal Routing Utilization  = 2.56487 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 273ac8bfd

Time (s): cpu = 00:03:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 273ac8bfd

Time (s): cpu = 00:03:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1beab9e

Time (s): cpu = 00:03:39 ; elapsed = 00:02:55 . Memory (MB): peak = 2095.602 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.718 | TNS=-1104.203| WHS=0.099  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e1beab9e

Time (s): cpu = 00:03:39 ; elapsed = 00:02:55 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:39 ; elapsed = 00:02:55 . Memory (MB): peak = 2095.602 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:44 ; elapsed = 00:02:58 . Memory (MB): peak = 2095.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2095.602 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_lite_top_drc_routed.rpt -pb soc_lite_top_drc_routed.pb -rpx soc_lite_top_drc_routed.rpx
Command: report_drc -file soc_lite_top_drc_routed.rpt -pb soc_lite_top_drc_routed.pb -rpx soc_lite_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_lite_top_methodology_drc_routed.rpt -pb soc_lite_top_methodology_drc_routed.pb -rpx soc_lite_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_lite_top_methodology_drc_routed.rpt -pb soc_lite_top_methodology_drc_routed.pb -rpx soc_lite_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/impl_1/soc_lite_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
Command: report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2095.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file soc_lite_top_route_status.rpt -pb soc_lite_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_lite_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_lite_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_lite_top_bus_skew_routed.rpt -pb soc_lite_top_bus_skew_routed.pb -rpx soc_lite_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 22:43:56 2019...
