$date
	Fri Mar 24 11:34:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ resetn $end
$scope module u_dff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ resetn $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1#
1"
#80
0"
#90
1$
1"
#100
0"
#110
1!
1"
#120
0"
#130
1"
#140
0"
#150
0#
1"
#160
0"
#170
0!
1"
#180
0"
#190
1#
1"
#200
0"
#210
1!
1"
#220
0"
#230
1"
