-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "04/27/2025 11:42:42"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ReCOP_TopLevel IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	sip_input : IN std_logic_vector(15 DOWNTO 0);
	sop_output : OUT std_logic_vector(15 DOWNTO 0);
	z_flag_out : OUT std_logic
	);
END ReCOP_TopLevel;

-- Design Ports Information
-- sop_output[0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[2]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[6]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[9]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[11]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[12]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[14]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_output[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z_flag_out	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[2]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[3]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[4]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[5]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[7]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[8]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[10]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[12]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[13]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[14]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_input[15]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ReCOP_TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_sip_input : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sop_output : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_z_flag_out : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sip_input[0]~input_o\ : std_logic;
SIGNAL \sip_input[1]~input_o\ : std_logic;
SIGNAL \sip_input[2]~input_o\ : std_logic;
SIGNAL \sip_input[3]~input_o\ : std_logic;
SIGNAL \sip_input[4]~input_o\ : std_logic;
SIGNAL \sip_input[5]~input_o\ : std_logic;
SIGNAL \sip_input[6]~input_o\ : std_logic;
SIGNAL \sip_input[7]~input_o\ : std_logic;
SIGNAL \sip_input[8]~input_o\ : std_logic;
SIGNAL \sip_input[9]~input_o\ : std_logic;
SIGNAL \sip_input[10]~input_o\ : std_logic;
SIGNAL \sip_input[11]~input_o\ : std_logic;
SIGNAL \sip_input[12]~input_o\ : std_logic;
SIGNAL \sip_input[13]~input_o\ : std_logic;
SIGNAL \sip_input[14]~input_o\ : std_logic;
SIGNAL \sip_input[15]~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \control|Selector38~0_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \control|Equal0~2_combout\ : std_logic;
SIGNAL \control|next_state.DECODE_1531~combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \control|state.DECODE~q\ : std_logic;
SIGNAL \control|Selector38~1_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_CLFZ_1411~combout\ : std_logic;
SIGNAL \control|state.EXEC_CLFZ~q\ : std_logic;
SIGNAL \control|Equal3~0_combout\ : std_logic;
SIGNAL \control|Selector44~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_PRESENT_1483~combout\ : std_logic;
SIGNAL \control|state.EXEC_PRESENT~q\ : std_logic;
SIGNAL \control|Selector37~0_combout\ : std_logic;
SIGNAL \control|Equal1~1_combout\ : std_logic;
SIGNAL \control|Selector35~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_LER_1351~combout\ : std_logic;
SIGNAL \control|state.EXEC_LER~q\ : std_logic;
SIGNAL \control|Selector45~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_JMP_1495~combout\ : std_logic;
SIGNAL \control|state.EXEC_JMP~q\ : std_logic;
SIGNAL \control|Selector34~0_combout\ : std_logic;
SIGNAL \control|Selector34~1_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_SSVOP_1339~combout\ : std_logic;
SIGNAL \control|state.EXEC_SSVOP~q\ : std_logic;
SIGNAL \control|Selector52~1_combout\ : std_logic;
SIGNAL \control|Selector36~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_SZ_1363~combout\ : std_logic;
SIGNAL \control|state.EXEC_SZ~q\ : std_logic;
SIGNAL \control|Selector29~0_combout\ : std_logic;
SIGNAL \control|Selector29~1_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_MAX_1279~combout\ : std_logic;
SIGNAL \control|state.EXEC_MAX~q\ : std_logic;
SIGNAL \control|Selector40~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_SUBR_1435~combout\ : std_logic;
SIGNAL \control|state.EXEC_SUBR~q\ : std_logic;
SIGNAL \control|WideOr28~0_combout\ : std_logic;
SIGNAL \control|Equal0~1_combout\ : std_logic;
SIGNAL \control|Selector31~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_DATACALL_REG_1303~combout\ : std_logic;
SIGNAL \control|state.EXEC_DATACALL_REG~q\ : std_logic;
SIGNAL \control|Selector33~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_SSOP_1327~combout\ : std_logic;
SIGNAL \control|state.EXEC_SSOP~q\ : std_logic;
SIGNAL \control|Selector28~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_STRPC_1267~combout\ : std_logic;
SIGNAL \control|state.EXEC_STRPC~q\ : std_logic;
SIGNAL \control|Selector30~0_combout\ : std_logic;
SIGNAL \control|Selector30~1_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_DATACALL_IMM_1291~combout\ : std_logic;
SIGNAL \control|state.EXEC_DATACALL_IMM~q\ : std_logic;
SIGNAL \control|Selector52~2_combout\ : std_logic;
SIGNAL \control|Selector32~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_LSIP_1315~combout\ : std_logic;
SIGNAL \control|state.EXEC_LSIP~q\ : std_logic;
SIGNAL \control|Selector41~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_ADDR_1447~combout\ : std_logic;
SIGNAL \control|state.EXEC_ADDR~q\ : std_logic;
SIGNAL \control|Selector42~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_ORR_1459~combout\ : std_logic;
SIGNAL \control|state.EXEC_ORR~q\ : std_logic;
SIGNAL \control|Selector39~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_SUBVR_1423~combout\ : std_logic;
SIGNAL \control|state.EXEC_SUBVR~q\ : std_logic;
SIGNAL \control|Selector43~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_ANDR_1471~combout\ : std_logic;
SIGNAL \control|state.EXEC_ANDR~q\ : std_logic;
SIGNAL \control|WideOr22~0_combout\ : std_logic;
SIGNAL \control|Selector22~0_combout\ : std_logic;
SIGNAL \control|next_state.WRITE_BACK_1231~combout\ : std_logic;
SIGNAL \control|state.WRITE_BACK~q\ : std_logic;
SIGNAL \control|Selector37~1_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_NOOP_1375~combout\ : std_logic;
SIGNAL \control|state.EXEC_NOOP~q\ : std_logic;
SIGNAL \control|Selector52~3_combout\ : std_logic;
SIGNAL \control|Selector52~0_combout\ : std_logic;
SIGNAL \control|Selector52~4_combout\ : std_logic;
SIGNAL \control|next_state.FETCH1_1555~combout\ : std_logic;
SIGNAL \control|state.FETCH1~0_combout\ : std_logic;
SIGNAL \control|state.FETCH1~q\ : std_logic;
SIGNAL \control|next_state.FETCH2_1543~combout\ : std_logic;
SIGNAL \control|state.FETCH2~q\ : std_logic;
SIGNAL \control|comb~2_combout\ : std_logic;
SIGNAL \control|ir_ld~combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\ : std_logic;
SIGNAL \control|Equal1~0_combout\ : std_logic;
SIGNAL \control|data_mem_wr_data_sel~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_STR_1507~combout\ : std_logic;
SIGNAL \control|state.EXEC_STR~q\ : std_logic;
SIGNAL \control|Selector47~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_LDR_1519~combout\ : std_logic;
SIGNAL \control|state.EXEC_LDR~q\ : std_logic;
SIGNAL \control|next_state~0_combout\ : std_logic;
SIGNAL \control|next_state.MEM_ACCESS_1243~combout\ : std_logic;
SIGNAL \control|state.MEM_ACCESS~q\ : std_logic;
SIGNAL \control|Selector53~0_combout\ : std_logic;
SIGNAL \control|Selector53~1_combout\ : std_logic;
SIGNAL \control|Selector53~2_combout\ : std_logic;
SIGNAL \control|Selector26~0_combout\ : std_logic;
SIGNAL \control|next_state.EXEC_SRES_1255~combout\ : std_logic;
SIGNAL \control|state.EXEC_SRES~q\ : std_logic;
SIGNAL \control|comb~1_combout\ : std_logic;
SIGNAL \control|ir_reset~combout\ : std_logic;
SIGNAL \control|Equal0~0_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \control|Mux0~0_combout\ : std_logic;
SIGNAL \control|Selector12~0_combout\ : std_logic;
SIGNAL \control|Selector0~0_combout\ : std_logic;
SIGNAL \control|Selector18~0_combout\ : std_logic;
SIGNAL \control|WideOr0~combout\ : std_logic;
SIGNAL \control|WideOr22~1_combout\ : std_logic;
SIGNAL \control|Selector61~0_combout\ : std_logic;
SIGNAL \control|WideOr26~combout\ : std_logic;
SIGNAL \control|Selector75~0_combout\ : std_logic;
SIGNAL \control|Mux18~0_combout\ : std_logic;
SIGNAL \control|Selector2~0_combout\ : std_logic;
SIGNAL \control|mar_sel[0]~2_combout\ : std_logic;
SIGNAL \control|Selector77~0_combout\ : std_logic;
SIGNAL \control|Selector77~1_combout\ : std_logic;
SIGNAL \control|Selector16~0_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~0_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\ : std_logic;
SIGNAL \control|Selector74~0_combout\ : std_logic;
SIGNAL \control|Selector74~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~18_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \control|Selector57~0_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~1_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\ : std_logic;
SIGNAL \control|data_mem_wr_data_sel~1_combout\ : std_logic;
SIGNAL \control|data_mem_wr_data_sel~combout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ : std_logic;
SIGNAL \control|Selector67~0_combout\ : std_logic;
SIGNAL \control|Selector67~1_combout\ : std_logic;
SIGNAL \control|Selector66~0_combout\ : std_logic;
SIGNAL \control|Selector66~1_combout\ : std_logic;
SIGNAL \control|mem_write~combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~8_combout\ : std_logic;
SIGNAL \control|mar_reset~combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\ : std_logic;
SIGNAL \control|Selector14~0_combout\ : std_logic;
SIGNAL \control|Selector14~1_combout\ : std_logic;
SIGNAL \control|Selector3~0_combout\ : std_logic;
SIGNAL \control|mar_ld~combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux3~4_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux3~3_combout\ : std_logic;
SIGNAL \control|alu_op~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ : std_logic;
SIGNAL \control|rf_reset~combout\ : std_logic;
SIGNAL \control|rf_wr~0_combout\ : std_logic;
SIGNAL \control|Selector13~0_combout\ : std_logic;
SIGNAL \control|rf_wr~combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][0]~11_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][1]~q\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][0]~8_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][0]~10_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][0]~9_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux30~2_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][0]~7_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][0]~5_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][0]~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux30~1_combout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][0]~14_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][0]~13_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][0]~15_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][0]~12_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux30~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][0]~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][0]~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][9]~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][0]~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux30~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux30~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][2]~q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux29~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux29~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux29~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][2]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][2]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][0]~6_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux29~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux29~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux31~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux31~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux31~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][0]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux31~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux31~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux15~0_combout\ : std_logic;
SIGNAL \control|Selector72~0_combout\ : std_logic;
SIGNAL \control|Selector72~1_combout\ : std_logic;
SIGNAL \control|Selector72~2_combout\ : std_logic;
SIGNAL \control|Selector71~0_combout\ : std_logic;
SIGNAL \control|Selector12~1_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux25~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux25~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux25~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][6]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux25~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux25~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux24~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux24~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux24~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][7]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux24~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux24~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~7_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux23~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux23~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux23~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][8]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux23~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux23~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux22~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][9]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux22~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux22~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][9]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux22~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux22~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux26~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux26~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][5]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux26~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux26~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux26~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux27~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux27~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux27~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][4]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux27~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux27~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[4]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux28~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux28~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux28~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][3]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux28~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux28~4_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~5_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~6_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux19~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux19~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux19~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][12]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux19~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux19~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|result~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux16~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux16~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][15]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux16~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux16~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux16~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|result~5_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux17~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][14]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux17~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux17~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux17~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux17~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|result~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux18~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux18~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux18~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][13]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux18~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux18~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|result~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][11]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux20~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux20~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux20~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux20~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux20~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|result~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[4][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[5][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux21~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[11][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[10][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux21~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[12][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[15][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux21~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[3][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[0][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux21~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux21~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|result~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~8_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~10_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~13_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~14_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~11_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~9_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~12_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~15_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux3~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~66_cout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~26\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~30\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~42\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~46\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~58\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~62\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~10\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~14\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~6\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~2\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~18\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~22\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~33_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~19_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux3~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux3~5_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux3~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux3~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux3~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux3~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~19_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~24_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~23_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~21_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~21_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~20_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~22_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~25_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux4~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux4~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux4~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux4~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~18_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux5~1_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~17_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~16_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux5~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux5~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux5~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux5~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux5~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux5~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~17_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux6~2_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux6~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~1_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux6~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux6~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux6~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux6~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux6~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux6~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~16_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux7~2_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux7~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~5_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux7~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux7~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[6][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux7~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux7~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux7~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux7~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~15_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux8~1_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~13_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux8~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux8~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[13][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux8~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux8~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux8~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux8~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~14_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux9~1_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~9_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux9~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux9~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux9~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux9~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux9~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux9~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~13_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux10~1_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux10~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~61_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux10~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux10~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux10~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux10~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux10~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux10~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~12_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux11~2_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux11~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~57_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux11~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux11~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux11~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux11~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux11~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux11~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~11_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux12~2_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux12~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~45_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux12~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux12~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[8][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux12~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux12~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux12~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux12~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~10_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux13~2_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux13~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~41_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux13~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux13~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[2][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux13~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux13~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux13~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux13~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~9_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux15~1_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux15~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~25_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux15~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux15~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux15~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux15~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux15~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux15~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux15~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~7_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux1~3_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux1~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~34\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~38\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~49_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux1~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux1~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[1][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux1~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux1~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux1~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux1~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~6_combout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux2~3_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux2~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~37_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux2~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux2~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[7][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux2~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux2~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux2~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux2~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~2_combout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux0~3_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux0~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~50\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~53_sumout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux0~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux0~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[14][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux0~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux0~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux0~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux0~4_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|mar_out~5_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux4~17_combout\ : std_logic;
SIGNAL \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux14~2_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux14~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux14~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|Mux14~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][1]~feeder_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|regs[9][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux14~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux14~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux14~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|Mux14~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Add0~29_sumout\ : std_logic;
SIGNAL \control|Selector59~0_combout\ : std_logic;
SIGNAL \control|Selector58~0_combout\ : std_logic;
SIGNAL \control|clr_z_flag~combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~5_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~7_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~3_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~6_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~4_combout\ : std_logic;
SIGNAL \control|comb~0_combout\ : std_logic;
SIGNAL \control|reset_alu~combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|z_flag~q\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|memory_address_register_inst|mar_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \control|pc_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \control|wr_data_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \control|alu_op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \control|alu_ra_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \control|alu_rb_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \control|mar_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_LDR_1519~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_LSIP_1315~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_DATACALL_IMM_1291~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_DATACALL_REG_1303~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_SSOP_1327~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_JMP_1495~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_NOOP_1375~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_STRPC_1267~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.MEM_ACCESS_1243~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.FETCH2_1543~combout\ : std_logic;
SIGNAL \control|ALT_INV_mar_ld~combout\ : std_logic;
SIGNAL \control|ALT_INV_mar_reset~combout\ : std_logic;
SIGNAL \control|ALT_INV_pc_sel\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \control|ALT_INV_mar_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \control|ALT_INV_next_state.WRITE_BACK_1231~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_SRES_1255~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.FETCH1_1555~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_CLFZ_1411~combout\ : std_logic;
SIGNAL \control|ALT_INV_data_mem_wr_data_sel~combout\ : std_logic;
SIGNAL \control|ALT_INV_mem_write~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.DECODE_1531~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_STR_1507~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_SZ_1363~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_SUBR_1435~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_PRESENT_1483~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_ORR_1459~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_ANDR_1471~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_SUBVR_1423~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_ADDR_1447~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_SSVOP_1339~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_LER_1351~combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state.EXEC_MAX_1279~combout\ : std_logic;
SIGNAL \control|ALT_INV_ir_ld~combout\ : std_logic;
SIGNAL \control|ALT_INV_ir_reset~combout\ : std_logic;
SIGNAL \control|ALT_INV_rf_wr~combout\ : std_logic;
SIGNAL \control|ALT_INV_rf_reset~combout\ : std_logic;
SIGNAL \control|ALT_INV_wr_data_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \control|ALT_INV_reset_alu~combout\ : std_logic;
SIGNAL \control|ALT_INV_clr_z_flag~combout\ : std_logic;
SIGNAL \control|ALT_INV_alu_rb_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \control|ALT_INV_alu_ra_sel\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \control|ALT_INV_alu_op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~7_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~6_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~5_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector47~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector30~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector30~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector33~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector45~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector37~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector28~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_next_state~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_LDR~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector14~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector77~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_mar_sel[0]~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector77~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_LSIP~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector52~4_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector52~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector52~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_DATACALL_IMM~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_DATACALL_REG~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_SSOP~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector52~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_JMP~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_NOOP~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector52~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector38~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_LER~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_MAX~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~3_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector59~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.FETCH1~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector58~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_CLFZ~q\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~25_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~24_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~23_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~22_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~21_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~20_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~19_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector12~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector72~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector72~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector72~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector71~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~14_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~13_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~12_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~11_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_result~5_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_result~4_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_result~3_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_result~2_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_result~1_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_result~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.DECODE~q\ : std_logic;
SIGNAL \control|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_alu_op~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr26~combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector61~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr22~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_STR~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_SZ~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_SUBR~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_PRESENT~q\ : std_logic;
SIGNAL \control|ALT_INV_WideOr22~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_ORR~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_ANDR~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_SUBVR~q\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_ADDR~q\ : std_logic;
SIGNAL \control|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_SSVOP~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|mux_ra|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector57~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\ : std_logic_vector(15 DOWNTO 13);
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \datapath_inst|register_file_inst|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[4]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[15]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[14]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[13]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[10]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[8]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\ : std_logic;
SIGNAL \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\ : std_logic;
SIGNAL \control|ALT_INV_data_mem_wr_data_sel~1_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\ : std_logic;
SIGNAL \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector67~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector67~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector66~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector66~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_STRPC~q\ : std_logic;
SIGNAL \control|ALT_INV_data_mem_wr_data_sel~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector40~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector44~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector42~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector43~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector39~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector41~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector38~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector34~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector34~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector35~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector53~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector53~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector53~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.MEM_ACCESS~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector29~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.FETCH2~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_rf_wr~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector75~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector32~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector37~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector74~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.WRITE_BACK~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector74~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr28~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.EXEC_SRES~q\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \datapath_inst|ALU_inst|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \datapath_inst|reg_file_data_in|ALT_INV_Mux13~3_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_sip_input <= sip_input;
sop_output <= ww_sop_output;
z_flag_out <= ww_z_flag_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= \~GND~combout\;

\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\ <= \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\;

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\datapath_inst|memory_address_register_inst|mar_out\(12) & \datapath_inst|memory_address_register_inst|mar_out\(11) & 
\datapath_inst|memory_address_register_inst|mar_out\(10) & \datapath_inst|memory_address_register_inst|mar_out\(9) & \datapath_inst|memory_address_register_inst|mar_out\(8) & \datapath_inst|memory_address_register_inst|mar_out\(7) & 
\datapath_inst|memory_address_register_inst|mar_out\(6) & \datapath_inst|memory_address_register_inst|mar_out\(5) & \datapath_inst|memory_address_register_inst|mar_out\(4) & \datapath_inst|memory_address_register_inst|mar_out\(3) & 
\datapath_inst|memory_address_register_inst|mar_out\(2) & \datapath_inst|memory_address_register_inst|mar_out\(1) & \datapath_inst|memory_address_register_inst|mar_out\(0));

\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\control|ALT_INV_next_state.EXEC_LDR_1519~combout\ <= NOT \control|next_state.EXEC_LDR_1519~combout\;
\control|ALT_INV_next_state.EXEC_LSIP_1315~combout\ <= NOT \control|next_state.EXEC_LSIP_1315~combout\;
\control|ALT_INV_next_state.EXEC_DATACALL_IMM_1291~combout\ <= NOT \control|next_state.EXEC_DATACALL_IMM_1291~combout\;
\control|ALT_INV_next_state.EXEC_DATACALL_REG_1303~combout\ <= NOT \control|next_state.EXEC_DATACALL_REG_1303~combout\;
\control|ALT_INV_next_state.EXEC_SSOP_1327~combout\ <= NOT \control|next_state.EXEC_SSOP_1327~combout\;
\control|ALT_INV_next_state.EXEC_JMP_1495~combout\ <= NOT \control|next_state.EXEC_JMP_1495~combout\;
\control|ALT_INV_next_state.EXEC_NOOP_1375~combout\ <= NOT \control|next_state.EXEC_NOOP_1375~combout\;
\control|ALT_INV_next_state.EXEC_STRPC_1267~combout\ <= NOT \control|next_state.EXEC_STRPC_1267~combout\;
\control|ALT_INV_next_state.MEM_ACCESS_1243~combout\ <= NOT \control|next_state.MEM_ACCESS_1243~combout\;
\control|ALT_INV_next_state.FETCH2_1543~combout\ <= NOT \control|next_state.FETCH2_1543~combout\;
\control|ALT_INV_mar_ld~combout\ <= NOT \control|mar_ld~combout\;
\control|ALT_INV_mar_reset~combout\ <= NOT \control|mar_reset~combout\;
\control|ALT_INV_pc_sel\(1) <= NOT \control|pc_sel\(1);
\control|ALT_INV_mar_sel\(1) <= NOT \control|mar_sel\(1);
\control|ALT_INV_mar_sel\(0) <= NOT \control|mar_sel\(0);
\control|ALT_INV_next_state.WRITE_BACK_1231~combout\ <= NOT \control|next_state.WRITE_BACK_1231~combout\;
\control|ALT_INV_next_state.EXEC_SRES_1255~combout\ <= NOT \control|next_state.EXEC_SRES_1255~combout\;
\control|ALT_INV_next_state.FETCH1_1555~combout\ <= NOT \control|next_state.FETCH1_1555~combout\;
\control|ALT_INV_next_state.EXEC_CLFZ_1411~combout\ <= NOT \control|next_state.EXEC_CLFZ_1411~combout\;
\control|ALT_INV_data_mem_wr_data_sel~combout\ <= NOT \control|data_mem_wr_data_sel~combout\;
\control|ALT_INV_mem_write~combout\ <= NOT \control|mem_write~combout\;
\control|ALT_INV_next_state.DECODE_1531~combout\ <= NOT \control|next_state.DECODE_1531~combout\;
\control|ALT_INV_next_state.EXEC_STR_1507~combout\ <= NOT \control|next_state.EXEC_STR_1507~combout\;
\control|ALT_INV_next_state.EXEC_SZ_1363~combout\ <= NOT \control|next_state.EXEC_SZ_1363~combout\;
\control|ALT_INV_next_state.EXEC_SUBR_1435~combout\ <= NOT \control|next_state.EXEC_SUBR_1435~combout\;
\control|ALT_INV_next_state.EXEC_PRESENT_1483~combout\ <= NOT \control|next_state.EXEC_PRESENT_1483~combout\;
\control|ALT_INV_next_state.EXEC_ORR_1459~combout\ <= NOT \control|next_state.EXEC_ORR_1459~combout\;
\control|ALT_INV_next_state.EXEC_ANDR_1471~combout\ <= NOT \control|next_state.EXEC_ANDR_1471~combout\;
\control|ALT_INV_next_state.EXEC_SUBVR_1423~combout\ <= NOT \control|next_state.EXEC_SUBVR_1423~combout\;
\control|ALT_INV_next_state.EXEC_ADDR_1447~combout\ <= NOT \control|next_state.EXEC_ADDR_1447~combout\;
\control|ALT_INV_next_state.EXEC_SSVOP_1339~combout\ <= NOT \control|next_state.EXEC_SSVOP_1339~combout\;
\control|ALT_INV_next_state.EXEC_LER_1351~combout\ <= NOT \control|next_state.EXEC_LER_1351~combout\;
\control|ALT_INV_next_state.EXEC_MAX_1279~combout\ <= NOT \control|next_state.EXEC_MAX_1279~combout\;
\control|ALT_INV_ir_ld~combout\ <= NOT \control|ir_ld~combout\;
\control|ALT_INV_ir_reset~combout\ <= NOT \control|ir_reset~combout\;
\control|ALT_INV_rf_wr~combout\ <= NOT \control|rf_wr~combout\;
\control|ALT_INV_rf_reset~combout\ <= NOT \control|rf_reset~combout\;
\control|ALT_INV_wr_data_sel\(1) <= NOT \control|wr_data_sel\(1);
\control|ALT_INV_wr_data_sel\(0) <= NOT \control|wr_data_sel\(0);
\control|ALT_INV_reset_alu~combout\ <= NOT \control|reset_alu~combout\;
\control|ALT_INV_clr_z_flag~combout\ <= NOT \control|clr_z_flag~combout\;
\control|ALT_INV_alu_rb_sel\(1) <= NOT \control|alu_rb_sel\(1);
\control|ALT_INV_alu_rb_sel\(0) <= NOT \control|alu_rb_sel\(0);
\control|ALT_INV_alu_ra_sel\(0) <= NOT \control|alu_ra_sel\(0);
\control|ALT_INV_alu_op\(1) <= NOT \control|alu_op\(1);
\control|ALT_INV_alu_op\(0) <= NOT \control|alu_op\(0);
\control|ALT_INV_alu_op\(2) <= NOT \control|alu_op\(2);
\datapath_inst|reg_file_data_in|ALT_INV_Mux7~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux7~4_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux6~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux6~4_combout\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~7_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~7_combout\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~6_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~6_combout\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~5_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~5_combout\;
\control|ALT_INV_Selector47~0_combout\ <= NOT \control|Selector47~0_combout\;
\control|ALT_INV_Selector30~1_combout\ <= NOT \control|Selector30~1_combout\;
\control|ALT_INV_Selector30~0_combout\ <= NOT \control|Selector30~0_combout\;
\control|ALT_INV_Selector31~0_combout\ <= NOT \control|Selector31~0_combout\;
\control|ALT_INV_Selector33~0_combout\ <= NOT \control|Selector33~0_combout\;
\control|ALT_INV_Selector45~0_combout\ <= NOT \control|Selector45~0_combout\;
\control|ALT_INV_Selector37~1_combout\ <= NOT \control|Selector37~1_combout\;
\control|ALT_INV_Selector28~0_combout\ <= NOT \control|Selector28~0_combout\;
\control|ALT_INV_next_state~0_combout\ <= NOT \control|next_state~0_combout\;
\control|ALT_INV_state.EXEC_LDR~q\ <= NOT \control|state.EXEC_LDR~q\;
\control|ALT_INV_Selector14~1_combout\ <= NOT \control|Selector14~1_combout\;
\control|ALT_INV_Selector14~0_combout\ <= NOT \control|Selector14~0_combout\;
\control|ALT_INV_Selector77~1_combout\ <= NOT \control|Selector77~1_combout\;
\control|ALT_INV_mar_sel[0]~2_combout\ <= NOT \control|mar_sel[0]~2_combout\;
\control|ALT_INV_Selector77~0_combout\ <= NOT \control|Selector77~0_combout\;
\control|ALT_INV_Selector16~0_combout\ <= NOT \control|Selector16~0_combout\;
\control|ALT_INV_Selector22~0_combout\ <= NOT \control|Selector22~0_combout\;
\control|ALT_INV_state.EXEC_LSIP~q\ <= NOT \control|state.EXEC_LSIP~q\;
\control|ALT_INV_Selector26~0_combout\ <= NOT \control|Selector26~0_combout\;
\control|ALT_INV_Selector52~4_combout\ <= NOT \control|Selector52~4_combout\;
\control|ALT_INV_Selector52~3_combout\ <= NOT \control|Selector52~3_combout\;
\control|ALT_INV_Selector52~2_combout\ <= NOT \control|Selector52~2_combout\;
\control|ALT_INV_state.EXEC_DATACALL_IMM~q\ <= NOT \control|state.EXEC_DATACALL_IMM~q\;
\control|ALT_INV_state.EXEC_DATACALL_REG~q\ <= NOT \control|state.EXEC_DATACALL_REG~q\;
\control|ALT_INV_state.EXEC_SSOP~q\ <= NOT \control|state.EXEC_SSOP~q\;
\control|ALT_INV_Selector52~1_combout\ <= NOT \control|Selector52~1_combout\;
\control|ALT_INV_state.EXEC_JMP~q\ <= NOT \control|state.EXEC_JMP~q\;
\control|ALT_INV_state.EXEC_NOOP~q\ <= NOT \control|state.EXEC_NOOP~q\;
\control|ALT_INV_Selector52~0_combout\ <= NOT \control|Selector52~0_combout\;
\control|ALT_INV_Selector38~1_combout\ <= NOT \control|Selector38~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux12~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux12~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux12~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux12~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux12~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux12~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][3]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][3]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux13~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux13~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux13~0_combout\ <= NOT \datapath_inst|mux_ra|Mux13~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux13~0_combout\ <= NOT \datapath_inst|mux_rb|Mux13~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux29~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux29~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux29~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux29~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux29~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux29~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux29~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux29~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux29~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux29~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux13~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux13~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux13~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux13~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux13~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux13~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux13~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux13~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux13~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][2]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][2]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux2~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux2~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux2~0_combout\ <= NOT \datapath_inst|mux_rb|Mux2~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux2~0_combout\ <= NOT \datapath_inst|mux_ra|Mux2~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux2~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux2~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux2~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux2~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux2~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux2~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux2~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux2~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux2~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux18~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux18~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux18~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux18~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux18~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux18~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux18~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux18~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux18~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux18~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][13]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][13]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux3~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux3~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux3~0_combout\ <= NOT \datapath_inst|mux_rb|Mux3~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux3~0_combout\ <= NOT \datapath_inst|mux_ra|Mux3~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux3~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux3~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux3~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux3~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux3~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux3~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux3~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux3~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux3~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux19~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux19~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux19~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux19~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux19~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux19~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux19~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux19~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux19~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux19~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][12]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][12]~q\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~1_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~1_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux14~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux14~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux14~0_combout\ <= NOT \datapath_inst|mux_ra|Mux14~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux14~0_combout\ <= NOT \datapath_inst|mux_rb|Mux14~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux30~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux30~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux30~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux30~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux30~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux30~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux30~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux30~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux30~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux30~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux14~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux14~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux14~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux14~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux14~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux14~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux14~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][1]~q\;
\control|ALT_INV_state.EXEC_LER~q\ <= NOT \control|state.EXEC_LER~q\;
\control|ALT_INV_state.EXEC_MAX~q\ <= NOT \control|state.EXEC_MAX~q\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~3_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~3_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux10~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux10~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux10~0_combout\ <= NOT \datapath_inst|mux_ra|Mux10~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\ <= NOT \datapath_inst|mux_rb|Mux10~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux26~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux26~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux26~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux26~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux26~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux26~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux26~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux26~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux26~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux26~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux10~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux10~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux10~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux10~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux10~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux10~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux10~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux10~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux10~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][5]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][5]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux11~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux11~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux11~0_combout\ <= NOT \datapath_inst|mux_ra|Mux11~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\ <= NOT \datapath_inst|mux_rb|Mux11~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux27~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux27~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux27~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux27~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux27~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux27~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux27~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux27~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux27~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux27~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux11~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux11~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux11~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux11~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux11~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux11~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux11~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux11~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux11~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][4]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][4]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux0~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux0~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux0~0_combout\ <= NOT \datapath_inst|mux_rb|Mux0~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux0~0_combout\ <= NOT \datapath_inst|mux_ra|Mux0~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux0~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux0~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux0~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux0~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux0~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux0~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux0~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux0~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux0~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux16~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux16~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux16~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux16~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux16~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux16~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux16~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux16~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux16~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux16~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][15]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][15]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux1~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux1~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux1~0_combout\ <= NOT \datapath_inst|mux_rb|Mux1~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux1~0_combout\ <= NOT \datapath_inst|mux_ra|Mux1~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux1~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux1~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux1~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux1~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux1~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux1~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux1~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux1~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux1~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux17~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux17~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux17~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux17~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux17~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux17~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux17~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux17~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux17~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux17~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][14]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][14]~q\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~2_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~2_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux12~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux12~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux12~0_combout\ <= NOT \datapath_inst|mux_ra|Mux12~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\ <= NOT \datapath_inst|mux_rb|Mux12~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux28~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux28~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux28~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux28~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux28~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux28~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux28~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux28~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux28~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux28~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux12~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux12~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux12~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux13~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux13~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux13~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux13~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux13~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux13~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux13~1_combout\ <= NOT \datapath_inst|ALU_inst|Mux13~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux2~4_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux2~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux2~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux2~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux2~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux2~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux2~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux2~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux2~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux3~5_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux3~5_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux3~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux3~4_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux3~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux3~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux3~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux3~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux3~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux3~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux3~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux3~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux14~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux14~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux14~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux14~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux14~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux14~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux14~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux14~1_combout\ <= NOT \datapath_inst|ALU_inst|Mux14~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux15~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux15~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux15~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux15~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux15~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux15~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux15~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux15~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux15~2_combout\ <= NOT \datapath_inst|ALU_inst|Mux15~2_combout\;
\control|ALT_INV_Selector59~0_combout\ <= NOT \control|Selector59~0_combout\;
\control|ALT_INV_state.FETCH1~q\ <= NOT \control|state.FETCH1~q\;
\control|ALT_INV_Selector58~0_combout\ <= NOT \control|Selector58~0_combout\;
\control|ALT_INV_state.EXEC_CLFZ~q\ <= NOT \control|state.EXEC_CLFZ~q\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~25_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~25_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~24_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~24_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~23_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~23_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~22_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~22_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~21_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~21_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~20_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~20_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~19_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~19_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux5~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux5~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux5~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux5~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux5~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux8~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux8~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux8~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux8~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux8~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux8~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux9~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux9~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux9~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux9~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux9~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux9~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux7~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux7~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux7~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux7~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux7~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux7~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux7~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux7~0_combout\;
\control|ALT_INV_Selector12~1_combout\ <= NOT \control|Selector12~1_combout\;
\control|ALT_INV_Selector72~2_combout\ <= NOT \control|Selector72~2_combout\;
\control|ALT_INV_Selector72~1_combout\ <= NOT \control|Selector72~1_combout\;
\control|ALT_INV_Selector72~0_combout\ <= NOT \control|Selector72~0_combout\;
\control|ALT_INV_Selector71~0_combout\ <= NOT \control|Selector71~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux6~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux6~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~18_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~17_combout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(2);
\datapath_inst|reg_file_data_in|ALT_INV_Mux6~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux6~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux6~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux6~1_combout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1);
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0);
\datapath_inst|reg_file_data_in|ALT_INV_Mux6~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux6~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~16_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~15_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~14_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~14_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~13_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~13_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~12_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~12_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~11_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~11_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~10_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~10_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~9_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~9_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~8_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~7_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~7_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~6_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~6_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~5_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~5_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~4_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~1_combout\;
\datapath_inst|ALU_inst|ALT_INV_result~5_combout\ <= NOT \datapath_inst|ALU_inst|result~5_combout\;
\datapath_inst|ALU_inst|ALT_INV_result~4_combout\ <= NOT \datapath_inst|ALU_inst|result~4_combout\;
\datapath_inst|ALU_inst|ALT_INV_result~3_combout\ <= NOT \datapath_inst|ALU_inst|result~3_combout\;
\datapath_inst|ALU_inst|ALT_INV_result~2_combout\ <= NOT \datapath_inst|ALU_inst|result~2_combout\;
\datapath_inst|ALU_inst|ALT_INV_result~1_combout\ <= NOT \datapath_inst|ALU_inst|result~1_combout\;
\datapath_inst|ALU_inst|ALT_INV_result~0_combout\ <= NOT \datapath_inst|ALU_inst|result~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux4~0_combout\;
\control|ALT_INV_Selector0~0_combout\ <= NOT \control|Selector0~0_combout\;
\control|ALT_INV_Equal0~0_combout\ <= NOT \control|Equal0~0_combout\;
\control|ALT_INV_Equal3~0_combout\ <= NOT \control|Equal3~0_combout\;
\control|ALT_INV_Mux0~0_combout\ <= NOT \control|Mux0~0_combout\;
\control|ALT_INV_Selector12~0_combout\ <= NOT \control|Selector12~0_combout\;
\control|ALT_INV_Selector18~0_combout\ <= NOT \control|Selector18~0_combout\;
\control|ALT_INV_state.DECODE~q\ <= NOT \control|state.DECODE~q\;
\control|ALT_INV_Equal1~0_combout\ <= NOT \control|Equal1~0_combout\;
\control|ALT_INV_alu_op~0_combout\ <= NOT \control|alu_op~0_combout\;
\control|ALT_INV_WideOr26~combout\ <= NOT \control|WideOr26~combout\;
\control|ALT_INV_Selector61~0_combout\ <= NOT \control|Selector61~0_combout\;
\control|ALT_INV_WideOr22~1_combout\ <= NOT \control|WideOr22~1_combout\;
\control|ALT_INV_state.EXEC_STR~q\ <= NOT \control|state.EXEC_STR~q\;
\control|ALT_INV_state.EXEC_SZ~q\ <= NOT \control|state.EXEC_SZ~q\;
\control|ALT_INV_state.EXEC_SUBR~q\ <= NOT \control|state.EXEC_SUBR~q\;
\control|ALT_INV_state.EXEC_PRESENT~q\ <= NOT \control|state.EXEC_PRESENT~q\;
\control|ALT_INV_WideOr22~0_combout\ <= NOT \control|WideOr22~0_combout\;
\control|ALT_INV_state.EXEC_ORR~q\ <= NOT \control|state.EXEC_ORR~q\;
\control|ALT_INV_state.EXEC_ANDR~q\ <= NOT \control|state.EXEC_ANDR~q\;
\control|ALT_INV_state.EXEC_SUBVR~q\ <= NOT \control|state.EXEC_SUBVR~q\;
\control|ALT_INV_state.EXEC_ADDR~q\ <= NOT \control|state.EXEC_ADDR~q\;
\control|ALT_INV_WideOr0~combout\ <= NOT \control|WideOr0~combout\;
\control|ALT_INV_state.EXEC_SSVOP~q\ <= NOT \control|state.EXEC_SSVOP~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux14~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux14~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][1]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][1]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux15~1_combout\ <= NOT \datapath_inst|ALU_inst|Mux15~1_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux15~0_combout\ <= NOT \datapath_inst|mux_rb|Mux15~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux15~0_combout\ <= NOT \datapath_inst|mux_ra|Mux15~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux15~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux15~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux15~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux15~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux15~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux15~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux15~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux15~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux15~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux31~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux31~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux31~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux31~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux31~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux31~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux31~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux31~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux31~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux31~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][0]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][0]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux4~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux4~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux4~0_combout\ <= NOT \datapath_inst|mux_rb|Mux4~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux4~0_combout\ <= NOT \datapath_inst|mux_ra|Mux4~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux4~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux4~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux4~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux4~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux4~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux4~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux4~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux4~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux4~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux20~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux20~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux20~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux20~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux20~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux20~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux20~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux20~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux20~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux20~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][11]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][11]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux5~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux5~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux5~0_combout\ <= NOT \datapath_inst|mux_rb|Mux5~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux5~0_combout\ <= NOT \datapath_inst|mux_ra|Mux5~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux5~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux5~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux5~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux5~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux5~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux5~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux5~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux5~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux5~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux21~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux21~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux21~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux21~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux21~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux21~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux21~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux21~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux21~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux21~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][10]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][10]~q\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~0_combout\ <= NOT \datapath_inst|ALU_inst|z_flag~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux8~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux8~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux8~0_combout\ <= NOT \datapath_inst|mux_ra|Mux8~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\ <= NOT \datapath_inst|mux_rb|Mux8~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux24~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux24~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux24~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux24~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux24~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux24~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux24~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux24~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux24~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux24~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux8~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux8~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux8~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux8~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux8~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux8~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux8~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux8~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux8~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][7]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][7]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux9~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux9~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux9~0_combout\ <= NOT \datapath_inst|mux_ra|Mux9~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\ <= NOT \datapath_inst|mux_rb|Mux9~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux25~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux25~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux25~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux25~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux25~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux25~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux25~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux25~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux25~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux25~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux9~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux9~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux9~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux9~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux9~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux9~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux9~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux9~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux9~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][6]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][6]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux15~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux7~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux7~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux7~0_combout\ <= NOT \datapath_inst|mux_ra|Mux7~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\ <= NOT \datapath_inst|mux_rb|Mux7~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux23~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux23~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux23~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux23~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux23~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux23~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux23~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux23~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux23~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux23~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux7~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux7~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux7~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux7~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux7~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux7~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux7~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux7~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux7~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][8]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][8]~q\;
\datapath_inst|ALU_inst|ALT_INV_Mux6~0_combout\ <= NOT \datapath_inst|ALU_inst|Mux6~0_combout\;
\datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\ <= NOT \datapath_inst|mux_rb|Mux6~0_combout\;
\datapath_inst|mux_ra|ALT_INV_Mux6~0_combout\ <= NOT \datapath_inst|mux_ra|Mux6~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux6~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux6~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux6~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux6~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux6~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux6~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux6~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux6~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux6~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux22~4_combout\ <= NOT \datapath_inst|register_file_inst|Mux22~4_combout\;
\datapath_inst|register_file_inst|ALT_INV_Mux22~3_combout\ <= NOT \datapath_inst|register_file_inst|Mux22~3_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[15][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[15][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[11][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[11][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[7][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[7][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[3][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[3][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux22~2_combout\ <= NOT \datapath_inst|register_file_inst|Mux22~2_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[14][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[14][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[10][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[10][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[6][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[6][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[2][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[2][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux22~1_combout\ <= NOT \datapath_inst|register_file_inst|Mux22~1_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[13][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[13][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[9][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[9][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[5][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[5][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[1][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[1][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_Mux22~0_combout\ <= NOT \datapath_inst|register_file_inst|Mux22~0_combout\;
\datapath_inst|register_file_inst|ALT_INV_regs[12][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[12][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[8][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[8][9]~q\;
\datapath_inst|register_file_inst|ALT_INV_regs[4][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[4][9]~q\;
\datapath_inst|ALU_inst|ALT_INV_z_flag~q\ <= NOT \datapath_inst|ALU_inst|z_flag~q\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux9~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux9~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux8~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux8~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux5~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux5~3_combout\;
\control|ALT_INV_Selector57~0_combout\ <= NOT \control|Selector57~0_combout\;
\control|ALT_INV_Selector3~0_combout\ <= NOT \control|Selector3~0_combout\;
\datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14) <= NOT \datapath_inst|memory_address_register_inst|mar_out\(14);
\datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15) <= NOT \datapath_inst|memory_address_register_inst|mar_out\(15);
\datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13) <= NOT \datapath_inst|memory_address_register_inst|mar_out\(13);
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\;
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18\ <= NOT \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\;
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ <= NOT \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\;
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22\ <= NOT \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(25);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(31);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(30);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(5) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5);
\datapath_inst|register_file_inst|ALT_INV_regs[0][5]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][5]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(4) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(4);
\datapath_inst|register_file_inst|ALT_INV_regs[0][4]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][4]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~61_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~61_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~57_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~57_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(15) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(15);
\datapath_inst|register_file_inst|ALT_INV_regs[0][15]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][15]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(14) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(14);
\datapath_inst|register_file_inst|ALT_INV_regs[0][14]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][14]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~53_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~53_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~49_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~49_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(3) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(3);
\datapath_inst|register_file_inst|ALT_INV_regs[0][3]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][3]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(2) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2);
\datapath_inst|register_file_inst|ALT_INV_regs[0][2]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][2]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~45_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~45_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~41_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~41_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(13) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(13);
\datapath_inst|register_file_inst|ALT_INV_regs[0][13]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][13]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(12) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(12);
\datapath_inst|register_file_inst|ALT_INV_regs[0][12]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][12]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~37_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~37_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~33_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~33_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(1) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(1);
\datapath_inst|register_file_inst|ALT_INV_regs[0][1]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][1]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(0) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(0);
\datapath_inst|register_file_inst|ALT_INV_regs[0][0]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][0]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~29_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~29_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~25_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~25_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(11) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11);
\datapath_inst|register_file_inst|ALT_INV_regs[0][11]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][11]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(10) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(10);
\datapath_inst|register_file_inst|ALT_INV_regs[0][10]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][10]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~21_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~21_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~17_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~17_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(7) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(7);
\datapath_inst|register_file_inst|ALT_INV_regs[0][7]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][7]~q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(6) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6);
\datapath_inst|register_file_inst|ALT_INV_regs[0][6]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][6]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~13_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~13_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~9_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~9_sumout\;
\datapath_inst|ALU_inst|ALT_INV_Add0~5_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~5_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(8) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(8);
\datapath_inst|register_file_inst|ALT_INV_regs[0][8]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][8]~q\;
\datapath_inst|ALU_inst|ALT_INV_Add0~1_sumout\ <= NOT \datapath_inst|ALU_inst|Add0~1_sumout\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(9) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(9);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19);
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18) <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18);
\datapath_inst|register_file_inst|ALT_INV_regs[0][9]~q\ <= NOT \datapath_inst|register_file_inst|regs[0][9]~q\;
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[5]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[4]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[4]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[15]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[14]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[13]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[1]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[10]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[8]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\;
\datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\ <= NOT \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\;
\control|ALT_INV_data_mem_wr_data_sel~1_combout\ <= NOT \control|data_mem_wr_data_sel~1_combout\;
\datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\ <= NOT \datapath_inst|memory_address_register_inst|mar_out~1_combout\;
\datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\ <= NOT \datapath_inst|memory_address_register_inst|mar_out~0_combout\;
\control|ALT_INV_Selector67~1_combout\ <= NOT \control|Selector67~1_combout\;
\control|ALT_INV_Selector67~0_combout\ <= NOT \control|Selector67~0_combout\;
\control|ALT_INV_Selector66~1_combout\ <= NOT \control|Selector66~1_combout\;
\control|ALT_INV_Selector66~0_combout\ <= NOT \control|Selector66~0_combout\;
\control|ALT_INV_state.EXEC_STRPC~q\ <= NOT \control|state.EXEC_STRPC~q\;
\control|ALT_INV_data_mem_wr_data_sel~0_combout\ <= NOT \control|data_mem_wr_data_sel~0_combout\;
\control|ALT_INV_Selector36~0_combout\ <= NOT \control|Selector36~0_combout\;
\control|ALT_INV_Selector40~0_combout\ <= NOT \control|Selector40~0_combout\;
\control|ALT_INV_Selector44~0_combout\ <= NOT \control|Selector44~0_combout\;
\control|ALT_INV_Selector42~0_combout\ <= NOT \control|Selector42~0_combout\;
\control|ALT_INV_Selector43~0_combout\ <= NOT \control|Selector43~0_combout\;
\control|ALT_INV_Equal0~2_combout\ <= NOT \control|Equal0~2_combout\;
\control|ALT_INV_Selector39~0_combout\ <= NOT \control|Selector39~0_combout\;
\control|ALT_INV_Equal0~1_combout\ <= NOT \control|Equal0~1_combout\;
\control|ALT_INV_Selector41~0_combout\ <= NOT \control|Selector41~0_combout\;
\control|ALT_INV_Selector38~0_combout\ <= NOT \control|Selector38~0_combout\;
\control|ALT_INV_Selector34~1_combout\ <= NOT \control|Selector34~1_combout\;
\control|ALT_INV_Selector34~0_combout\ <= NOT \control|Selector34~0_combout\;
\control|ALT_INV_Selector35~0_combout\ <= NOT \control|Selector35~0_combout\;
\control|ALT_INV_Selector53~2_combout\ <= NOT \control|Selector53~2_combout\;
\control|ALT_INV_Selector53~1_combout\ <= NOT \control|Selector53~1_combout\;
\control|ALT_INV_Selector53~0_combout\ <= NOT \control|Selector53~0_combout\;
\control|ALT_INV_state.MEM_ACCESS~q\ <= NOT \control|state.MEM_ACCESS~q\;
\control|ALT_INV_Selector29~1_combout\ <= NOT \control|Selector29~1_combout\;
\control|ALT_INV_Selector29~0_combout\ <= NOT \control|Selector29~0_combout\;
\control|ALT_INV_Equal1~1_combout\ <= NOT \control|Equal1~1_combout\;
\control|ALT_INV_comb~2_combout\ <= NOT \control|comb~2_combout\;
\control|ALT_INV_state.FETCH2~q\ <= NOT \control|state.FETCH2~q\;
\control|ALT_INV_Selector13~0_combout\ <= NOT \control|Selector13~0_combout\;
\control|ALT_INV_rf_wr~0_combout\ <= NOT \control|rf_wr~0_combout\;
\control|ALT_INV_comb~1_combout\ <= NOT \control|comb~1_combout\;
\control|ALT_INV_Selector2~0_combout\ <= NOT \control|Selector2~0_combout\;
\control|ALT_INV_Mux18~0_combout\ <= NOT \control|Mux18~0_combout\;
\control|ALT_INV_Selector75~0_combout\ <= NOT \control|Selector75~0_combout\;
\control|ALT_INV_Selector32~0_combout\ <= NOT \control|Selector32~0_combout\;
\control|ALT_INV_Selector37~0_combout\ <= NOT \control|Selector37~0_combout\;
\control|ALT_INV_Selector74~1_combout\ <= NOT \control|Selector74~1_combout\;
\control|ALT_INV_state.WRITE_BACK~q\ <= NOT \control|state.WRITE_BACK~q\;
\control|ALT_INV_Selector74~0_combout\ <= NOT \control|Selector74~0_combout\;
\control|ALT_INV_WideOr28~0_combout\ <= NOT \control|WideOr28~0_combout\;
\control|ALT_INV_comb~0_combout\ <= NOT \control|comb~0_combout\;
\control|ALT_INV_state.EXEC_SRES~q\ <= NOT \control|state.EXEC_SRES~q\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux10~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux10~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux10~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux10~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux10~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux10~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux10~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux10~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux10~1_combout\ <= NOT \datapath_inst|ALU_inst|Mux10~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux11~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux11~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux11~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux11~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux11~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux11~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux11~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux11~1_combout\ <= NOT \datapath_inst|ALU_inst|Mux11~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux0~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux0~4_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux0~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux0~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux0~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux0~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux0~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux0~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux0~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux0~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux1~4_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux1~4_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux1~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux1~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux1~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux1~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux1~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux1~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux1~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux1~0_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux12~3_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux12~2_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux12~2_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux12~1_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux12~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux12~0_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux12~0_combout\;
\datapath_inst|ALU_inst|ALT_INV_Mux12~1_combout\ <= NOT \datapath_inst|ALU_inst|Mux12~1_combout\;
\datapath_inst|reg_file_data_in|ALT_INV_Mux13~3_combout\ <= NOT \datapath_inst|reg_file_data_in|Mux13~3_combout\;

-- Location: IOOBUF_X84_Y0_N53
\sop_output[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(0));

-- Location: IOOBUF_X6_Y81_N19
\sop_output[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(1));

-- Location: IOOBUF_X2_Y0_N59
\sop_output[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(2));

-- Location: IOOBUF_X89_Y4_N45
\sop_output[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(3));

-- Location: IOOBUF_X64_Y0_N19
\sop_output[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(4));

-- Location: IOOBUF_X26_Y81_N42
\sop_output[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(5));

-- Location: IOOBUF_X28_Y0_N36
\sop_output[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(6));

-- Location: IOOBUF_X28_Y0_N2
\sop_output[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(7));

-- Location: IOOBUF_X24_Y81_N53
\sop_output[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(8));

-- Location: IOOBUF_X89_Y21_N56
\sop_output[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(9));

-- Location: IOOBUF_X76_Y0_N36
\sop_output[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(10));

-- Location: IOOBUF_X8_Y81_N19
\sop_output[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(11));

-- Location: IOOBUF_X26_Y0_N76
\sop_output[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(12));

-- Location: IOOBUF_X40_Y81_N19
\sop_output[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(13));

-- Location: IOOBUF_X76_Y0_N53
\sop_output[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(14));

-- Location: IOOBUF_X36_Y0_N2
\sop_output[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sop_output(15));

-- Location: IOOBUF_X56_Y0_N2
\z_flag_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath_inst|ALU_inst|z_flag~q\,
	devoe => ww_devoe,
	o => ww_z_flag_out);

-- Location: IOIBUF_X89_Y25_N21
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: MLABCELL_X39_Y19_N0
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M10K_X38_Y19_N0
\datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00FA01000000F7100000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../assembler/test_sip_sop.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:datapath_inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_epj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 1,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => VCC,
	portaaddr => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X50_Y19_N56
\datapath_inst|instruction_register_inst|ir_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28));

-- Location: FF_X50_Y19_N2
\datapath_inst|instruction_register_inst|ir_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26));

-- Location: LABCELL_X50_Y17_N39
\control|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector38~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	combout => \control|Selector38~0_combout\);

-- Location: FF_X50_Y19_N26
\datapath_inst|instruction_register_inst|ir_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24));

-- Location: FF_X50_Y19_N53
\datapath_inst|instruction_register_inst|ir_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29));

-- Location: LABCELL_X50_Y17_N36
\control|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Equal0~2_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Equal0~2_combout\);

-- Location: LABCELL_X50_Y17_N0
\control|next_state.DECODE_1531\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.DECODE_1531~combout\ = ( \control|state.FETCH2~q\ & ( (\control|Selector53~2_combout\) # (\control|next_state.DECODE_1531~combout\) ) ) # ( !\control|state.FETCH2~q\ & ( (\control|next_state.DECODE_1531~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.DECODE_1531~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_state.FETCH2~q\,
	combout => \control|next_state.DECODE_1531~combout\);

-- Location: IOIBUF_X50_Y0_N75
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X50_Y17_N2
\control|state.DECODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.DECODE_1531~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.DECODE~q\);

-- Location: LABCELL_X50_Y17_N24
\control|Selector38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector38~1_combout\ = ( \control|state.DECODE~q\ & ( (\control|Selector38~0_combout\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & \control|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector38~0_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datad => \control|ALT_INV_Equal0~2_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector38~1_combout\);

-- Location: LABCELL_X50_Y17_N9
\control|next_state.EXEC_CLFZ_1411\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_CLFZ_1411~combout\ = ( \control|Selector38~1_combout\ & ( (\control|next_state.EXEC_CLFZ_1411~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector38~1_combout\ & ( (!\control|Selector53~2_combout\ & 
-- \control|next_state.EXEC_CLFZ_1411~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_CLFZ_1411~combout\,
	dataf => \control|ALT_INV_Selector38~1_combout\,
	combout => \control|next_state.EXEC_CLFZ_1411~combout\);

-- Location: FF_X50_Y17_N11
\control|state.EXEC_CLFZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_CLFZ_1411~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_CLFZ~q\);

-- Location: LABCELL_X50_Y18_N0
\control|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Equal3~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Equal3~0_combout\);

-- Location: LABCELL_X50_Y16_N45
\control|Selector44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector44~0_combout\ = ( \control|state.DECODE~q\ & ( \control|Equal3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal3~0_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector44~0_combout\);

-- Location: LABCELL_X50_Y16_N42
\control|next_state.EXEC_PRESENT_1483\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_PRESENT_1483~combout\ = ( \control|Selector44~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_PRESENT_1483~combout\) ) ) # ( !\control|Selector44~0_combout\ & ( 
-- (\control|next_state.EXEC_PRESENT_1483~combout\ & !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_next_state.EXEC_PRESENT_1483~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector44~0_combout\,
	combout => \control|next_state.EXEC_PRESENT_1483~combout\);

-- Location: FF_X50_Y16_N44
\control|state.EXEC_PRESENT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_PRESENT_1483~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_PRESENT~q\);

-- Location: LABCELL_X50_Y19_N6
\control|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector37~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Selector37~0_combout\);

-- Location: LABCELL_X50_Y17_N51
\control|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Equal1~1_combout\ = (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	combout => \control|Equal1~1_combout\);

-- Location: LABCELL_X50_Y16_N51
\control|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector35~0_combout\ = ( \control|state.DECODE~q\ & ( (\control|Selector37~0_combout\ & \control|Equal1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector37~0_combout\,
	datad => \control|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector35~0_combout\);

-- Location: LABCELL_X50_Y16_N9
\control|next_state.EXEC_LER_1351\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_LER_1351~combout\ = ( \control|Selector35~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_LER_1351~combout\) ) ) # ( !\control|Selector35~0_combout\ & ( (\control|next_state.EXEC_LER_1351~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_LER_1351~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector35~0_combout\,
	combout => \control|next_state.EXEC_LER_1351~combout\);

-- Location: FF_X50_Y16_N11
\control|state.EXEC_LER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_LER_1351~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_LER~q\);

-- Location: LABCELL_X50_Y17_N45
\control|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector45~0_combout\ = ( \control|Equal0~2_combout\ & ( (\control|Selector38~0_combout\ & (\control|state.DECODE~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector38~0_combout\,
	datab => \control|ALT_INV_state.DECODE~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \control|ALT_INV_Equal0~2_combout\,
	combout => \control|Selector45~0_combout\);

-- Location: LABCELL_X50_Y17_N48
\control|next_state.EXEC_JMP_1495\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_JMP_1495~combout\ = ( \control|Selector45~0_combout\ & ( (\control|next_state.EXEC_JMP_1495~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector45~0_combout\ & ( (!\control|Selector53~2_combout\ & 
-- \control|next_state.EXEC_JMP_1495~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_JMP_1495~combout\,
	dataf => \control|ALT_INV_Selector45~0_combout\,
	combout => \control|next_state.EXEC_JMP_1495~combout\);

-- Location: FF_X50_Y17_N50
\control|state.EXEC_JMP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_JMP_1495~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_JMP~q\);

-- Location: LABCELL_X50_Y17_N12
\control|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector34~0_combout\ = (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	combout => \control|Selector34~0_combout\);

-- Location: LABCELL_X50_Y17_N3
\control|Selector34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector34~1_combout\ = ( \control|Selector34~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\control|state.DECODE~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \control|ALT_INV_state.DECODE~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \control|ALT_INV_Selector34~0_combout\,
	combout => \control|Selector34~1_combout\);

-- Location: LABCELL_X51_Y17_N21
\control|next_state.EXEC_SSVOP_1339\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_SSVOP_1339~combout\ = ( \control|Selector34~1_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_SSVOP_1339~combout\) ) ) # ( !\control|Selector34~1_combout\ & ( (\control|next_state.EXEC_SSVOP_1339~combout\ 
-- & !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_SSVOP_1339~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector34~1_combout\,
	combout => \control|next_state.EXEC_SSVOP_1339~combout\);

-- Location: FF_X51_Y17_N23
\control|state.EXEC_SSVOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_SSVOP_1339~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_SSVOP~q\);

-- Location: LABCELL_X51_Y17_N48
\control|Selector52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector52~1_combout\ = ( !\control|state.EXEC_SSVOP~q\ & ( (!\control|state.EXEC_CLFZ~q\ & (!\control|state.EXEC_PRESENT~q\ & (!\control|state.EXEC_LER~q\ & !\control|state.EXEC_JMP~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_CLFZ~q\,
	datab => \control|ALT_INV_state.EXEC_PRESENT~q\,
	datac => \control|ALT_INV_state.EXEC_LER~q\,
	datad => \control|ALT_INV_state.EXEC_JMP~q\,
	dataf => \control|ALT_INV_state.EXEC_SSVOP~q\,
	combout => \control|Selector52~1_combout\);

-- Location: LABCELL_X50_Y16_N33
\control|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector36~0_combout\ = ( \control|Equal0~2_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & (\control|state.DECODE~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datac => \control|ALT_INV_state.DECODE~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \control|ALT_INV_Equal0~2_combout\,
	combout => \control|Selector36~0_combout\);

-- Location: LABCELL_X51_Y16_N3
\control|next_state.EXEC_SZ_1363\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_SZ_1363~combout\ = ( \control|Selector36~0_combout\ & ( (\control|next_state.EXEC_SZ_1363~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector36~0_combout\ & ( (!\control|Selector53~2_combout\ & 
-- \control|next_state.EXEC_SZ_1363~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_SZ_1363~combout\,
	dataf => \control|ALT_INV_Selector36~0_combout\,
	combout => \control|next_state.EXEC_SZ_1363~combout\);

-- Location: FF_X51_Y16_N5
\control|state.EXEC_SZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_SZ_1363~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_SZ~q\);

-- Location: LABCELL_X50_Y17_N27
\control|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector29~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Selector29~0_combout\);

-- Location: LABCELL_X51_Y16_N12
\control|Selector29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector29~1_combout\ = ( \control|state.DECODE~q\ & ( (\control|Equal1~1_combout\ & (\control|Selector29~0_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal1~1_combout\,
	datac => \control|ALT_INV_Selector29~0_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector29~1_combout\);

-- Location: LABCELL_X51_Y16_N54
\control|next_state.EXEC_MAX_1279\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_MAX_1279~combout\ = ( \control|Selector29~1_combout\ & ( (\control|next_state.EXEC_MAX_1279~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector29~1_combout\ & ( (!\control|Selector53~2_combout\ & 
-- \control|next_state.EXEC_MAX_1279~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_MAX_1279~combout\,
	dataf => \control|ALT_INV_Selector29~1_combout\,
	combout => \control|next_state.EXEC_MAX_1279~combout\);

-- Location: FF_X51_Y16_N56
\control|state.EXEC_MAX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_MAX_1279~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_MAX~q\);

-- Location: LABCELL_X50_Y16_N48
\control|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector40~0_combout\ = ( \control|Equal0~2_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\control|state.DECODE~q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \control|ALT_INV_state.DECODE~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \control|ALT_INV_Equal0~2_combout\,
	combout => \control|Selector40~0_combout\);

-- Location: LABCELL_X51_Y16_N57
\control|next_state.EXEC_SUBR_1435\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_SUBR_1435~combout\ = ( \control|Selector40~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_SUBR_1435~combout\) ) ) # ( !\control|Selector40~0_combout\ & ( (\control|next_state.EXEC_SUBR_1435~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_next_state.EXEC_SUBR_1435~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector40~0_combout\,
	combout => \control|next_state.EXEC_SUBR_1435~combout\);

-- Location: FF_X51_Y16_N59
\control|state.EXEC_SUBR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_SUBR_1435~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_SUBR~q\);

-- Location: LABCELL_X51_Y16_N0
\control|WideOr28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr28~0_combout\ = ( !\control|state.EXEC_SUBR~q\ & ( (!\control|state.EXEC_SZ~q\ & (!\control|state.EXEC_MAX~q\ & !\control|state.EXEC_SRES~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_SZ~q\,
	datab => \control|ALT_INV_state.EXEC_MAX~q\,
	datac => \control|ALT_INV_state.EXEC_SRES~q\,
	dataf => \control|ALT_INV_state.EXEC_SUBR~q\,
	combout => \control|WideOr28~0_combout\);

-- Location: LABCELL_X50_Y16_N30
\control|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Equal0~1_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	combout => \control|Equal0~1_combout\);

-- Location: LABCELL_X50_Y16_N21
\control|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector31~0_combout\ = ( \control|state.DECODE~q\ & ( \control|Equal0~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datae => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_Equal0~1_combout\,
	combout => \control|Selector31~0_combout\);

-- Location: LABCELL_X50_Y16_N54
\control|next_state.EXEC_DATACALL_REG_1303\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_DATACALL_REG_1303~combout\ = ( \control|Selector31~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_DATACALL_REG_1303~combout\) ) ) # ( !\control|Selector31~0_combout\ & ( 
-- (\control|next_state.EXEC_DATACALL_REG_1303~combout\ & !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_DATACALL_REG_1303~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector31~0_combout\,
	combout => \control|next_state.EXEC_DATACALL_REG_1303~combout\);

-- Location: FF_X50_Y16_N56
\control|state.EXEC_DATACALL_REG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_DATACALL_REG_1303~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_DATACALL_REG~q\);

-- Location: LABCELL_X50_Y16_N24
\control|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector33~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( \control|state.DECODE~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\control|Equal1~1_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \control|ALT_INV_Equal1~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector33~0_combout\);

-- Location: LABCELL_X50_Y16_N36
\control|next_state.EXEC_SSOP_1327\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_SSOP_1327~combout\ = ( \control|Selector53~2_combout\ & ( \control|Selector33~0_combout\ ) ) # ( !\control|Selector53~2_combout\ & ( \control|Selector33~0_combout\ & ( \control|next_state.EXEC_SSOP_1327~combout\ ) ) ) # ( 
-- !\control|Selector53~2_combout\ & ( !\control|Selector33~0_combout\ & ( \control|next_state.EXEC_SSOP_1327~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_SSOP_1327~combout\,
	datae => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector33~0_combout\,
	combout => \control|next_state.EXEC_SSOP_1327~combout\);

-- Location: FF_X50_Y16_N38
\control|state.EXEC_SSOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_SSOP_1327~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_SSOP~q\);

-- Location: LABCELL_X50_Y17_N6
\control|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector28~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & ( (\control|Selector29~0_combout\ & (\control|state.DECODE~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector29~0_combout\,
	datab => \control|ALT_INV_state.DECODE~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	combout => \control|Selector28~0_combout\);

-- Location: LABCELL_X51_Y17_N36
\control|next_state.EXEC_STRPC_1267\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_STRPC_1267~combout\ = ( \control|Selector28~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_STRPC_1267~combout\) ) ) # ( !\control|Selector28~0_combout\ & ( (\control|next_state.EXEC_STRPC_1267~combout\ 
-- & !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_STRPC_1267~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector28~0_combout\,
	combout => \control|next_state.EXEC_STRPC_1267~combout\);

-- Location: FF_X51_Y17_N38
\control|state.EXEC_STRPC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_STRPC_1267~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_STRPC~q\);

-- Location: LABCELL_X50_Y19_N33
\control|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector30~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	combout => \control|Selector30~0_combout\);

-- Location: LABCELL_X50_Y19_N12
\control|Selector30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector30~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\control|Selector30~0_combout\ & (\control|state.DECODE~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \control|ALT_INV_Selector30~0_combout\,
	datac => \control|ALT_INV_state.DECODE~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Selector30~1_combout\);

-- Location: LABCELL_X50_Y17_N30
\control|next_state.EXEC_DATACALL_IMM_1291\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_DATACALL_IMM_1291~combout\ = ( \control|Selector30~1_combout\ & ( (\control|next_state.EXEC_DATACALL_IMM_1291~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector30~1_combout\ & ( 
-- (!\control|Selector53~2_combout\ & \control|next_state.EXEC_DATACALL_IMM_1291~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_DATACALL_IMM_1291~combout\,
	dataf => \control|ALT_INV_Selector30~1_combout\,
	combout => \control|next_state.EXEC_DATACALL_IMM_1291~combout\);

-- Location: FF_X50_Y17_N32
\control|state.EXEC_DATACALL_IMM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_DATACALL_IMM_1291~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_DATACALL_IMM~q\);

-- Location: LABCELL_X51_Y17_N18
\control|Selector52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector52~2_combout\ = ( !\control|state.EXEC_DATACALL_IMM~q\ & ( (!\control|state.EXEC_DATACALL_REG~q\ & (!\control|state.EXEC_SSOP~q\ & !\control|state.EXEC_STRPC~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_DATACALL_REG~q\,
	datab => \control|ALT_INV_state.EXEC_SSOP~q\,
	datac => \control|ALT_INV_state.EXEC_STRPC~q\,
	dataf => \control|ALT_INV_state.EXEC_DATACALL_IMM~q\,
	combout => \control|Selector52~2_combout\);

-- Location: LABCELL_X50_Y19_N9
\control|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector32~0_combout\ = ( \control|state.DECODE~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (\control|Selector37~0_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \control|ALT_INV_Selector37~0_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector32~0_combout\);

-- Location: LABCELL_X51_Y15_N18
\control|next_state.EXEC_LSIP_1315\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_LSIP_1315~combout\ = ( \control|Selector53~2_combout\ & ( \control|Selector32~0_combout\ ) ) # ( !\control|Selector53~2_combout\ & ( \control|Selector32~0_combout\ & ( \control|next_state.EXEC_LSIP_1315~combout\ ) ) ) # ( 
-- !\control|Selector53~2_combout\ & ( !\control|Selector32~0_combout\ & ( \control|next_state.EXEC_LSIP_1315~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_LSIP_1315~combout\,
	datae => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector32~0_combout\,
	combout => \control|next_state.EXEC_LSIP_1315~combout\);

-- Location: FF_X51_Y15_N20
\control|state.EXEC_LSIP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_LSIP_1315~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_LSIP~q\);

-- Location: LABCELL_X50_Y16_N18
\control|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector41~0_combout\ = ( \control|state.DECODE~q\ & ( \control|Selector38~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datae => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_Selector38~0_combout\,
	combout => \control|Selector41~0_combout\);

-- Location: LABCELL_X51_Y16_N30
\control|next_state.EXEC_ADDR_1447\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_ADDR_1447~combout\ = ( \control|Selector41~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_ADDR_1447~combout\) ) ) # ( !\control|Selector41~0_combout\ & ( (\control|next_state.EXEC_ADDR_1447~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_ADDR_1447~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector41~0_combout\,
	combout => \control|next_state.EXEC_ADDR_1447~combout\);

-- Location: FF_X51_Y16_N32
\control|state.EXEC_ADDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_ADDR_1447~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_ADDR~q\);

-- Location: LABCELL_X50_Y16_N6
\control|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector42~0_combout\ = ( \control|Equal0~2_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & \control|state.DECODE~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datad => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_Equal0~2_combout\,
	combout => \control|Selector42~0_combout\);

-- Location: LABCELL_X51_Y16_N51
\control|next_state.EXEC_ORR_1459\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_ORR_1459~combout\ = ( \control|Selector42~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_ORR_1459~combout\) ) ) # ( !\control|Selector42~0_combout\ & ( (\control|next_state.EXEC_ORR_1459~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_ORR_1459~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector42~0_combout\,
	combout => \control|next_state.EXEC_ORR_1459~combout\);

-- Location: FF_X51_Y16_N53
\control|state.EXEC_ORR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_ORR_1459~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_ORR~q\);

-- Location: LABCELL_X50_Y16_N0
\control|Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector39~0_combout\ = ( \control|state.DECODE~q\ & ( \control|Equal0~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datae => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_Equal0~1_combout\,
	combout => \control|Selector39~0_combout\);

-- Location: LABCELL_X51_Y16_N21
\control|next_state.EXEC_SUBVR_1423\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_SUBVR_1423~combout\ = ( \control|Selector39~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_SUBVR_1423~combout\) ) ) # ( !\control|Selector39~0_combout\ & ( (\control|next_state.EXEC_SUBVR_1423~combout\ 
-- & !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_SUBVR_1423~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector39~0_combout\,
	combout => \control|next_state.EXEC_SUBVR_1423~combout\);

-- Location: FF_X51_Y16_N23
\control|state.EXEC_SUBVR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_SUBVR_1423~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_SUBVR~q\);

-- Location: LABCELL_X50_Y16_N57
\control|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector43~0_combout\ = ( \control|Equal0~1_combout\ & ( (\control|Equal0~2_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & \control|state.DECODE~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal0~2_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datad => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_Equal0~1_combout\,
	combout => \control|Selector43~0_combout\);

-- Location: LABCELL_X51_Y16_N18
\control|next_state.EXEC_ANDR_1471\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_ANDR_1471~combout\ = ( \control|Selector43~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_ANDR_1471~combout\) ) ) # ( !\control|Selector43~0_combout\ & ( (\control|next_state.EXEC_ANDR_1471~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_ANDR_1471~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector43~0_combout\,
	combout => \control|next_state.EXEC_ANDR_1471~combout\);

-- Location: FF_X51_Y16_N20
\control|state.EXEC_ANDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_ANDR_1471~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_ANDR~q\);

-- Location: LABCELL_X51_Y16_N39
\control|WideOr22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr22~0_combout\ = ( !\control|state.EXEC_SUBVR~q\ & ( !\control|state.EXEC_ANDR~q\ & ( (!\control|state.EXEC_ADDR~q\ & !\control|state.EXEC_ORR~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.EXEC_ADDR~q\,
	datad => \control|ALT_INV_state.EXEC_ORR~q\,
	datae => \control|ALT_INV_state.EXEC_SUBVR~q\,
	dataf => \control|ALT_INV_state.EXEC_ANDR~q\,
	combout => \control|WideOr22~0_combout\);

-- Location: LABCELL_X50_Y16_N15
\control|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector22~0_combout\ = ( \control|state.MEM_ACCESS~q\ & ( ((!\control|WideOr22~0_combout\) # (\control|Equal0~0_combout\)) # (\control|state.EXEC_LSIP~q\) ) ) # ( !\control|state.MEM_ACCESS~q\ & ( (!\control|WideOr22~0_combout\) # 
-- (\control|state.EXEC_LSIP~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_LSIP~q\,
	datac => \control|ALT_INV_WideOr22~0_combout\,
	datad => \control|ALT_INV_Equal0~0_combout\,
	dataf => \control|ALT_INV_state.MEM_ACCESS~q\,
	combout => \control|Selector22~0_combout\);

-- Location: LABCELL_X51_Y16_N15
\control|next_state.WRITE_BACK_1231\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.WRITE_BACK_1231~combout\ = ( \control|next_state.WRITE_BACK_1231~combout\ & ( (!\control|Selector53~2_combout\) # (\control|Selector22~0_combout\) ) ) # ( !\control|next_state.WRITE_BACK_1231~combout\ & ( 
-- (\control|Selector22~0_combout\ & \control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector22~0_combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_next_state.WRITE_BACK_1231~combout\,
	combout => \control|next_state.WRITE_BACK_1231~combout\);

-- Location: FF_X51_Y16_N17
\control|state.WRITE_BACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.WRITE_BACK_1231~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.WRITE_BACK~q\);

-- Location: LABCELL_X51_Y15_N27
\control|Selector37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector37~1_combout\ = ( \control|Selector37~0_combout\ & ( \control|state.DECODE~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datae => \control|ALT_INV_Selector37~0_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector37~1_combout\);

-- Location: LABCELL_X51_Y15_N36
\control|next_state.EXEC_NOOP_1375\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_NOOP_1375~combout\ = ( \control|Selector37~1_combout\ & ( (\control|next_state.EXEC_NOOP_1375~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector37~1_combout\ & ( (!\control|Selector53~2_combout\ & 
-- \control|next_state.EXEC_NOOP_1375~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_NOOP_1375~combout\,
	dataf => \control|ALT_INV_Selector37~1_combout\,
	combout => \control|next_state.EXEC_NOOP_1375~combout\);

-- Location: FF_X51_Y15_N38
\control|state.EXEC_NOOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_NOOP_1375~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_NOOP~q\);

-- Location: LABCELL_X51_Y17_N24
\control|Selector52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector52~3_combout\ = ( !\control|state.EXEC_NOOP~q\ & ( (\control|Selector52~1_combout\ & (\control|WideOr28~0_combout\ & (\control|Selector52~2_combout\ & !\control|state.WRITE_BACK~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector52~1_combout\,
	datab => \control|ALT_INV_WideOr28~0_combout\,
	datac => \control|ALT_INV_Selector52~2_combout\,
	datad => \control|ALT_INV_state.WRITE_BACK~q\,
	dataf => \control|ALT_INV_state.EXEC_NOOP~q\,
	combout => \control|Selector52~3_combout\);

-- Location: LABCELL_X51_Y17_N54
\control|Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector52~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) $ 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25)) # ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) $ 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25)) # ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100011011000001000000100000010001101110110100000000100011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	combout => \control|Selector52~0_combout\);

-- Location: LABCELL_X51_Y17_N12
\control|Selector52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector52~4_combout\ = ( \control|Selector52~0_combout\ & ( (!\control|Selector52~3_combout\) # ((\control|state.MEM_ACCESS~q\ & !\control|Equal0~0_combout\)) ) ) # ( !\control|Selector52~0_combout\ & ( (!\control|Selector52~3_combout\) # 
-- (((\control|state.MEM_ACCESS~q\ & !\control|Equal0~0_combout\)) # (\control|state.DECODE~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111011101111111011101110101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector52~3_combout\,
	datab => \control|ALT_INV_state.DECODE~q\,
	datac => \control|ALT_INV_state.MEM_ACCESS~q\,
	datad => \control|ALT_INV_Equal0~0_combout\,
	dataf => \control|ALT_INV_Selector52~0_combout\,
	combout => \control|Selector52~4_combout\);

-- Location: LABCELL_X51_Y17_N39
\control|next_state.FETCH1_1555\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.FETCH1_1555~combout\ = ( \control|Selector52~4_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.FETCH1_1555~combout\) ) ) # ( !\control|Selector52~4_combout\ & ( (\control|next_state.FETCH1_1555~combout\ & 
-- !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.FETCH1_1555~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector52~4_combout\,
	combout => \control|next_state.FETCH1_1555~combout\);

-- Location: LABCELL_X51_Y17_N15
\control|state.FETCH1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|state.FETCH1~0_combout\ = ( !\control|next_state.FETCH1_1555~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \control|ALT_INV_next_state.FETCH1_1555~combout\,
	combout => \control|state.FETCH1~0_combout\);

-- Location: FF_X51_Y17_N17
\control|state.FETCH1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|state.FETCH1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.FETCH1~q\);

-- Location: LABCELL_X50_Y17_N33
\control|next_state.FETCH2_1543\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.FETCH2_1543~combout\ = ( \control|next_state.FETCH2_1543~combout\ & ( (!\control|Selector53~2_combout\) # (!\control|state.FETCH1~q\) ) ) # ( !\control|next_state.FETCH2_1543~combout\ & ( (\control|Selector53~2_combout\ & 
-- !\control|state.FETCH1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector53~2_combout\,
	datac => \control|ALT_INV_state.FETCH1~q\,
	dataf => \control|ALT_INV_next_state.FETCH2_1543~combout\,
	combout => \control|next_state.FETCH2_1543~combout\);

-- Location: FF_X50_Y17_N35
\control|state.FETCH2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.FETCH2_1543~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.FETCH2~q\);

-- Location: LABCELL_X51_Y15_N39
\control|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|comb~2_combout\ = ( \reset~input_o\ & ( !\control|state.FETCH2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.FETCH2~q\,
	dataf => \ALT_INV_reset~input_o\,
	combout => \control|comb~2_combout\);

-- Location: LABCELL_X51_Y15_N6
\control|ir_ld\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ir_ld~combout\ = ( \control|state.FETCH2~q\ & ( \control|ir_ld~combout\ & ( !\control|comb~2_combout\ ) ) ) # ( !\control|state.FETCH2~q\ & ( \control|ir_ld~combout\ & ( !\control|comb~2_combout\ ) ) ) # ( \control|state.FETCH2~q\ & ( 
-- !\control|ir_ld~combout\ & ( !\control|comb~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_comb~2_combout\,
	datae => \control|ALT_INV_state.FETCH2~q\,
	dataf => \control|ALT_INV_ir_ld~combout\,
	combout => \control|ir_ld~combout\);

-- Location: MLABCELL_X52_Y16_N27
\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\ = (\control|ir_reset~combout\) # (\control|ir_ld~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_ir_ld~combout\,
	datac => \control|ALT_INV_ir_reset~combout\,
	combout => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\);

-- Location: FF_X50_Y19_N14
\datapath_inst|instruction_register_inst|ir_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27));

-- Location: LABCELL_X50_Y19_N39
\control|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Equal1~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	combout => \control|Equal1~0_combout\);

-- Location: LABCELL_X51_Y17_N27
\control|data_mem_wr_data_sel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|data_mem_wr_data_sel~0_combout\ = ( \control|state.DECODE~q\ & ( \control|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Equal1~0_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|data_mem_wr_data_sel~0_combout\);

-- Location: LABCELL_X51_Y17_N3
\control|next_state.EXEC_STR_1507\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_STR_1507~combout\ = ( \control|data_mem_wr_data_sel~0_combout\ & ( (\control|Selector53~2_combout\) # (\control|next_state.EXEC_STR_1507~combout\) ) ) # ( !\control|data_mem_wr_data_sel~0_combout\ & ( 
-- (\control|next_state.EXEC_STR_1507~combout\ & !\control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_STR_1507~combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_data_mem_wr_data_sel~0_combout\,
	combout => \control|next_state.EXEC_STR_1507~combout\);

-- Location: FF_X51_Y17_N5
\control|state.EXEC_STR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_STR_1507~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_STR~q\);

-- Location: LABCELL_X50_Y18_N45
\control|Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector47~0_combout\ = ( \control|state.DECODE~q\ & ( \control|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal0~0_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector47~0_combout\);

-- Location: LABCELL_X50_Y18_N24
\control|next_state.EXEC_LDR_1519\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_LDR_1519~combout\ = ( \control|Selector53~2_combout\ & ( \control|Selector47~0_combout\ ) ) # ( !\control|Selector53~2_combout\ & ( \control|Selector47~0_combout\ & ( \control|next_state.EXEC_LDR_1519~combout\ ) ) ) # ( 
-- !\control|Selector53~2_combout\ & ( !\control|Selector47~0_combout\ & ( \control|next_state.EXEC_LDR_1519~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_next_state.EXEC_LDR_1519~combout\,
	datae => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_Selector47~0_combout\,
	combout => \control|next_state.EXEC_LDR_1519~combout\);

-- Location: FF_X50_Y18_N25
\control|state.EXEC_LDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_LDR_1519~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_LDR~q\);

-- Location: LABCELL_X50_Y18_N12
\control|next_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state~0_combout\ = ( \control|state.EXEC_LDR~q\ ) # ( !\control|state.EXEC_LDR~q\ & ( \control|state.EXEC_STR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.EXEC_STR~q\,
	dataf => \control|ALT_INV_state.EXEC_LDR~q\,
	combout => \control|next_state~0_combout\);

-- Location: LABCELL_X50_Y16_N12
\control|next_state.MEM_ACCESS_1243\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.MEM_ACCESS_1243~combout\ = ( \control|next_state.MEM_ACCESS_1243~combout\ & ( (!\control|Selector53~2_combout\) # (\control|next_state~0_combout\) ) ) # ( !\control|next_state.MEM_ACCESS_1243~combout\ & ( 
-- (\control|next_state~0_combout\ & \control|Selector53~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_next_state~0_combout\,
	datad => \control|ALT_INV_Selector53~2_combout\,
	dataf => \control|ALT_INV_next_state.MEM_ACCESS_1243~combout\,
	combout => \control|next_state.MEM_ACCESS_1243~combout\);

-- Location: FF_X50_Y16_N14
\control|state.MEM_ACCESS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.MEM_ACCESS_1243~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.MEM_ACCESS~q\);

-- Location: LABCELL_X50_Y19_N0
\control|Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector53~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26))) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	combout => \control|Selector53~0_combout\);

-- Location: LABCELL_X50_Y19_N42
\control|Selector53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector53~1_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) $ (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Selector53~1_combout\);

-- Location: LABCELL_X50_Y17_N15
\control|Selector53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector53~2_combout\ = ( \control|Selector53~1_combout\ & ( (!\control|state.MEM_ACCESS~q\) # ((\reset~input_o\) # (\control|Selector53~0_combout\)) ) ) # ( !\control|Selector53~1_combout\ & ( (!\control|state.MEM_ACCESS~q\) # (\reset~input_o\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.MEM_ACCESS~q\,
	datac => \control|ALT_INV_Selector53~0_combout\,
	datad => \ALT_INV_reset~input_o\,
	dataf => \control|ALT_INV_Selector53~1_combout\,
	combout => \control|Selector53~2_combout\);

-- Location: LABCELL_X50_Y17_N54
\control|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector26~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & ( \control|Equal1~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (\control|state.DECODE~q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datab => \control|ALT_INV_state.DECODE~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	dataf => \control|ALT_INV_Equal1~1_combout\,
	combout => \control|Selector26~0_combout\);

-- Location: LABCELL_X50_Y17_N42
\control|next_state.EXEC_SRES_1255\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|next_state.EXEC_SRES_1255~combout\ = ( \control|Selector26~0_combout\ & ( (\control|next_state.EXEC_SRES_1255~combout\) # (\control|Selector53~2_combout\) ) ) # ( !\control|Selector26~0_combout\ & ( (!\control|Selector53~2_combout\ & 
-- \control|next_state.EXEC_SRES_1255~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector53~2_combout\,
	datad => \control|ALT_INV_next_state.EXEC_SRES_1255~combout\,
	dataf => \control|ALT_INV_Selector26~0_combout\,
	combout => \control|next_state.EXEC_SRES_1255~combout\);

-- Location: FF_X50_Y17_N44
\control|state.EXEC_SRES\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \control|next_state.EXEC_SRES_1255~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.EXEC_SRES~q\);

-- Location: LABCELL_X50_Y18_N15
\control|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|comb~1_combout\ = ( \reset~input_o\ & ( !\control|state.EXEC_SRES~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_SRES~q\,
	dataf => \ALT_INV_reset~input_o\,
	combout => \control|comb~1_combout\);

-- Location: LABCELL_X50_Y18_N48
\control|ir_reset\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ir_reset~combout\ = ( \control|ir_reset~combout\ & ( !\control|comb~1_combout\ ) ) # ( !\control|ir_reset~combout\ & ( (!\control|comb~1_combout\ & \control|state.EXEC_SRES~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_comb~1_combout\,
	datac => \control|ALT_INV_state.EXEC_SRES~q\,
	dataf => \control|ALT_INV_ir_reset~combout\,
	combout => \control|ir_reset~combout\);

-- Location: FF_X50_Y19_N35
\datapath_inst|instruction_register_inst|ir_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(25));

-- Location: LABCELL_X50_Y19_N57
\control|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Equal0~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	combout => \control|Equal0~0_combout\);

-- Location: FF_X51_Y19_N17
\datapath_inst|instruction_register_inst|ir_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(31));

-- Location: FF_X51_Y19_N41
\datapath_inst|instruction_register_inst|ir_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(30));

-- Location: LABCELL_X50_Y18_N9
\control|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux0~0_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	combout => \control|Mux0~0_combout\);

-- Location: LABCELL_X51_Y16_N48
\control|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector12~0_combout\ = ( \control|state.EXEC_ORR~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) ) ) # ( !\control|state.EXEC_ORR~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & 
-- (((\control|state.EXEC_ANDR~q\) # (\control|state.EXEC_ADDR~q\)) # (\control|state.EXEC_SUBVR~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000000111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_SUBVR~q\,
	datab => \control|ALT_INV_state.EXEC_ADDR~q\,
	datac => \control|ALT_INV_state.EXEC_ANDR~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	dataf => \control|ALT_INV_state.EXEC_ORR~q\,
	combout => \control|Selector12~0_combout\);

-- Location: LABCELL_X50_Y18_N18
\control|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector0~0_combout\ = ( \control|Equal1~0_combout\ & ( \control|Selector12~0_combout\ ) ) # ( !\control|Equal1~0_combout\ & ( \control|Selector12~0_combout\ ) ) # ( \control|Equal1~0_combout\ & ( !\control|Selector12~0_combout\ & ( 
-- (!\control|Equal0~0_combout\ & (!\control|Mux0~0_combout\ & \control|state.DECODE~q\)) ) ) ) # ( !\control|Equal1~0_combout\ & ( !\control|Selector12~0_combout\ & ( (!\control|Equal0~0_combout\ & (\control|Equal3~0_combout\ & \control|state.DECODE~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001000100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_Mux0~0_combout\,
	datac => \control|ALT_INV_Equal3~0_combout\,
	datad => \control|ALT_INV_state.DECODE~q\,
	datae => \control|ALT_INV_Equal1~0_combout\,
	dataf => \control|ALT_INV_Selector12~0_combout\,
	combout => \control|Selector0~0_combout\);

-- Location: LABCELL_X51_Y19_N51
\control|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector18~0_combout\ = ( \control|Equal1~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31)) # ((\control|state.DECODE~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30))) ) ) # ( 
-- !\control|Equal1~0_combout\ & ( (!\control|state.DECODE~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011011100110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.DECODE~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	dataf => \control|ALT_INV_Equal1~0_combout\,
	combout => \control|Selector18~0_combout\);

-- Location: LABCELL_X51_Y19_N54
\control|alu_ra_sel[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_ra_sel\(0) = ( \control|Selector18~0_combout\ & ( (\control|Selector0~0_combout\) # (\control|alu_ra_sel\(0)) ) ) # ( !\control|Selector18~0_combout\ & ( (\control|alu_ra_sel\(0) & !\control|Selector0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datad => \control|ALT_INV_Selector0~0_combout\,
	dataf => \control|ALT_INV_Selector18~0_combout\,
	combout => \control|alu_ra_sel\(0));

-- Location: MLABCELL_X52_Y16_N18
\control|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr0~combout\ = ( \control|state.EXEC_LER~q\ ) # ( !\control|state.EXEC_LER~q\ & ( \control|state.EXEC_SSVOP~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_state.EXEC_SSVOP~q\,
	dataf => \control|ALT_INV_state.EXEC_LER~q\,
	combout => \control|WideOr0~combout\);

-- Location: LABCELL_X51_Y16_N33
\control|WideOr22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr22~1_combout\ = ( !\control|state.EXEC_STR~q\ & ( (!\control|state.EXEC_SZ~q\ & (!\control|state.EXEC_SUBR~q\ & (!\control|state.EXEC_PRESENT~q\ & !\control|state.EXEC_MAX~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_SZ~q\,
	datab => \control|ALT_INV_state.EXEC_SUBR~q\,
	datac => \control|ALT_INV_state.EXEC_PRESENT~q\,
	datad => \control|ALT_INV_state.EXEC_MAX~q\,
	dataf => \control|ALT_INV_state.EXEC_STR~q\,
	combout => \control|WideOr22~1_combout\);

-- Location: MLABCELL_X52_Y16_N39
\control|Selector61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector61~0_combout\ = ( \control|WideOr22~1_combout\ & ( \control|WideOr22~0_combout\ & ( \reset~input_o\ ) ) ) # ( !\control|WideOr22~1_combout\ & ( \control|WideOr22~0_combout\ & ( (!\control|WideOr0~combout\) # (\reset~input_o\) ) ) ) # ( 
-- \control|WideOr22~1_combout\ & ( !\control|WideOr22~0_combout\ & ( (!\control|WideOr0~combout\) # (\reset~input_o\) ) ) ) # ( !\control|WideOr22~1_combout\ & ( !\control|WideOr22~0_combout\ & ( (!\control|WideOr0~combout\) # (\reset~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reset~input_o\,
	datad => \control|ALT_INV_WideOr0~combout\,
	datae => \control|ALT_INV_WideOr22~1_combout\,
	dataf => \control|ALT_INV_WideOr22~0_combout\,
	combout => \control|Selector61~0_combout\);

-- Location: LABCELL_X51_Y16_N42
\control|WideOr26\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr26~combout\ = ( \control|state.EXEC_SUBVR~q\ ) # ( !\control|state.EXEC_SUBVR~q\ & ( (((\control|state.EXEC_SZ~q\) # (\control|state.EXEC_MAX~q\)) # (\control|state.EXEC_SUBR~q\)) # (\control|state.EXEC_ORR~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_ORR~q\,
	datab => \control|ALT_INV_state.EXEC_SUBR~q\,
	datac => \control|ALT_INV_state.EXEC_MAX~q\,
	datad => \control|ALT_INV_state.EXEC_SZ~q\,
	dataf => \control|ALT_INV_state.EXEC_SUBVR~q\,
	combout => \control|WideOr26~combout\);

-- Location: LABCELL_X51_Y16_N45
\control|alu_op[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_op\(0) = ( \control|WideOr26~combout\ & ( (\control|alu_op\(0)) # (\control|Selector61~0_combout\) ) ) # ( !\control|WideOr26~combout\ & ( (!\control|Selector61~0_combout\ & \control|alu_op\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector61~0_combout\,
	datad => \control|ALT_INV_alu_op\(0),
	dataf => \control|ALT_INV_WideOr26~combout\,
	combout => \control|alu_op\(0));

-- Location: LABCELL_X50_Y19_N48
\control|Selector75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector75~0_combout\ = ( \reset~input_o\ & ( \control|state.DECODE~q\ ) ) # ( !\reset~input_o\ & ( \control|state.DECODE~q\ & ( (!\control|Equal0~0_combout\ & (((\control|Selector32~0_combout\)) # (\control|state.WRITE_BACK~q\))) # 
-- (\control|Equal0~0_combout\ & (((!\control|Mux0~0_combout\)))) ) ) ) # ( \reset~input_o\ & ( !\control|state.DECODE~q\ ) ) # ( !\reset~input_o\ & ( !\control|state.DECODE~q\ & ( (!\control|state.WRITE_BACK~q\ & (!\control|Equal0~0_combout\ & 
-- ((\control|Selector32~0_combout\)))) # (\control|state.WRITE_BACK~q\ & ((!\control|Equal0~0_combout\) # ((!\control|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010011011100111111111111111101110100111111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.WRITE_BACK~q\,
	datab => \control|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_Mux0~0_combout\,
	datad => \control|ALT_INV_Selector32~0_combout\,
	datae => \ALT_INV_reset~input_o\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector75~0_combout\);

-- Location: LABCELL_X50_Y19_N27
\control|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux18~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(29)))) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29)))) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28)) # (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27))))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) $ 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29))))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28) $ 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000111000010000010000001000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	combout => \control|Mux18~0_combout\);

-- Location: LABCELL_X51_Y19_N36
\control|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector2~0_combout\ = ( \control|Selector37~0_combout\ & ( \control|state.DECODE~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (\control|Mux18~0_combout\ & (\control|state.WRITE_BACK~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (((\control|Mux18~0_combout\ & \control|state.WRITE_BACK~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24)))) ) ) ) # ( !\control|Selector37~0_combout\ & ( 
-- \control|state.DECODE~q\ & ( (\control|Mux18~0_combout\ & \control|state.WRITE_BACK~q\) ) ) ) # ( \control|Selector37~0_combout\ & ( !\control|state.DECODE~q\ & ( (\control|Mux18~0_combout\ & \control|state.WRITE_BACK~q\) ) ) ) # ( 
-- !\control|Selector37~0_combout\ & ( !\control|state.DECODE~q\ & ( (\control|Mux18~0_combout\ & \control|state.WRITE_BACK~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datab => \control|ALT_INV_Mux18~0_combout\,
	datac => \control|ALT_INV_state.WRITE_BACK~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datae => \control|ALT_INV_Selector37~0_combout\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector2~0_combout\);

-- Location: LABCELL_X51_Y19_N21
\control|wr_data_sel[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|wr_data_sel\(1) = ( \control|Selector2~0_combout\ & ( (\control|wr_data_sel\(1)) # (\control|Selector75~0_combout\) ) ) # ( !\control|Selector2~0_combout\ & ( (!\control|Selector75~0_combout\ & \control|wr_data_sel\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector75~0_combout\,
	datad => \control|ALT_INV_wr_data_sel\(1),
	dataf => \control|ALT_INV_Selector2~0_combout\,
	combout => \control|wr_data_sel\(1));

-- Location: LABCELL_X51_Y19_N3
\control|mar_sel[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|mar_sel[0]~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) & ( \control|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_Equal0~0_combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	combout => \control|mar_sel[0]~2_combout\);

-- Location: LABCELL_X51_Y17_N30
\control|Selector77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector77~0_combout\ = ( \control|state.DECODE~q\ & ( \control|state.FETCH1~q\ & ( (!\control|state.EXEC_SSVOP~q\ & !\control|state.EXEC_LER~q\) ) ) ) # ( !\control|state.DECODE~q\ & ( \control|state.FETCH1~q\ & ( (!\control|state.EXEC_SSVOP~q\ 
-- & (!\control|state.EXEC_LER~q\ & ((\control|state.EXEC_STR~q\) # (\control|state.EXEC_STRPC~q\)))) ) ) ) # ( \control|state.DECODE~q\ & ( !\control|state.FETCH1~q\ & ( (!\control|state.EXEC_SSVOP~q\ & !\control|state.EXEC_LER~q\) ) ) ) # ( 
-- !\control|state.DECODE~q\ & ( !\control|state.FETCH1~q\ & ( (!\control|state.EXEC_SSVOP~q\ & !\control|state.EXEC_LER~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000001001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_STRPC~q\,
	datab => \control|ALT_INV_state.EXEC_SSVOP~q\,
	datac => \control|ALT_INV_state.EXEC_STR~q\,
	datad => \control|ALT_INV_state.EXEC_LER~q\,
	datae => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_state.FETCH1~q\,
	combout => \control|Selector77~0_combout\);

-- Location: LABCELL_X51_Y17_N6
\control|Selector77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector77~1_combout\ = ( \control|mar_sel[0]~2_combout\ & ( \control|Selector77~0_combout\ & ( (!\control|Mux0~0_combout\) # ((!\control|state.EXEC_STR~q\) # (\reset~input_o\)) ) ) ) # ( !\control|mar_sel[0]~2_combout\ & ( 
-- \control|Selector77~0_combout\ & ( ((!\control|state.DECODE~q\ & ((!\control|Mux0~0_combout\) # (!\control|state.EXEC_STR~q\)))) # (\reset~input_o\) ) ) ) # ( \control|mar_sel[0]~2_combout\ & ( !\control|Selector77~0_combout\ & ( \reset~input_o\ ) ) ) # ( 
-- !\control|mar_sel[0]~2_combout\ & ( !\control|Selector77~0_combout\ & ( \reset~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101000111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.DECODE~q\,
	datab => \control|ALT_INV_Mux0~0_combout\,
	datac => \control|ALT_INV_state.EXEC_STR~q\,
	datad => \ALT_INV_reset~input_o\,
	datae => \control|ALT_INV_mar_sel[0]~2_combout\,
	dataf => \control|ALT_INV_Selector77~0_combout\,
	combout => \control|Selector77~1_combout\);

-- Location: LABCELL_X51_Y19_N18
\control|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector16~0_combout\ = ( \control|Equal0~0_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & ((\control|state.EXEC_STR~q\) # 
-- (\control|state.DECODE~q\)))) ) ) # ( !\control|Equal0~0_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & \control|state.EXEC_STR~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.DECODE~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	datad => \control|ALT_INV_state.EXEC_STR~q\,
	dataf => \control|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector16~0_combout\);

-- Location: LABCELL_X51_Y19_N33
\control|mar_sel[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|mar_sel\(0) = ( \control|Selector16~0_combout\ & ( (\control|Selector77~1_combout\) # (\control|mar_sel\(0)) ) ) # ( !\control|Selector16~0_combout\ & ( (\control|mar_sel\(0) & !\control|Selector77~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_mar_sel\(0),
	datad => \control|ALT_INV_Selector77~1_combout\,
	dataf => \control|ALT_INV_Selector16~0_combout\,
	combout => \control|mar_sel\(0));

-- Location: LABCELL_X51_Y19_N24
\control|mar_sel[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|mar_sel\(1) = ( \control|state.EXEC_STRPC~q\ & ( (\control|Selector77~1_combout\) # (\control|mar_sel\(1)) ) ) # ( !\control|state.EXEC_STRPC~q\ & ( (\control|mar_sel\(1) & !\control|Selector77~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_mar_sel\(1),
	datad => \control|ALT_INV_Selector77~1_combout\,
	dataf => \control|ALT_INV_state.EXEC_STRPC~q\,
	combout => \control|mar_sel\(1));

-- Location: LABCELL_X51_Y19_N9
\datapath_inst|memory_address_register_inst|mar_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ = (!\control|mar_sel\(0) & !\control|mar_sel\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_mar_sel\(0),
	datac => \control|ALT_INV_mar_sel\(1),
	combout => \datapath_inst|memory_address_register_inst|mar_out~0_combout\);

-- Location: FF_X47_Y23_N50
\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20));

-- Location: FF_X47_Y23_N44
\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\);

-- Location: FF_X52_Y22_N16
\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y19_N18
\control|Selector74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector74~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(29) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(29),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	combout => \control|Selector74~0_combout\);

-- Location: LABCELL_X50_Y19_N45
\control|Selector74~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector74~1_combout\ = ( \control|state.DECODE~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & \control|Selector74~0_combout\) ) ) # ( !\control|state.DECODE~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(27) & (\control|Selector74~0_combout\ & \control|state.WRITE_BACK~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(27),
	datac => \control|ALT_INV_Selector74~0_combout\,
	datad => \control|ALT_INV_state.WRITE_BACK~q\,
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector74~1_combout\);

-- Location: LABCELL_X50_Y19_N3
\control|wr_data_sel[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|wr_data_sel\(0) = ( \control|Selector74~1_combout\ & ( (\control|wr_data_sel\(0)) # (\control|Selector75~0_combout\) ) ) # ( !\control|Selector74~1_combout\ & ( (!\control|Selector75~0_combout\ & \control|wr_data_sel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector75~0_combout\,
	datad => \control|ALT_INV_wr_data_sel\(0),
	dataf => \control|ALT_INV_Selector74~1_combout\,
	combout => \control|wr_data_sel\(0));

-- Location: LABCELL_X53_Y21_N12
\datapath_inst|reg_file_data_in|Mux4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~18_combout\ = (\control|wr_data_sel\(0) & !\control|wr_data_sel\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \control|ALT_INV_wr_data_sel\(1),
	combout => \datapath_inst|reg_file_data_in|Mux4~18_combout\);

-- Location: FF_X52_Y22_N49
\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\);

-- Location: FF_X52_Y22_N40
\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(14));

-- Location: LABCELL_X50_Y17_N18
\control|Selector57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector57~0_combout\ = ( !\control|state.EXEC_PRESENT~q\ & ( ((!\control|WideOr0~combout\ & (((!\control|state.FETCH1~q\) # (\control|state.EXEC_STRPC~q\)) # (\control|state.EXEC_JMP~q\)))) # (\reset~input_o\) ) ) # ( 
-- \control|state.EXEC_PRESENT~q\ & ( (((!\control|WideOr0~combout\ & (\datapath_inst|ALU_inst|z_flag~q\))) # (\reset~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011111111000011001111111101001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_JMP~q\,
	datab => \control|ALT_INV_WideOr0~combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_z_flag~q\,
	datad => \ALT_INV_reset~input_o\,
	datae => \control|ALT_INV_state.EXEC_PRESENT~q\,
	dataf => \control|ALT_INV_state.FETCH1~q\,
	datag => \control|ALT_INV_state.EXEC_STRPC~q\,
	combout => \control|Selector57~0_combout\);

-- Location: LABCELL_X51_Y19_N30
\control|pc_sel[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|pc_sel\(1) = ( \control|Selector57~0_combout\ & ( !\control|state.FETCH1~q\ ) ) # ( !\control|Selector57~0_combout\ & ( \control|pc_sel\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_pc_sel\(1),
	datad => \control|ALT_INV_state.FETCH1~q\,
	dataf => \control|ALT_INV_Selector57~0_combout\,
	combout => \control|pc_sel\(1));

-- Location: LABCELL_X51_Y19_N27
\datapath_inst|memory_address_register_inst|mar_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~1_combout\ = (!\control|mar_sel\(1) & (\control|mar_sel\(0))) # (\control|mar_sel\(1) & ((!\control|pc_sel\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110001011100010111000101110001011100010111000101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_mar_sel\(0),
	datab => \control|ALT_INV_pc_sel\(1),
	datac => \control|ALT_INV_mar_sel\(1),
	combout => \datapath_inst|memory_address_register_inst|mar_out~1_combout\);

-- Location: MLABCELL_X47_Y23_N51
\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~feeder_combout\ = ( \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22\,
	combout => \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~feeder_combout\);

-- Location: FF_X47_Y23_N52
\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\);

-- Location: FF_X48_Y22_N1
\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\);

-- Location: FF_X50_Y20_N25
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|memory_address_register_inst|mar_out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y20_N18
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out\(15) & ( !\datapath_inst|memory_address_register_inst|mar_out\(13) & ( 
-- !\datapath_inst|memory_address_register_inst|mar_out\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: FF_X52_Y22_N41
\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y18_N39
\control|data_mem_wr_data_sel~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|data_mem_wr_data_sel~1_combout\ = ( \control|Equal1~0_combout\ & ( !\control|Mux0~0_combout\ & ( \control|state.DECODE~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.DECODE~q\,
	datae => \control|ALT_INV_Equal1~0_combout\,
	dataf => \control|ALT_INV_Mux0~0_combout\,
	combout => \control|data_mem_wr_data_sel~1_combout\);

-- Location: LABCELL_X51_Y26_N45
\control|data_mem_wr_data_sel\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|data_mem_wr_data_sel~combout\ = ( \control|data_mem_wr_data_sel~combout\ & ( \control|data_mem_wr_data_sel~1_combout\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) ) ) ) # ( !\control|data_mem_wr_data_sel~combout\ & ( 
-- \control|data_mem_wr_data_sel~1_combout\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) ) ) ) # ( \control|data_mem_wr_data_sel~combout\ & ( !\control|data_mem_wr_data_sel~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datae => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	dataf => \control|ALT_INV_data_mem_wr_data_sel~1_combout\,
	combout => \control|data_mem_wr_data_sel~combout\);

-- Location: LABCELL_X50_Y26_N30
\datapath_inst|mux_data_mem_data_write|result[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\ = ( \datapath_inst|register_file_inst|Mux1~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\ ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux1~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\ ) ) ) # ( \datapath_inst|register_file_inst|Mux1~4_combout\ & ( 
-- !\control|data_mem_wr_data_sel~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[14]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\,
	dataf => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[14]~12_combout\);

-- Location: FF_X47_Y23_N49
\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y17_N0
\control|Selector67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector67~0_combout\ = ( !\control|state.EXEC_LER~q\ & ( (!\control|state.EXEC_SSVOP~q\ & (((!\control|state.FETCH1~q\) # (\control|state.MEM_ACCESS~q\)) # (\control|state.EXEC_STRPC~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011110000110100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_STRPC~q\,
	datab => \control|ALT_INV_state.FETCH1~q\,
	datac => \control|ALT_INV_state.EXEC_SSVOP~q\,
	datad => \control|ALT_INV_state.MEM_ACCESS~q\,
	dataf => \control|ALT_INV_state.EXEC_LER~q\,
	combout => \control|Selector67~0_combout\);

-- Location: LABCELL_X50_Y19_N30
\control|Selector67~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector67~1_combout\ = ( \control|Selector67~0_combout\ & ( (!\control|state.MEM_ACCESS~q\) # (((\control|Selector53~0_combout\ & \control|Selector53~1_combout\)) # (\reset~input_o\)) ) ) # ( !\control|Selector67~0_combout\ & ( \reset~input_o\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110001111111111111000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector53~0_combout\,
	datab => \control|ALT_INV_Selector53~1_combout\,
	datac => \control|ALT_INV_state.MEM_ACCESS~q\,
	datad => \ALT_INV_reset~input_o\,
	dataf => \control|ALT_INV_Selector67~0_combout\,
	combout => \control|Selector67~1_combout\);

-- Location: LABCELL_X50_Y19_N15
\control|Selector66~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector66~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(28))) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(25) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(26) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(24) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010110100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(26),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(24),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(28),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(25),
	combout => \control|Selector66~0_combout\);

-- Location: MLABCELL_X47_Y18_N57
\control|Selector66~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector66~1_combout\ = ( \control|state.MEM_ACCESS~q\ & ( ((\control|Selector53~1_combout\ & \control|Selector66~0_combout\)) # (\control|state.EXEC_STRPC~q\) ) ) # ( !\control|state.MEM_ACCESS~q\ & ( \control|state.EXEC_STRPC~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector53~1_combout\,
	datab => \control|ALT_INV_Selector66~0_combout\,
	datac => \control|ALT_INV_state.EXEC_STRPC~q\,
	dataf => \control|ALT_INV_state.MEM_ACCESS~q\,
	combout => \control|Selector66~1_combout\);

-- Location: MLABCELL_X47_Y18_N51
\control|mem_write\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|mem_write~combout\ = ( \control|Selector67~1_combout\ & ( \control|Selector66~1_combout\ ) ) # ( !\control|Selector67~1_combout\ & ( \control|Selector66~1_combout\ & ( \control|mem_write~combout\ ) ) ) # ( !\control|Selector67~1_combout\ & ( 
-- !\control|Selector66~1_combout\ & ( \control|mem_write~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_mem_write~combout\,
	datae => \control|ALT_INV_Selector67~1_combout\,
	dataf => \control|ALT_INV_Selector66~1_combout\,
	combout => \control|mem_write~combout\);

-- Location: MLABCELL_X47_Y18_N15
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = ( \control|mem_write~combout\ & ( (!\datapath_inst|memory_address_register_inst|mar_out\(14) & (!\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- !\datapath_inst|memory_address_register_inst|mar_out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: MLABCELL_X47_Y18_N12
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\ = ( !\datapath_inst|memory_address_register_inst|mar_out\(14) & ( (!\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- !\datapath_inst|memory_address_register_inst|mar_out\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\);

-- Location: FF_X51_Y23_N8
\datapath_inst|instruction_register_inst|ir_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(0));

-- Location: LABCELL_X42_Y28_N30
\datapath_inst|mux_data_mem_data_write|result[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\ = ( \datapath_inst|register_file_inst|Mux15~4_combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) ) ) # ( !\datapath_inst|register_file_inst|Mux15~4_combout\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & ( \control|data_mem_wr_data_sel~combout\ ) ) ) # ( \datapath_inst|register_file_inst|Mux15~4_combout\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & ( 
-- !\control|data_mem_wr_data_sel~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(0),
	combout => \datapath_inst|mux_data_mem_data_write|result[0]~6_combout\);

-- Location: FF_X47_Y23_N26
\datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y19_N21
\datapath_inst|memory_address_register_inst|mar_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~8_combout\ = ( \datapath_inst|register_file_inst|Mux14~4_combout\ & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux14~4_combout\ & ( 
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux14~4_combout\ & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|Mux14~4_combout\ & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( 
-- (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[1]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~8_combout\);

-- Location: LABCELL_X48_Y18_N24
\control|mar_reset\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|mar_reset~combout\ = ( \control|mar_reset~combout\ & ( !\control|comb~1_combout\ ) ) # ( !\control|mar_reset~combout\ & ( (!\control|comb~1_combout\ & \control|state.EXEC_SRES~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_comb~1_combout\,
	datac => \control|ALT_INV_state.EXEC_SRES~q\,
	dataf => \control|ALT_INV_mar_reset~combout\,
	combout => \control|mar_reset~combout\);

-- Location: LABCELL_X51_Y19_N6
\datapath_inst|memory_address_register_inst|mar_out[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\ = ( \control|mar_sel\(1) & ( (\control|mar_sel\(0)) # (\control|mar_reset~combout\) ) ) # ( !\control|mar_sel\(1) & ( \control|mar_reset~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_mar_reset~combout\,
	datac => \control|ALT_INV_mar_sel\(0),
	dataf => \control|ALT_INV_mar_sel\(1),
	combout => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\);

-- Location: LABCELL_X51_Y17_N42
\control|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector14~0_combout\ = ( \control|state.DECODE~q\ & ( !\control|WideOr0~combout\ ) ) # ( !\control|state.DECODE~q\ & ( !\control|WideOr0~combout\ & ( (((!\control|state.FETCH1~q\) # (\control|state.EXEC_STRPC~q\)) # (\control|state.FETCH2~q\)) # 
-- (\control|state.EXEC_STR~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_STR~q\,
	datab => \control|ALT_INV_state.FETCH2~q\,
	datac => \control|ALT_INV_state.EXEC_STRPC~q\,
	datad => \control|ALT_INV_state.FETCH1~q\,
	datae => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_WideOr0~combout\,
	combout => \control|Selector14~0_combout\);

-- Location: LABCELL_X51_Y17_N9
\control|Selector14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector14~1_combout\ = ( \control|mar_sel[0]~2_combout\ & ( \control|Selector14~0_combout\ & ( (!\control|Mux0~0_combout\) # ((!\control|state.EXEC_STR~q\) # (\reset~input_o\)) ) ) ) # ( !\control|mar_sel[0]~2_combout\ & ( 
-- \control|Selector14~0_combout\ & ( ((!\control|state.DECODE~q\ & ((!\control|Mux0~0_combout\) # (!\control|state.EXEC_STR~q\)))) # (\reset~input_o\) ) ) ) # ( \control|mar_sel[0]~2_combout\ & ( !\control|Selector14~0_combout\ & ( \reset~input_o\ ) ) ) # ( 
-- !\control|mar_sel[0]~2_combout\ & ( !\control|Selector14~0_combout\ & ( \reset~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111100011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.DECODE~q\,
	datab => \control|ALT_INV_Mux0~0_combout\,
	datac => \ALT_INV_reset~input_o\,
	datad => \control|ALT_INV_state.EXEC_STR~q\,
	datae => \control|ALT_INV_mar_sel[0]~2_combout\,
	dataf => \control|ALT_INV_Selector14~0_combout\,
	combout => \control|Selector14~1_combout\);

-- Location: LABCELL_X51_Y19_N42
\control|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector3~0_combout\ = ( !\control|state.EXEC_STR~q\ & ( (!\control|state.FETCH1~q\) # (((\control|Equal0~0_combout\ & (\control|state.DECODE~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(31)))) # (\control|state.EXEC_STRPC~q\)) ) 
-- ) # ( \control|state.EXEC_STR~q\ & ( (!\control|state.FETCH1~q\) # ((((\control|state.EXEC_STRPC~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101011101011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.FETCH1~q\,
	datab => \control|ALT_INV_Equal0~0_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datae => \control|ALT_INV_state.EXEC_STR~q\,
	dataf => \control|ALT_INV_state.EXEC_STRPC~q\,
	datag => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector3~0_combout\);

-- Location: LABCELL_X51_Y19_N48
\control|mar_ld\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|mar_ld~combout\ = ( \control|Selector3~0_combout\ & ( (\control|Selector14~1_combout\) # (\control|mar_ld~combout\) ) ) # ( !\control|Selector3~0_combout\ & ( (\control|mar_ld~combout\ & !\control|Selector14~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_mar_ld~combout\,
	datad => \control|ALT_INV_Selector14~1_combout\,
	dataf => \control|ALT_INV_Selector3~0_combout\,
	combout => \control|mar_ld~combout\);

-- Location: LABCELL_X51_Y19_N15
\datapath_inst|memory_address_register_inst|mar_out[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\ = ( \control|mar_ld~combout\ ) # ( !\control|mar_ld~combout\ & ( \control|mar_reset~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_mar_reset~combout\,
	dataf => \control|ALT_INV_mar_ld~combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\);

-- Location: FF_X52_Y19_N23
\datapath_inst|memory_address_register_inst|mar_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~8_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(1));

-- Location: FF_X51_Y23_N26
\datapath_inst|instruction_register_inst|ir_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2));

-- Location: LABCELL_X46_Y20_N12
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = ( \datapath_inst|memory_address_register_inst|mar_out\(15) & ( \control|mem_write~combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out\(14) & 
-- !\datapath_inst|memory_address_register_inst|mar_out\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LABCELL_X50_Y20_N48
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out\(14) & ( (!\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: MLABCELL_X52_Y26_N27
\datapath_inst|mux_data_mem_data_write|result[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2) & ( (\datapath_inst|register_file_inst|Mux13~4_combout\) # (\control|data_mem_wr_data_sel~combout\) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(2) & ( (!\control|data_mem_wr_data_sel~combout\ & \datapath_inst|register_file_inst|Mux13~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(2),
	combout => \datapath_inst|mux_data_mem_data_write|result[2]~10_combout\);

-- Location: FF_X50_Y22_N11
\datapath_inst|instruction_register_inst|ir_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(3));

-- Location: LABCELL_X51_Y26_N48
\datapath_inst|mux_data_mem_data_write|result[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(3) & ( (\datapath_inst|register_file_inst|Mux12~4_combout\) # (\control|data_mem_wr_data_sel~combout\) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3) & ( (!\control|data_mem_wr_data_sel~combout\ & \datapath_inst|register_file_inst|Mux12~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(3),
	combout => \datapath_inst|mux_data_mem_data_write|result[3]~11_combout\);

-- Location: FF_X51_Y23_N13
\datapath_inst|instruction_register_inst|ir_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(4));

-- Location: MLABCELL_X47_Y18_N21
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = ( \control|mem_write~combout\ & ( (!\datapath_inst|memory_address_register_inst|mar_out\(14) & (\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LABCELL_X46_Y20_N21
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out\(15) & ( \datapath_inst|memory_address_register_inst|mar_out\(13) & ( 
-- !\datapath_inst|memory_address_register_inst|mar_out\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: LABCELL_X51_Y26_N54
\datapath_inst|mux_data_mem_data_write|result[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(4) & ( \datapath_inst|register_file_inst|Mux11~4_combout\ ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(4) & ( 
-- \datapath_inst|register_file_inst|Mux11~4_combout\ & ( !\control|data_mem_wr_data_sel~combout\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(4) & ( !\datapath_inst|register_file_inst|Mux11~4_combout\ & ( 
-- \control|data_mem_wr_data_sel~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(4),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[4]~14_combout\);

-- Location: FF_X51_Y23_N1
\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5));

-- Location: FF_X50_Y20_N26
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|memory_address_register_inst|mar_out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X40_Y17_N0
\datapath_inst|mux_data_mem_data_write|result[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\ = ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux10~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5) ) ) ) # ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( 
-- !\control|data_mem_wr_data_sel~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(5),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\,
	dataf => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[5]~15_combout\);

-- Location: FF_X51_Y23_N20
\datapath_inst|instruction_register_inst|ir_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6));

-- Location: LABCELL_X51_Y26_N36
\datapath_inst|mux_data_mem_data_write|result[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\ = ( \datapath_inst|register_file_inst|Mux9~4_combout\ & ( (!\control|data_mem_wr_data_sel~combout\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux9~4_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6) & \control|data_mem_wr_data_sel~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(6),
	datac => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[6]~2_combout\);

-- Location: FF_X51_Y23_N17
\datapath_inst|instruction_register_inst|ir_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(7));

-- Location: LABCELL_X51_Y26_N6
\datapath_inst|mux_data_mem_data_write|result[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\ = ( \datapath_inst|register_file_inst|Mux8~4_combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) ) ) # ( !\datapath_inst|register_file_inst|Mux8~4_combout\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & ( \control|data_mem_wr_data_sel~combout\ ) ) ) # ( \datapath_inst|register_file_inst|Mux8~4_combout\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & ( 
-- !\control|data_mem_wr_data_sel~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(7),
	combout => \datapath_inst|mux_data_mem_data_write|result[7]~3_combout\);

-- Location: FF_X50_Y22_N16
\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(8));

-- Location: MLABCELL_X52_Y25_N6
\datapath_inst|mux_data_mem_data_write|result[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\ = ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(8) ) ) # ( !\control|data_mem_wr_data_sel~combout\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(8) & ( \datapath_inst|register_file_inst|Mux7~4_combout\ ) ) ) # ( !\control|data_mem_wr_data_sel~combout\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(8) & ( 
-- \datapath_inst|register_file_inst|Mux7~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\,
	datae => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(8),
	combout => \datapath_inst|mux_data_mem_data_write|result[8]~1_combout\);

-- Location: FF_X51_Y19_N59
\datapath_inst|instruction_register_inst|ir_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(9));

-- Location: LABCELL_X50_Y26_N51
\datapath_inst|mux_data_mem_data_write|result[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(9) & ( \control|data_mem_wr_data_sel~combout\ ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(9) & ( 
-- !\control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|register_file_inst|Mux6~4_combout\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9) & ( !\control|data_mem_wr_data_sel~combout\ & ( 
-- \datapath_inst|register_file_inst|Mux6~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(9),
	dataf => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[9]~0_combout\);

-- Location: FF_X52_Y22_N47
\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\);

-- Location: FF_X52_Y22_N46
\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(10));

-- Location: MLABCELL_X52_Y20_N18
\datapath_inst|mux_data_mem_data_write|result[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\ = ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(10) ) ) # ( !\control|data_mem_wr_data_sel~combout\ & ( 
-- \datapath_inst|register_file_inst|Mux5~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(10),
	dataf => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[10]~4_combout\);

-- Location: FF_X50_Y19_N37
\datapath_inst|instruction_register_inst|ir_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11));

-- Location: FF_X47_Y23_N43
\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21));

-- Location: LABCELL_X50_Y20_N51
\datapath_inst|mux_data_mem_data_write|result[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & ( (\datapath_inst|register_file_inst|Mux4~4_combout\) # (\control|data_mem_wr_data_sel~combout\) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & ( (!\control|data_mem_wr_data_sel~combout\ & \datapath_inst|register_file_inst|Mux4~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(11),
	combout => \datapath_inst|mux_data_mem_data_write|result[11]~5_combout\);

-- Location: FF_X52_Y22_N35
\datapath_inst|instruction_register_inst|ir_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(12));

-- Location: LABCELL_X51_Y26_N15
\datapath_inst|mux_data_mem_data_write|result[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(12) & ( \datapath_inst|register_file_inst|Mux3~4_combout\ ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12) & ( 
-- \datapath_inst|register_file_inst|Mux3~4_combout\ & ( !\control|data_mem_wr_data_sel~combout\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(12) & ( !\datapath_inst|register_file_inst|Mux3~4_combout\ & ( 
-- \control|data_mem_wr_data_sel~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(12),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[12]~8_combout\);

-- Location: M10K_X58_Y26_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y18_N33
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = ( \control|mem_write~combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out\(14) & (\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LABCELL_X48_Y19_N51
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out\(15) & ( (\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: M10K_X69_Y20_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LABCELL_X56_Y20_N15
\datapath_inst|reg_file_data_in|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux3~4_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\))))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\))))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux3~4_combout\);

-- Location: MLABCELL_X47_Y18_N42
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = ( !\datapath_inst|memory_address_register_inst|mar_out\(15) & ( \control|mem_write~combout\ & ( (!\datapath_inst|memory_address_register_inst|mar_out\(14) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LABCELL_X48_Y19_N45
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = ( !\datapath_inst|memory_address_register_inst|mar_out\(15) & ( !\datapath_inst|memory_address_register_inst|mar_out\(14) & ( 
-- \datapath_inst|memory_address_register_inst|mar_out\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M10K_X69_Y15_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y18_N24
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = ( !\datapath_inst|memory_address_register_inst|mar_out\(15) & ( \control|mem_write~combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out\(14) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: LABCELL_X48_Y19_N9
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = ( !\datapath_inst|memory_address_register_inst|mar_out\(15) & ( (\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M10K_X69_Y19_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y18_N36
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = ( \control|mem_write~combout\ & ( (!\datapath_inst|memory_address_register_inst|mar_out\(15) & (\datapath_inst|memory_address_register_inst|mar_out\(14) & 
-- !\datapath_inst|memory_address_register_inst|mar_out\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LABCELL_X48_Y19_N39
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = ( !\datapath_inst|memory_address_register_inst|mar_out\(15) & ( (!\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- \datapath_inst|memory_address_register_inst|mar_out\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000000100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M10K_X69_Y27_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y21_N6
\datapath_inst|reg_file_data_in|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux3~3_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\))))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\))))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux3~3_combout\);

-- Location: LABCELL_X51_Y16_N27
\control|alu_op~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_op~0_combout\ = ( !\control|state.EXEC_ANDR~q\ & ( !\control|state.EXEC_ORR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.EXEC_ORR~q\,
	dataf => \control|ALT_INV_state.EXEC_ANDR~q\,
	combout => \control|alu_op~0_combout\);

-- Location: MLABCELL_X52_Y16_N0
\control|alu_op[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_op\(1) = ( \control|alu_op\(1) & ( \control|alu_op~0_combout\ & ( !\control|Selector61~0_combout\ ) ) ) # ( \control|alu_op\(1) & ( !\control|alu_op~0_combout\ ) ) # ( !\control|alu_op\(1) & ( !\control|alu_op~0_combout\ & ( 
-- \control|Selector61~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_Selector61~0_combout\,
	datae => \control|ALT_INV_alu_op\(1),
	dataf => \control|ALT_INV_alu_op~0_combout\,
	combout => \control|alu_op\(1));

-- Location: LABCELL_X51_Y20_N51
\control|alu_op[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_op\(2) = ( \control|Selector61~0_combout\ & ( \control|state.EXEC_MAX~q\ ) ) # ( !\control|Selector61~0_combout\ & ( \control|state.EXEC_MAX~q\ & ( \control|alu_op\(2) ) ) ) # ( !\control|Selector61~0_combout\ & ( !\control|state.EXEC_MAX~q\ 
-- & ( \control|alu_op\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_alu_op\(2),
	datae => \control|ALT_INV_Selector61~0_combout\,
	dataf => \control|ALT_INV_state.EXEC_MAX~q\,
	combout => \control|alu_op\(2));

-- Location: LABCELL_X50_Y22_N51
\datapath_inst|reg_file_data_in|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~0_combout\ = ( !\control|wr_data_sel\(0) & ( (!\control|alu_op\(1) & (\control|alu_op\(2) & \control|alu_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(1),
	datab => \control|ALT_INV_alu_op\(2),
	datac => \control|ALT_INV_alu_op\(0),
	dataf => \control|ALT_INV_wr_data_sel\(0),
	combout => \datapath_inst|reg_file_data_in|Mux4~0_combout\);

-- Location: LABCELL_X48_Y23_N33
\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~feeder_combout\ = ( \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\,
	combout => \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~feeder_combout\);

-- Location: FF_X48_Y23_N35
\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\);

-- Location: LABCELL_X48_Y19_N30
\control|rf_reset\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|rf_reset~combout\ = ( !\control|comb~1_combout\ & ( \control|rf_reset~combout\ ) ) # ( !\control|comb~1_combout\ & ( !\control|rf_reset~combout\ & ( \control|state.EXEC_SRES~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.EXEC_SRES~q\,
	datae => \control|ALT_INV_comb~1_combout\,
	dataf => \control|ALT_INV_rf_reset~combout\,
	combout => \control|rf_reset~combout\);

-- Location: MLABCELL_X52_Y16_N6
\control|rf_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|rf_wr~0_combout\ = ( !\control|state.EXEC_MAX~q\ & ( !\control|state.WRITE_BACK~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.WRITE_BACK~q\,
	dataf => \control|ALT_INV_state.EXEC_MAX~q\,
	combout => \control|rf_wr~0_combout\);

-- Location: MLABCELL_X52_Y17_N51
\control|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector13~0_combout\ = ( \control|state.EXEC_SSVOP~q\ & ( \control|state.EXEC_LER~q\ & ( \reset~input_o\ ) ) ) # ( !\control|state.EXEC_SSVOP~q\ & ( \control|state.EXEC_LER~q\ & ( \reset~input_o\ ) ) ) # ( \control|state.EXEC_SSVOP~q\ & ( 
-- !\control|state.EXEC_LER~q\ & ( \reset~input_o\ ) ) ) # ( !\control|state.EXEC_SSVOP~q\ & ( !\control|state.EXEC_LER~q\ & ( (((!\control|state.FETCH1~q\) # (\control|state.WRITE_BACK~q\)) # (\reset~input_o\)) # (\control|state.EXEC_MAX~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_MAX~q\,
	datab => \ALT_INV_reset~input_o\,
	datac => \control|ALT_INV_state.FETCH1~q\,
	datad => \control|ALT_INV_state.WRITE_BACK~q\,
	datae => \control|ALT_INV_state.EXEC_SSVOP~q\,
	dataf => \control|ALT_INV_state.EXEC_LER~q\,
	combout => \control|Selector13~0_combout\);

-- Location: MLABCELL_X52_Y17_N54
\control|rf_wr\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|rf_wr~combout\ = ( \control|rf_wr~combout\ & ( \control|Selector13~0_combout\ & ( !\control|rf_wr~0_combout\ ) ) ) # ( !\control|rf_wr~combout\ & ( \control|Selector13~0_combout\ & ( !\control|rf_wr~0_combout\ ) ) ) # ( \control|rf_wr~combout\ & 
-- ( !\control|Selector13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_rf_wr~0_combout\,
	datae => \control|ALT_INV_rf_wr~combout\,
	dataf => \control|ALT_INV_Selector13~0_combout\,
	combout => \control|rf_wr~combout\);

-- Location: MLABCELL_X47_Y22_N30
\datapath_inst|register_file_inst|regs[14][0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[14][0]~11_combout\ = ( \control|rf_wr~combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datae => \control|ALT_INV_rf_wr~combout\,
	combout => \datapath_inst|register_file_inst|regs[14][0]~11_combout\);

-- Location: FF_X48_Y23_N44
\datapath_inst|register_file_inst|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][1]~q\);

-- Location: LABCELL_X48_Y23_N54
\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~feeder_combout\ = ( \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18\,
	combout => \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~feeder_combout\);

-- Location: FF_X48_Y23_N55
\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y23_N45
\datapath_inst|register_file_inst|regs[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[2][1]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux14~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[2][1]~feeder_combout\);

-- Location: LABCELL_X48_Y21_N33
\datapath_inst|register_file_inst|regs[2][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[2][0]~8_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\control|rf_wr~combout\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_rf_wr~combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|regs[2][0]~8_combout\);

-- Location: FF_X46_Y23_N47
\datapath_inst|register_file_inst|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[2][1]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][1]~q\);

-- Location: FF_X48_Y22_N2
\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23));

-- Location: FF_X47_Y23_N53
\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22));

-- Location: LABCELL_X45_Y23_N30
\datapath_inst|register_file_inst|regs[10][0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[10][0]~10_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( (\control|rf_wr~combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_rf_wr~combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[10][0]~10_combout\);

-- Location: FF_X48_Y21_N56
\datapath_inst|register_file_inst|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][1]~q\);

-- Location: LABCELL_X48_Y21_N0
\datapath_inst|register_file_inst|regs[6][0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[6][0]~9_combout\ = ( \control|rf_wr~combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \control|ALT_INV_rf_wr~combout\,
	combout => \datapath_inst|register_file_inst|regs[6][0]~9_combout\);

-- Location: FF_X48_Y21_N49
\datapath_inst|register_file_inst|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][1]~q\);

-- Location: LABCELL_X48_Y23_N3
\datapath_inst|register_file_inst|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux30~2_combout\ = ( \datapath_inst|register_file_inst|regs[10][1]~q\ & ( \datapath_inst|register_file_inst|regs[6][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[2][1]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[14][1]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[10][1]~q\ & ( \datapath_inst|register_file_inst|regs[6][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[2][1]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][1]~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[10][1]~q\ & ( !\datapath_inst|register_file_inst|regs[6][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[2][1]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[14][1]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[10][1]~q\ & ( !\datapath_inst|register_file_inst|regs[6][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[2][1]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][1]~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][1]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[2][1]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[10][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[6][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux30~2_combout\);

-- Location: MLABCELL_X47_Y23_N30
\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~feeder_combout\ = ( \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	combout => \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~feeder_combout\);

-- Location: FF_X47_Y23_N32
\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17));

-- Location: MLABCELL_X47_Y22_N51
\datapath_inst|register_file_inst|regs[13][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[13][0]~7_combout\ = ( \control|rf_wr~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datae => \control|ALT_INV_rf_wr~combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[13][0]~7_combout\);

-- Location: FF_X47_Y23_N38
\datapath_inst|register_file_inst|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][1]~q\);

-- Location: LABCELL_X53_Y23_N12
\datapath_inst|register_file_inst|regs[5][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][0]~5_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (\control|rf_wr~combout\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_rf_wr~combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[5][0]~5_combout\);

-- Location: FF_X46_Y23_N29
\datapath_inst|register_file_inst|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][1]~q\);

-- Location: LABCELL_X48_Y21_N57
\datapath_inst|register_file_inst|regs[1][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[1][0]~4_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \control|rf_wr~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \control|ALT_INV_rf_wr~combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[1][0]~4_combout\);

-- Location: FF_X47_Y21_N2
\datapath_inst|register_file_inst|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][1]~q\);

-- Location: LABCELL_X48_Y23_N15
\datapath_inst|register_file_inst|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux30~1_combout\ = ( \datapath_inst|register_file_inst|regs[9][1]~q\ & ( \datapath_inst|register_file_inst|regs[1][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[5][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[13][1]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][1]~q\ & ( \datapath_inst|register_file_inst|regs[1][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[5][1]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[13][1]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[9][1]~q\ & ( !\datapath_inst|register_file_inst|regs[1][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[5][1]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[13][1]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[9][1]~q\ & ( !\datapath_inst|register_file_inst|regs[1][1]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[5][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[13][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[13][1]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][1]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[9][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[1][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux30~1_combout\);

-- Location: FF_X50_Y22_N53
\datapath_inst|instruction_register_inst|ir_reg|reg_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16));

-- Location: LABCELL_X45_Y23_N0
\datapath_inst|register_file_inst|regs[11][0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][0]~14_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( (\control|rf_wr~combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_rf_wr~combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[11][0]~14_combout\);

-- Location: FF_X48_Y25_N23
\datapath_inst|register_file_inst|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][1]~q\);

-- Location: FF_X48_Y23_N34
\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19));

-- Location: LABCELL_X53_Y23_N6
\datapath_inst|register_file_inst|regs[7][0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[7][0]~13_combout\ = ( \control|rf_wr~combout\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datae => \control|ALT_INV_rf_wr~combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[7][0]~13_combout\);

-- Location: FF_X48_Y24_N23
\datapath_inst|register_file_inst|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][1]~q\);

-- Location: MLABCELL_X47_Y25_N3
\datapath_inst|register_file_inst|regs[15][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[15][1]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[15][1]~feeder_combout\);

-- Location: MLABCELL_X47_Y22_N21
\datapath_inst|register_file_inst|regs[15][0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[15][0]~15_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\control|rf_wr~combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \control|ALT_INV_rf_wr~combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|regs[15][0]~15_combout\);

-- Location: FF_X47_Y25_N5
\datapath_inst|register_file_inst|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[15][1]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][1]~q\);

-- Location: MLABCELL_X47_Y21_N45
\datapath_inst|register_file_inst|regs[3][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][1]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux14~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[3][1]~feeder_combout\);

-- Location: LABCELL_X48_Y21_N51
\datapath_inst|register_file_inst|regs[3][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][0]~12_combout\ = ( \control|rf_wr~combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \control|ALT_INV_rf_wr~combout\,
	combout => \datapath_inst|register_file_inst|regs[3][0]~12_combout\);

-- Location: FF_X47_Y21_N47
\datapath_inst|register_file_inst|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[3][1]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][1]~q\);

-- Location: LABCELL_X48_Y25_N3
\datapath_inst|register_file_inst|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux30~3_combout\ = ( \datapath_inst|register_file_inst|regs[15][1]~q\ & ( \datapath_inst|register_file_inst|regs[3][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19))) # (\datapath_inst|register_file_inst|regs[11][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[7][1]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[15][1]~q\ & ( \datapath_inst|register_file_inst|regs[3][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19))) # (\datapath_inst|register_file_inst|regs[11][1]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & \datapath_inst|register_file_inst|regs[7][1]~q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[15][1]~q\ & 
-- ( !\datapath_inst|register_file_inst|regs[3][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[11][1]~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[7][1]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[15][1]~q\ 
-- & ( !\datapath_inst|register_file_inst|regs[3][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[11][1]~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & \datapath_inst|register_file_inst|regs[7][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][1]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[7][1]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[15][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux30~3_combout\);

-- Location: MLABCELL_X47_Y25_N12
\datapath_inst|register_file_inst|regs[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[12][1]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[12][1]~feeder_combout\);

-- Location: MLABCELL_X47_Y20_N48
\datapath_inst|register_file_inst|regs[12][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[12][0]~3_combout\ = ( \control|rf_wr~combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \control|ALT_INV_rf_wr~combout\,
	combout => \datapath_inst|register_file_inst|regs[12][0]~3_combout\);

-- Location: FF_X47_Y25_N14
\datapath_inst|register_file_inst|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[12][1]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][1]~q\);

-- Location: MLABCELL_X47_Y24_N3
\datapath_inst|register_file_inst|regs[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[4][1]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux14~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[4][1]~feeder_combout\);

-- Location: MLABCELL_X47_Y22_N0
\datapath_inst|register_file_inst|regs[4][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[4][0]~1_combout\ = ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & \control|rf_wr~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datad => \control|ALT_INV_rf_wr~combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|regs[4][0]~1_combout\);

-- Location: FF_X47_Y24_N4
\datapath_inst|register_file_inst|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[4][1]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][1]~q\);

-- Location: LABCELL_X48_Y21_N36
\datapath_inst|register_file_inst|regs[0][9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[0][9]~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \control|rf_wr~combout\ ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \control|rf_wr~combout\ & ( ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\control|rf_wr~combout\ ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\control|rf_wr~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \control|ALT_INV_rf_wr~combout\,
	combout => \datapath_inst|register_file_inst|regs[0][9]~0_combout\);

-- Location: FF_X47_Y24_N52
\datapath_inst|register_file_inst|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][1]~q\);

-- Location: LABCELL_X45_Y22_N27
\datapath_inst|register_file_inst|regs[8][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[8][0]~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\control|rf_wr~combout\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \control|ALT_INV_rf_wr~combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	combout => \datapath_inst|register_file_inst|regs[8][0]~2_combout\);

-- Location: FF_X48_Y22_N32
\datapath_inst|register_file_inst|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux14~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][1]~q\);

-- Location: MLABCELL_X47_Y25_N30
\datapath_inst|register_file_inst|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux30~0_combout\ = ( \datapath_inst|register_file_inst|regs[0][1]~q\ & ( \datapath_inst|register_file_inst|regs[8][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[4][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][1]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][1]~q\ & ( \datapath_inst|register_file_inst|regs[8][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[4][1]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[12][1]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[0][1]~q\ & ( !\datapath_inst|register_file_inst|regs[8][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[4][1]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][1]~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[0][1]~q\ & ( !\datapath_inst|register_file_inst|regs[8][1]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[4][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][1]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[4][1]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[0][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[8][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux30~0_combout\);

-- Location: MLABCELL_X47_Y23_N54
\datapath_inst|register_file_inst|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux30~4_combout\ = ( \datapath_inst|register_file_inst|Mux30~3_combout\ & ( \datapath_inst|register_file_inst|Mux30~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # (\datapath_inst|register_file_inst|Mux30~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) 
-- # (\datapath_inst|register_file_inst|Mux30~2_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux30~3_combout\ & ( \datapath_inst|register_file_inst|Mux30~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # (\datapath_inst|register_file_inst|Mux30~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (\datapath_inst|register_file_inst|Mux30~2_combout\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux30~3_combout\ & ( !\datapath_inst|register_file_inst|Mux30~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (((\datapath_inst|register_file_inst|Mux30~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) # 
-- (\datapath_inst|register_file_inst|Mux30~2_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux30~3_combout\ & ( !\datapath_inst|register_file_inst|Mux30~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (((\datapath_inst|register_file_inst|Mux30~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (\datapath_inst|register_file_inst|Mux30~2_combout\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux30~2_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux30~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux30~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux30~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux30~4_combout\);

-- Location: LABCELL_X50_Y21_N3
\datapath_inst|mux_ra|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux14~0_combout\ = ( \datapath_inst|register_file_inst|Mux14~4_combout\ & ( (!\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux30~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux14~4_combout\ & ( 
-- (\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux30~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux30~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\,
	combout => \datapath_inst|mux_ra|Mux14~0_combout\);

-- Location: FF_X47_Y22_N35
\datapath_inst|register_file_inst|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][2]~q\);

-- Location: FF_X47_Y22_N8
\datapath_inst|register_file_inst|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][2]~q\);

-- Location: FF_X45_Y22_N17
\datapath_inst|register_file_inst|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][2]~q\);

-- Location: FF_X47_Y23_N31
\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\);

-- Location: FF_X46_Y24_N2
\datapath_inst|register_file_inst|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][2]~q\);

-- Location: MLABCELL_X47_Y22_N15
\datapath_inst|register_file_inst|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux29~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][2]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- (\datapath_inst|register_file_inst|regs[14][2]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) 
-- & (\datapath_inst|register_file_inst|regs[12][2]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[13][2]~q\))) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[15][2]~q\ & ( (\datapath_inst|register_file_inst|regs[14][2]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[15][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[12][2]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[13][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][2]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][2]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][2]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][2]~q\,
	combout => \datapath_inst|register_file_inst|Mux29~3_combout\);

-- Location: FF_X48_Y24_N5
\datapath_inst|register_file_inst|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][2]~q\);

-- Location: FF_X47_Y24_N38
\datapath_inst|register_file_inst|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][2]~q\);

-- Location: FF_X47_Y24_N47
\datapath_inst|register_file_inst|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][2]~q\);

-- Location: FF_X48_Y24_N38
\datapath_inst|register_file_inst|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][2]~q\);

-- Location: LABCELL_X48_Y24_N39
\datapath_inst|register_file_inst|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux29~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[7][2]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[6][2]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][2]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[5][2]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][2]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[4][2]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[7][2]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux29~1_combout\);

-- Location: FF_X46_Y21_N35
\datapath_inst|register_file_inst|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][2]~q\);

-- Location: FF_X47_Y21_N38
\datapath_inst|register_file_inst|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][2]~q\);

-- Location: FF_X47_Y21_N55
\datapath_inst|register_file_inst|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][2]~q\);

-- Location: MLABCELL_X47_Y21_N54
\datapath_inst|register_file_inst|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux29~0_combout\ = ( \datapath_inst|register_file_inst|regs[3][2]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[1][2]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][2]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|register_file_inst|regs[1][2]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[3][2]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[0][2]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[2][2]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][2]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[0][2]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[2][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][2]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[2][2]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][2]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[3][2]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux29~0_combout\);

-- Location: LABCELL_X43_Y23_N36
\datapath_inst|register_file_inst|regs[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[8][2]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux13~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux13~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[8][2]~feeder_combout\);

-- Location: FF_X43_Y23_N38
\datapath_inst|register_file_inst|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[8][2]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][2]~q\);

-- Location: FF_X45_Y23_N35
\datapath_inst|register_file_inst|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][2]~q\);

-- Location: LABCELL_X43_Y23_N54
\datapath_inst|register_file_inst|regs[11][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][2]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux13~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux13~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[11][2]~feeder_combout\);

-- Location: FF_X43_Y23_N56
\datapath_inst|register_file_inst|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[11][2]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][2]~q\);

-- Location: LABCELL_X53_Y23_N39
\datapath_inst|register_file_inst|regs[9][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[9][0]~6_combout\ = ( \control|rf_wr~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \control|ALT_INV_rf_wr~combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|regs[9][0]~6_combout\);

-- Location: FF_X45_Y23_N5
\datapath_inst|register_file_inst|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][2]~q\);

-- Location: LABCELL_X43_Y23_N48
\datapath_inst|register_file_inst|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux29~2_combout\ = ( \datapath_inst|register_file_inst|regs[9][2]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[11][2]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][2]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- \datapath_inst|register_file_inst|regs[11][2]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[9][2]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[8][2]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][2]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][2]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[8][2]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][2]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[10][2]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[11][2]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[9][2]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux29~2_combout\);

-- Location: MLABCELL_X47_Y23_N12
\datapath_inst|register_file_inst|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux29~4_combout\ = ( \datapath_inst|register_file_inst|Mux29~0_combout\ & ( \datapath_inst|register_file_inst|Mux29~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux29~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux29~3_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux29~0_combout\ & ( \datapath_inst|register_file_inst|Mux29~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|Mux29~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux29~3_combout\))) ) ) ) # ( \datapath_inst|register_file_inst|Mux29~0_combout\ & ( !\datapath_inst|register_file_inst|Mux29~2_combout\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|Mux29~1_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux29~3_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux29~0_combout\ & ( !\datapath_inst|register_file_inst|Mux29~2_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux29~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux29~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_Mux29~3_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux29~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux29~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux29~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux29~4_combout\);

-- Location: LABCELL_X50_Y21_N45
\datapath_inst|mux_ra|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux13~0_combout\ = ( \datapath_inst|register_file_inst|Mux13~4_combout\ & ( \datapath_inst|register_file_inst|Mux29~4_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux13~4_combout\ & ( 
-- \datapath_inst|register_file_inst|Mux29~4_combout\ & ( \control|alu_ra_sel\(0) ) ) ) # ( \datapath_inst|register_file_inst|Mux13~4_combout\ & ( !\datapath_inst|register_file_inst|Mux29~4_combout\ & ( !\control|alu_ra_sel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_alu_ra_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux29~4_combout\,
	combout => \datapath_inst|mux_ra|Mux13~0_combout\);

-- Location: FF_X46_Y22_N11
\datapath_inst|register_file_inst|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][0]~q\);

-- Location: FF_X46_Y24_N32
\datapath_inst|register_file_inst|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][0]~q\);

-- Location: FF_X45_Y23_N17
\datapath_inst|register_file_inst|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][0]~q\);

-- Location: LABCELL_X46_Y24_N33
\datapath_inst|register_file_inst|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux31~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[11][0]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[9][0]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[10][0]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][0]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][0]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[10][0]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][0]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux31~2_combout\);

-- Location: FF_X47_Y22_N23
\datapath_inst|register_file_inst|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][0]~q\);

-- Location: FF_X47_Y22_N2
\datapath_inst|register_file_inst|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][0]~q\);

-- Location: FF_X47_Y23_N59
\datapath_inst|register_file_inst|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][0]~q\);

-- Location: LABCELL_X46_Y24_N18
\datapath_inst|register_file_inst|regs[15][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[15][0]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux15~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[15][0]~feeder_combout\);

-- Location: FF_X46_Y24_N20
\datapath_inst|register_file_inst|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[15][0]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][0]~q\);

-- Location: MLABCELL_X47_Y22_N57
\datapath_inst|register_file_inst|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux31~3_combout\ = ( \datapath_inst|register_file_inst|regs[13][0]~q\ & ( \datapath_inst|register_file_inst|regs[15][0]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[14][0]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) ) ) ) 
-- # ( !\datapath_inst|register_file_inst|regs[13][0]~q\ & ( \datapath_inst|register_file_inst|regs[15][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[14][0]~q\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[13][0]~q\ & ( !\datapath_inst|register_file_inst|regs[15][0]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][0]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[14][0]~q\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[13][0]~q\ & ( !\datapath_inst|register_file_inst|regs[15][0]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][0]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[14][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][0]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[14][0]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[13][0]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][0]~q\,
	combout => \datapath_inst|register_file_inst|Mux31~3_combout\);

-- Location: FF_X47_Y21_N20
\datapath_inst|register_file_inst|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][0]~q\);

-- Location: FF_X47_Y21_N14
\datapath_inst|register_file_inst|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][0]~q\);

-- Location: FF_X47_Y21_N53
\datapath_inst|register_file_inst|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][0]~q\);

-- Location: LABCELL_X46_Y23_N18
\datapath_inst|register_file_inst|regs[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[2][0]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux15~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux15~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[2][0]~feeder_combout\);

-- Location: FF_X46_Y23_N20
\datapath_inst|register_file_inst|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[2][0]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][0]~q\);

-- Location: MLABCELL_X47_Y21_N27
\datapath_inst|register_file_inst|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux31~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[2][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[1][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][0]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ( \datapath_inst|register_file_inst|regs[2][0]~q\ & ( (\datapath_inst|register_file_inst|regs[0][0]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- !\datapath_inst|register_file_inst|regs[2][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[1][0]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][0]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|register_file_inst|regs[2][0]~q\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][0]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[3][0]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[0][0]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][0]~q\,
	combout => \datapath_inst|register_file_inst|Mux31~0_combout\);

-- Location: FF_X47_Y24_N19
\datapath_inst|register_file_inst|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][0]~q\);

-- Location: MLABCELL_X47_Y24_N33
\datapath_inst|register_file_inst|regs[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[4][0]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux15~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[4][0]~feeder_combout\);

-- Location: FF_X47_Y24_N34
\datapath_inst|register_file_inst|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[4][0]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][0]~q\);

-- Location: FF_X48_Y24_N47
\datapath_inst|register_file_inst|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][0]~q\);

-- Location: FF_X48_Y24_N32
\datapath_inst|register_file_inst|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][0]~q\);

-- Location: LABCELL_X48_Y24_N30
\datapath_inst|register_file_inst|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux31~1_combout\ = ( \datapath_inst|register_file_inst|regs[7][0]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- (\datapath_inst|register_file_inst|regs[6][0]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][0]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[6][0]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][0]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[4][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[5][0]~q\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[7][0]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[4][0]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[5][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[6][0]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][0]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][0]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][0]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux31~1_combout\);

-- Location: MLABCELL_X47_Y23_N21
\datapath_inst|register_file_inst|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux31~4_combout\ = ( \datapath_inst|register_file_inst|Mux31~0_combout\ & ( \datapath_inst|register_file_inst|Mux31~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux31~2_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux31~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux31~0_combout\ & ( \datapath_inst|register_file_inst|Mux31~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux31~2_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux31~3_combout\))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux31~0_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux31~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux31~2_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux31~3_combout\))))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux31~0_combout\ & ( !\datapath_inst|register_file_inst|Mux31~1_combout\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux31~2_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux31~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux31~2_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux31~3_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux31~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux31~1_combout\,
	combout => \datapath_inst|register_file_inst|Mux31~4_combout\);

-- Location: MLABCELL_X47_Y23_N39
\datapath_inst|mux_ra|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux15~0_combout\ = ( \control|alu_ra_sel\(0) & ( \datapath_inst|register_file_inst|Mux31~4_combout\ ) ) # ( !\control|alu_ra_sel\(0) & ( \datapath_inst|register_file_inst|Mux31~4_combout\ & ( 
-- \datapath_inst|register_file_inst|Mux15~4_combout\ ) ) ) # ( !\control|alu_ra_sel\(0) & ( !\datapath_inst|register_file_inst|Mux31~4_combout\ & ( \datapath_inst|register_file_inst|Mux15~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\,
	datae => \control|ALT_INV_alu_ra_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux31~4_combout\,
	combout => \datapath_inst|mux_ra|Mux15~0_combout\);

-- Location: LABCELL_X51_Y16_N6
\control|Selector72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector72~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & ( !\control|state.DECODE~q\ & ( (((!\control|WideOr22~0_combout\) # (\control|state.EXEC_SZ~q\)) # (\control|state.EXEC_SUBR~q\)) # 
-- (\control|state.EXEC_MAX~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & ( !\control|state.DECODE~q\ & ( (\control|WideOr22~0_combout\ & (((\control|state.EXEC_SZ~q\) # (\control|state.EXEC_SUBR~q\)) # 
-- (\control|state.EXEC_MAX~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111111111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_MAX~q\,
	datab => \control|ALT_INV_state.EXEC_SUBR~q\,
	datac => \control|ALT_INV_state.EXEC_SZ~q\,
	datad => \control|ALT_INV_WideOr22~0_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	dataf => \control|ALT_INV_state.DECODE~q\,
	combout => \control|Selector72~0_combout\);

-- Location: LABCELL_X50_Y18_N54
\control|Selector72~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector72~1_combout\ = ( !\control|Equal1~0_combout\ & ( \control|Mux0~0_combout\ & ( (!\control|Equal0~0_combout\ & (\control|Equal3~0_combout\ & \control|state.DECODE~q\)) ) ) ) # ( \control|Equal1~0_combout\ & ( !\control|Mux0~0_combout\ & ( 
-- (!\control|Equal0~0_combout\ & \control|state.DECODE~q\) ) ) ) # ( !\control|Equal1~0_combout\ & ( !\control|Mux0~0_combout\ & ( (!\control|Equal0~0_combout\ & (\control|Equal3~0_combout\ & \control|state.DECODE~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001010101000000000000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_Equal3~0_combout\,
	datad => \control|ALT_INV_state.DECODE~q\,
	datae => \control|ALT_INV_Equal1~0_combout\,
	dataf => \control|ALT_INV_Mux0~0_combout\,
	combout => \control|Selector72~1_combout\);

-- Location: MLABCELL_X52_Y16_N33
\control|Selector72~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector72~2_combout\ = ( \control|Selector72~0_combout\ & ( \control|Selector72~1_combout\ & ( (!\control|WideOr0~combout\) # (\reset~input_o\) ) ) ) # ( !\control|Selector72~0_combout\ & ( \control|Selector72~1_combout\ & ( 
-- ((!\control|WideOr0~combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30)) # (\control|WideOr22~0_combout\)))) # (\reset~input_o\) ) ) ) # ( \control|Selector72~0_combout\ & ( !\control|Selector72~1_combout\ & ( 
-- (!\control|WideOr0~combout\) # (\reset~input_o\) ) ) ) # ( !\control|Selector72~0_combout\ & ( !\control|Selector72~1_combout\ & ( \reset~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111100111111001101110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr22~0_combout\,
	datab => \ALT_INV_reset~input_o\,
	datac => \control|ALT_INV_WideOr0~combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	datae => \control|ALT_INV_Selector72~0_combout\,
	dataf => \control|ALT_INV_Selector72~1_combout\,
	combout => \control|Selector72~2_combout\);

-- Location: LABCELL_X51_Y19_N12
\control|Selector71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector71~0_combout\ = ( \control|Equal1~0_combout\ & ( ((\control|state.DECODE~q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) $ (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31))))) # 
-- (\control|state.EXEC_SUBR~q\) ) ) # ( !\control|Equal1~0_combout\ & ( \control|state.EXEC_SUBR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011011110110011001101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	datab => \control|ALT_INV_state.EXEC_SUBR~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datad => \control|ALT_INV_state.DECODE~q\,
	dataf => \control|ALT_INV_Equal1~0_combout\,
	combout => \control|Selector71~0_combout\);

-- Location: LABCELL_X51_Y19_N0
\control|alu_rb_sel[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_rb_sel\(0) = ( \control|Selector71~0_combout\ & ( (\control|alu_rb_sel\(0)) # (\control|Selector72~2_combout\) ) ) # ( !\control|Selector71~0_combout\ & ( (!\control|Selector72~2_combout\ & \control|alu_rb_sel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector72~2_combout\,
	datad => \control|ALT_INV_alu_rb_sel\(0),
	dataf => \control|ALT_INV_Selector71~0_combout\,
	combout => \control|alu_rb_sel\(0));

-- Location: LABCELL_X51_Y16_N24
\control|Selector12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector12~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & ( (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(31) & !\control|WideOr22~0_combout\)) # (\control|state.EXEC_MAX~q\)) # 
-- (\control|state.EXEC_SZ~q\) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(30) & ( (\control|state.EXEC_MAX~q\) # (\control|state.EXEC_SZ~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111011111010111111101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_SZ~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(31),
	datac => \control|ALT_INV_state.EXEC_MAX~q\,
	datad => \control|ALT_INV_WideOr22~0_combout\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(30),
	combout => \control|Selector12~1_combout\);

-- Location: MLABCELL_X52_Y22_N21
\control|alu_rb_sel[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|alu_rb_sel\(1) = ( \control|Selector12~1_combout\ & ( (\control|Selector72~2_combout\) # (\control|alu_rb_sel\(1)) ) ) # ( !\control|Selector12~1_combout\ & ( (\control|alu_rb_sel\(1) & !\control|Selector72~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(1),
	datad => \control|ALT_INV_Selector72~2_combout\,
	dataf => \control|ALT_INV_Selector12~1_combout\,
	combout => \control|alu_rb_sel\(1));

-- Location: LABCELL_X51_Y23_N6
\datapath_inst|mux_rb|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux15~0_combout\ = ( \datapath_inst|register_file_inst|Mux31~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1)) # ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0))))) # (\control|alu_rb_sel\(0) & 
-- (!\control|alu_rb_sel\(1) & (\datapath_inst|register_file_inst|Mux15~4_combout\))) ) ) # ( !\datapath_inst|register_file_inst|Mux31~4_combout\ & ( (!\control|alu_rb_sel\(0) & (\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0))))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1) & (\datapath_inst|register_file_inst|Mux15~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux31~4_combout\,
	combout => \datapath_inst|mux_rb|Mux15~0_combout\);

-- Location: FF_X47_Y23_N25
\datapath_inst|instruction_register_inst|ir_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(1));

-- Location: MLABCELL_X47_Y23_N6
\datapath_inst|mux_rb|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux14~0_combout\ = ( !\control|alu_rb_sel\(0) & ( \control|alu_rb_sel\(1) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(1) ) ) ) # ( \control|alu_rb_sel\(0) & ( !\control|alu_rb_sel\(1) & ( 
-- \datapath_inst|register_file_inst|Mux14~4_combout\ ) ) ) # ( !\control|alu_rb_sel\(0) & ( !\control|alu_rb_sel\(1) & ( \datapath_inst|register_file_inst|Mux30~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux30~4_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(1),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\,
	datae => \control|ALT_INV_alu_rb_sel\(0),
	dataf => \control|ALT_INV_alu_rb_sel\(1),
	combout => \datapath_inst|mux_rb|Mux14~0_combout\);

-- Location: LABCELL_X51_Y23_N27
\datapath_inst|mux_rb|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux13~0_combout\ = ( \datapath_inst|register_file_inst|Mux13~4_combout\ & ( \datapath_inst|register_file_inst|Mux29~4_combout\ & ( (!\control|alu_rb_sel\(1)) # ((!\control|alu_rb_sel\(0) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux13~4_combout\ & ( \datapath_inst|register_file_inst|Mux29~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(2)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux13~4_combout\ & ( !\datapath_inst|register_file_inst|Mux29~4_combout\ & ( (!\control|alu_rb_sel\(1) & (\control|alu_rb_sel\(0))) # 
-- (\control|alu_rb_sel\(1) & (!\control|alu_rb_sel\(0) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux13~4_combout\ & ( !\datapath_inst|register_file_inst|Mux29~4_combout\ & ( 
-- (\control|alu_rb_sel\(1) & (!\control|alu_rb_sel\(0) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011000011110011000000111100001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \control|ALT_INV_alu_rb_sel\(0),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(2),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux29~4_combout\,
	combout => \datapath_inst|mux_rb|Mux13~0_combout\);

-- Location: LABCELL_X50_Y21_N6
\datapath_inst|reg_file_data_in|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~4_combout\ = ( \datapath_inst|mux_rb|Mux14~0_combout\ & ( \datapath_inst|mux_rb|Mux13~0_combout\ & ( (\datapath_inst|mux_ra|Mux14~0_combout\ & (\datapath_inst|mux_ra|Mux13~0_combout\ & 
-- (\datapath_inst|mux_ra|Mux15~0_combout\ & !\datapath_inst|mux_rb|Mux15~0_combout\))) ) ) ) # ( !\datapath_inst|mux_rb|Mux14~0_combout\ & ( \datapath_inst|mux_rb|Mux13~0_combout\ & ( (\datapath_inst|mux_ra|Mux13~0_combout\ & 
-- (((\datapath_inst|mux_ra|Mux15~0_combout\ & !\datapath_inst|mux_rb|Mux15~0_combout\)) # (\datapath_inst|mux_ra|Mux14~0_combout\))) ) ) ) # ( \datapath_inst|mux_rb|Mux14~0_combout\ & ( !\datapath_inst|mux_rb|Mux13~0_combout\ & ( 
-- ((\datapath_inst|mux_ra|Mux14~0_combout\ & (\datapath_inst|mux_ra|Mux15~0_combout\ & !\datapath_inst|mux_rb|Mux15~0_combout\))) # (\datapath_inst|mux_ra|Mux13~0_combout\) ) ) ) # ( !\datapath_inst|mux_rb|Mux14~0_combout\ & ( 
-- !\datapath_inst|mux_rb|Mux13~0_combout\ & ( (((\datapath_inst|mux_ra|Mux15~0_combout\ & !\datapath_inst|mux_rb|Mux15~0_combout\)) # (\datapath_inst|mux_ra|Mux13~0_combout\)) # (\datapath_inst|mux_ra|Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101110111001101110011001100010011000100010000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux14~0_combout\,
	datab => \datapath_inst|mux_ra|ALT_INV_Mux13~0_combout\,
	datac => \datapath_inst|mux_ra|ALT_INV_Mux15~0_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux15~0_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux14~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux13~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~4_combout\);

-- Location: FF_X47_Y24_N44
\datapath_inst|register_file_inst|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][6]~q\);

-- Location: FF_X48_Y24_N59
\datapath_inst|register_file_inst|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][6]~q\);

-- Location: FF_X53_Y24_N38
\datapath_inst|register_file_inst|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][6]~q\);

-- Location: FF_X48_Y24_N14
\datapath_inst|register_file_inst|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][6]~q\);

-- Location: LABCELL_X48_Y24_N12
\datapath_inst|register_file_inst|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux25~1_combout\ = ( \datapath_inst|register_file_inst|regs[7][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[5][6]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|register_file_inst|regs[5][6]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[4][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[6][6]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[4][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[6][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[4][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[5][6]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][6]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][6]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux25~1_combout\);

-- Location: MLABCELL_X52_Y25_N12
\datapath_inst|register_file_inst|regs[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][6]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[3][6]~feeder_combout\);

-- Location: FF_X52_Y25_N14
\datapath_inst|register_file_inst|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[3][6]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][6]~q\);

-- Location: MLABCELL_X52_Y25_N39
\datapath_inst|register_file_inst|regs[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[0][6]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[0][6]~feeder_combout\);

-- Location: FF_X52_Y25_N41
\datapath_inst|register_file_inst|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[0][6]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][6]~q\);

-- Location: FF_X50_Y23_N11
\datapath_inst|register_file_inst|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][6]~q\);

-- Location: FF_X53_Y24_N50
\datapath_inst|register_file_inst|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][6]~q\);

-- Location: MLABCELL_X52_Y25_N48
\datapath_inst|register_file_inst|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux25~0_combout\ = ( \datapath_inst|register_file_inst|regs[2][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[1][6]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][6]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][6]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[1][6]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][6]~q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[0][6]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (\datapath_inst|register_file_inst|regs[0][6]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[3][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[0][6]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[1][6]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][6]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux25~0_combout\);

-- Location: LABCELL_X48_Y25_N54
\datapath_inst|register_file_inst|regs[11][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][6]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[11][6]~feeder_combout\);

-- Location: FF_X48_Y25_N56
\datapath_inst|register_file_inst|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[11][6]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][6]~q\);

-- Location: FF_X48_Y22_N16
\datapath_inst|register_file_inst|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][6]~q\);

-- Location: FF_X51_Y25_N38
\datapath_inst|register_file_inst|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][6]~q\);

-- Location: LABCELL_X48_Y25_N51
\datapath_inst|register_file_inst|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux25~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[11][6]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[9][6]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[10][6]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][6]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[8][6]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][6]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux25~2_combout\);

-- Location: LABCELL_X48_Y25_N42
\datapath_inst|register_file_inst|regs[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[14][6]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[14][6]~feeder_combout\);

-- Location: FF_X48_Y25_N44
\datapath_inst|register_file_inst|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[14][6]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][6]~q\);

-- Location: FF_X50_Y25_N26
\datapath_inst|register_file_inst|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][6]~q\);

-- Location: FF_X50_Y25_N56
\datapath_inst|register_file_inst|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][6]~q\);

-- Location: FF_X47_Y22_N14
\datapath_inst|register_file_inst|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][6]~q\);

-- Location: LABCELL_X48_Y25_N39
\datapath_inst|register_file_inst|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux25~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[12][6]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[13][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[15][6]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) 
-- & ( \datapath_inst|register_file_inst|regs[12][6]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[14][6]~q\) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|register_file_inst|regs[12][6]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[13][6]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[15][6]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|register_file_inst|regs[12][6]~q\ 
-- & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[14][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][6]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[13][6]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][6]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[12][6]~q\,
	combout => \datapath_inst|register_file_inst|Mux25~3_combout\);

-- Location: MLABCELL_X52_Y24_N39
\datapath_inst|register_file_inst|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux25~4_combout\ = ( \datapath_inst|register_file_inst|Mux25~2_combout\ & ( \datapath_inst|register_file_inst|Mux25~3_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux25~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux25~1_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|Mux25~2_combout\ & ( \datapath_inst|register_file_inst|Mux25~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux25~0_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux25~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux25~2_combout\ & ( !\datapath_inst|register_file_inst|Mux25~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux25~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux25~1_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux25~2_combout\ & ( !\datapath_inst|register_file_inst|Mux25~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux25~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux25~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux25~1_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux25~0_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux25~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux25~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux25~4_combout\);

-- Location: MLABCELL_X52_Y21_N12
\datapath_inst|mux_ra|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux9~0_combout\ = ( \datapath_inst|register_file_inst|Mux9~4_combout\ & ( (!\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux25~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux9~4_combout\ & ( 
-- (\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux25~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux25~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\,
	combout => \datapath_inst|mux_ra|Mux9~0_combout\);

-- Location: FF_X52_Y23_N50
\datapath_inst|register_file_inst|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][7]~q\);

-- Location: MLABCELL_X52_Y25_N45
\datapath_inst|register_file_inst|regs[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][7]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux8~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[3][7]~feeder_combout\);

-- Location: FF_X52_Y25_N47
\datapath_inst|register_file_inst|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[3][7]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][7]~q\);

-- Location: FF_X52_Y23_N20
\datapath_inst|register_file_inst|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][7]~q\);

-- Location: FF_X50_Y25_N32
\datapath_inst|register_file_inst|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][7]~q\);

-- Location: MLABCELL_X52_Y23_N21
\datapath_inst|register_file_inst|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux24~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[15][7]~q\ & ( (\datapath_inst|register_file_inst|regs[11][7]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[15][7]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][7]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[7][7]~q\)) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|register_file_inst|regs[15][7]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ 
-- & \datapath_inst|register_file_inst|regs[11][7]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|register_file_inst|regs[15][7]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][7]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[7][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][7]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][7]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[11][7]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][7]~q\,
	combout => \datapath_inst|register_file_inst|Mux24~3_combout\);

-- Location: FF_X47_Y24_N41
\datapath_inst|register_file_inst|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][7]~q\);

-- Location: FF_X48_Y23_N20
\datapath_inst|register_file_inst|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][7]~q\);

-- Location: FF_X46_Y23_N53
\datapath_inst|register_file_inst|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][7]~q\);

-- Location: FF_X51_Y25_N20
\datapath_inst|register_file_inst|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][7]~q\);

-- Location: LABCELL_X48_Y23_N21
\datapath_inst|register_file_inst|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux24~2_combout\ = ( \datapath_inst|register_file_inst|regs[2][7]~q\ & ( \datapath_inst|register_file_inst|regs[10][7]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[6][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][7]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][7]~q\ & ( \datapath_inst|register_file_inst|regs[10][7]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[6][7]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[14][7]~q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][7]~q\ & ( !\datapath_inst|register_file_inst|regs[10][7]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[6][7]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[14][7]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[2][7]~q\ & ( !\datapath_inst|register_file_inst|regs[10][7]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[6][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][7]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[14][7]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][7]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[10][7]~q\,
	combout => \datapath_inst|register_file_inst|Mux24~2_combout\);

-- Location: FF_X51_Y24_N5
\datapath_inst|register_file_inst|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][7]~q\);

-- Location: FF_X51_Y25_N50
\datapath_inst|register_file_inst|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][7]~q\);

-- Location: LABCELL_X48_Y24_N27
\datapath_inst|register_file_inst|regs[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][7]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux8~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux8~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[5][7]~feeder_combout\);

-- Location: FF_X48_Y24_N29
\datapath_inst|register_file_inst|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[5][7]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][7]~q\);

-- Location: LABCELL_X50_Y24_N54
\datapath_inst|register_file_inst|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux24~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[13][7]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][7]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[9][7]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[1][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][7]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][7]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[5][7]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][7]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux24~1_combout\);

-- Location: FF_X52_Y24_N44
\datapath_inst|register_file_inst|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][7]~q\);

-- Location: MLABCELL_X47_Y24_N51
\datapath_inst|register_file_inst|regs[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[0][7]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux8~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[0][7]~feeder_combout\);

-- Location: FF_X47_Y24_N53
\datapath_inst|register_file_inst|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[0][7]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][7]~q\);

-- Location: FF_X47_Y24_N10
\datapath_inst|register_file_inst|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][7]~q\);

-- Location: FF_X48_Y22_N20
\datapath_inst|register_file_inst|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][7]~q\);

-- Location: MLABCELL_X52_Y24_N3
\datapath_inst|register_file_inst|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux24~0_combout\ = ( \datapath_inst|register_file_inst|regs[8][7]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[12][7]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[8][7]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[12][7]~q\) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[8][7]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[0][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[4][7]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[8][7]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[0][7]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[4][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][7]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][7]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[4][7]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[8][7]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux24~0_combout\);

-- Location: MLABCELL_X52_Y23_N36
\datapath_inst|register_file_inst|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux24~4_combout\ = ( \datapath_inst|register_file_inst|Mux24~1_combout\ & ( \datapath_inst|register_file_inst|Mux24~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|Mux24~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux24~3_combout\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux24~1_combout\ & ( \datapath_inst|register_file_inst|Mux24~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|Mux24~2_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux24~3_combout\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux24~1_combout\ & ( !\datapath_inst|register_file_inst|Mux24~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|Mux24~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux24~3_combout\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux24~1_combout\ & ( !\datapath_inst|register_file_inst|Mux24~0_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((\datapath_inst|register_file_inst|Mux24~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux24~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux24~3_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux24~2_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux24~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux24~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux24~4_combout\);

-- Location: MLABCELL_X52_Y21_N30
\datapath_inst|mux_ra|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux8~0_combout\ = ( \datapath_inst|register_file_inst|Mux8~4_combout\ & ( (!\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux24~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux8~4_combout\ & ( 
-- (\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux24~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux24~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\,
	combout => \datapath_inst|mux_ra|Mux8~0_combout\);

-- Location: LABCELL_X51_Y23_N15
\datapath_inst|mux_rb|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux8~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & ( \datapath_inst|register_file_inst|Mux8~4_combout\ & ( (!\control|alu_rb_sel\(1) & ((\datapath_inst|register_file_inst|Mux24~4_combout\) # 
-- (\control|alu_rb_sel\(0)))) # (\control|alu_rb_sel\(1) & (!\control|alu_rb_sel\(0))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & ( \datapath_inst|register_file_inst|Mux8~4_combout\ & ( (!\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|register_file_inst|Mux24~4_combout\) # (\control|alu_rb_sel\(0)))) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & ( !\datapath_inst|register_file_inst|Mux8~4_combout\ & ( (!\control|alu_rb_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux24~4_combout\) # (\control|alu_rb_sel\(1)))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & ( !\datapath_inst|register_file_inst|Mux8~4_combout\ & ( (!\control|alu_rb_sel\(1) & 
-- (!\control|alu_rb_sel\(0) & \datapath_inst|register_file_inst|Mux24~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010011000100110000101010001010100110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(1),
	datab => \control|ALT_INV_alu_rb_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux24~4_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(7),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\,
	combout => \datapath_inst|mux_rb|Mux8~0_combout\);

-- Location: LABCELL_X51_Y23_N21
\datapath_inst|mux_rb|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux9~0_combout\ = ( \datapath_inst|register_file_inst|Mux9~4_combout\ & ( \datapath_inst|register_file_inst|Mux25~4_combout\ & ( (!\control|alu_rb_sel\(1)) # ((!\control|alu_rb_sel\(0) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux9~4_combout\ & ( \datapath_inst|register_file_inst|Mux25~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux9~4_combout\ & ( !\datapath_inst|register_file_inst|Mux25~4_combout\ & ( (!\control|alu_rb_sel\(0) & (\control|alu_rb_sel\(1) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux9~4_combout\ & ( !\datapath_inst|register_file_inst|Mux25~4_combout\ & ( 
-- (!\control|alu_rb_sel\(0) & (\control|alu_rb_sel\(1) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010010001000110011010001000101010101100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(6),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux25~4_combout\,
	combout => \datapath_inst|mux_rb|Mux9~0_combout\);

-- Location: MLABCELL_X52_Y21_N15
\datapath_inst|reg_file_data_in|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~7_combout\ = ( \datapath_inst|mux_rb|Mux9~0_combout\ & ( (\datapath_inst|mux_ra|Mux9~0_combout\ & (!\datapath_inst|mux_ra|Mux8~0_combout\ $ (\datapath_inst|mux_rb|Mux8~0_combout\))) ) ) # ( 
-- !\datapath_inst|mux_rb|Mux9~0_combout\ & ( (!\datapath_inst|mux_ra|Mux9~0_combout\ & (!\datapath_inst|mux_ra|Mux8~0_combout\ $ (\datapath_inst|mux_rb|Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|mux_ra|ALT_INV_Mux9~0_combout\,
	datac => \datapath_inst|mux_ra|ALT_INV_Mux8~0_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~7_combout\);

-- Location: FF_X48_Y23_N56
\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~feeder_combout\,
	sclr => \control|ir_reset~combout\,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18));

-- Location: FF_X45_Y22_N8
\datapath_inst|register_file_inst|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][8]~q\);

-- Location: FF_X50_Y22_N32
\datapath_inst|register_file_inst|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][8]~q\);

-- Location: FF_X46_Y22_N59
\datapath_inst|register_file_inst|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][8]~q\);

-- Location: FF_X45_Y22_N50
\datapath_inst|register_file_inst|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][8]~q\);

-- Location: LABCELL_X46_Y22_N54
\datapath_inst|register_file_inst|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux23~3_combout\ = ( \datapath_inst|register_file_inst|regs[13][8]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((\datapath_inst|register_file_inst|regs[14][8]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[15][8]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[13][8]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[14][8]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (\datapath_inst|register_file_inst|regs[15][8]~q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[13][8]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- (\datapath_inst|register_file_inst|regs[12][8]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[13][8]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (\datapath_inst|register_file_inst|regs[12][8]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][8]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[15][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[14][8]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[13][8]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	combout => \datapath_inst|register_file_inst|Mux23~3_combout\);

-- Location: FF_X46_Y21_N23
\datapath_inst|register_file_inst|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][8]~q\);

-- Location: LABCELL_X45_Y21_N15
\datapath_inst|register_file_inst|regs[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[9][8]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[9][8]~feeder_combout\);

-- Location: FF_X45_Y21_N17
\datapath_inst|register_file_inst|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[9][8]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][8]~q\);

-- Location: LABCELL_X45_Y21_N6
\datapath_inst|register_file_inst|regs[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][8]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux7~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[11][8]~feeder_combout\);

-- Location: FF_X45_Y21_N8
\datapath_inst|register_file_inst|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[11][8]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][8]~q\);

-- Location: FF_X46_Y21_N56
\datapath_inst|register_file_inst|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][8]~q\);

-- Location: LABCELL_X45_Y21_N21
\datapath_inst|register_file_inst|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux23~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[11][8]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[10][8]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[9][8]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( 
-- \datapath_inst|register_file_inst|regs[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][8]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][8]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[11][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][8]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	combout => \datapath_inst|register_file_inst|Mux23~2_combout\);

-- Location: FF_X48_Y24_N56
\datapath_inst|register_file_inst|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][8]~q\);

-- Location: FF_X48_Y24_N35
\datapath_inst|register_file_inst|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][8]~q\);

-- Location: FF_X47_Y24_N8
\datapath_inst|register_file_inst|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][8]~q\);

-- Location: LABCELL_X48_Y24_N18
\datapath_inst|register_file_inst|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux23~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[7][8]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[6][8]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][8]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[5][8]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][8]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[7][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[4][8]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux23~1_combout\);

-- Location: FF_X47_Y21_N50
\datapath_inst|register_file_inst|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][8]~q\);

-- Location: FF_X47_Y21_N5
\datapath_inst|register_file_inst|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][8]~q\);

-- Location: FF_X47_Y21_N8
\datapath_inst|register_file_inst|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][8]~q\);

-- Location: LABCELL_X46_Y23_N9
\datapath_inst|register_file_inst|regs[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[2][8]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux7~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[2][8]~feeder_combout\);

-- Location: FF_X46_Y23_N11
\datapath_inst|register_file_inst|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[2][8]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][8]~q\);

-- Location: MLABCELL_X47_Y21_N0
\datapath_inst|register_file_inst|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux23~0_combout\ = ( \datapath_inst|register_file_inst|regs[2][8]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[1][8]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][8]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][8]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[1][8]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][8]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][8]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[0][8]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][8]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ( (\datapath_inst|register_file_inst|regs[0][8]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][8]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[3][8]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][8]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux23~0_combout\);

-- Location: LABCELL_X46_Y22_N48
\datapath_inst|register_file_inst|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux23~4_combout\ = ( \datapath_inst|register_file_inst|Mux23~1_combout\ & ( \datapath_inst|register_file_inst|Mux23~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux23~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|Mux23~3_combout\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux23~1_combout\ & ( \datapath_inst|register_file_inst|Mux23~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux23~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (\datapath_inst|register_file_inst|Mux23~3_combout\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux23~1_combout\ & ( !\datapath_inst|register_file_inst|Mux23~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux23~2_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|Mux23~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux23~1_combout\ & ( !\datapath_inst|register_file_inst|Mux23~0_combout\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux23~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (\datapath_inst|register_file_inst|Mux23~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux23~3_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux23~2_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux23~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux23~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux23~4_combout\);

-- Location: MLABCELL_X52_Y21_N36
\datapath_inst|mux_ra|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux7~0_combout\ = ( \datapath_inst|register_file_inst|Mux23~4_combout\ & ( (\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux7~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux23~4_combout\ & ( 
-- (\datapath_inst|register_file_inst|Mux7~4_combout\ & !\control|alu_ra_sel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\,
	datac => \control|ALT_INV_alu_ra_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux23~4_combout\,
	combout => \datapath_inst|mux_ra|Mux7~0_combout\);

-- Location: FF_X50_Y22_N17
\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y22_N0
\datapath_inst|mux_rb|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux7~0_combout\ = ( \control|alu_rb_sel\(0) & ( (!\control|alu_rb_sel\(1) & \datapath_inst|register_file_inst|Mux7~4_combout\) ) ) # ( !\control|alu_rb_sel\(0) & ( (!\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|register_file_inst|Mux23~4_combout\))) # (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(1),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[8]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux23~4_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\,
	dataf => \control|ALT_INV_alu_rb_sel\(0),
	combout => \datapath_inst|mux_rb|Mux7~0_combout\);

-- Location: FF_X52_Y21_N2
\datapath_inst|register_file_inst|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][9]~q\);

-- Location: FF_X48_Y21_N32
\datapath_inst|register_file_inst|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][9]~q\);

-- Location: FF_X52_Y21_N56
\datapath_inst|register_file_inst|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][9]~q\);

-- Location: FF_X48_Y21_N2
\datapath_inst|register_file_inst|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][9]~q\);

-- Location: MLABCELL_X52_Y21_N57
\datapath_inst|register_file_inst|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux22~2_combout\ = ( \datapath_inst|register_file_inst|regs[14][9]~q\ & ( \datapath_inst|register_file_inst|regs[10][9]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[2][9]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][9]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) ) ) ) # 
-- ( !\datapath_inst|register_file_inst|regs[14][9]~q\ & ( \datapath_inst|register_file_inst|regs[10][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[2][9]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][9]~q\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[14][9]~q\ & ( !\datapath_inst|register_file_inst|regs[10][9]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[2][9]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][9]~q\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][9]~q\ & ( !\datapath_inst|register_file_inst|regs[10][9]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[2][9]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[2][9]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][9]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[14][9]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[10][9]~q\,
	combout => \datapath_inst|register_file_inst|Mux22~2_combout\);

-- Location: FF_X52_Y20_N44
\datapath_inst|register_file_inst|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][9]~q\);

-- Location: FF_X52_Y20_N14
\datapath_inst|register_file_inst|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][9]~q\);

-- Location: FF_X53_Y23_N56
\datapath_inst|register_file_inst|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][9]~q\);

-- Location: LABCELL_X48_Y24_N0
\datapath_inst|register_file_inst|regs[5][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][9]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux6~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux6~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[5][9]~feeder_combout\);

-- Location: FF_X48_Y24_N1
\datapath_inst|register_file_inst|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[5][9]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][9]~q\);

-- Location: MLABCELL_X52_Y20_N33
\datapath_inst|register_file_inst|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux22~1_combout\ = ( \datapath_inst|register_file_inst|regs[9][9]~q\ & ( \datapath_inst|register_file_inst|regs[5][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[1][9]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[13][9]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][9]~q\ & ( \datapath_inst|register_file_inst|regs[5][9]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[1][9]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((\datapath_inst|register_file_inst|regs[13][9]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[9][9]~q\ & 
-- ( !\datapath_inst|register_file_inst|regs[5][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[1][9]~q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[13][9]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[9][9]~q\ & ( !\datapath_inst|register_file_inst|regs[5][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[1][9]~q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((\datapath_inst|register_file_inst|regs[13][9]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[1][9]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[13][9]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[9][9]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[5][9]~q\,
	combout => \datapath_inst|register_file_inst|Mux22~1_combout\);

-- Location: FF_X52_Y23_N8
\datapath_inst|register_file_inst|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][9]~q\);

-- Location: FF_X51_Y21_N20
\datapath_inst|register_file_inst|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][9]~q\);

-- Location: FF_X51_Y21_N11
\datapath_inst|register_file_inst|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][9]~q\);

-- Location: MLABCELL_X52_Y23_N9
\datapath_inst|register_file_inst|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux22~3_combout\ = ( \datapath_inst|register_file_inst|regs[15][9]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) # 
-- (\datapath_inst|register_file_inst|regs[11][9]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[15][9]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (\datapath_inst|register_file_inst|regs[11][9]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) ) ) ) # ( \datapath_inst|register_file_inst|regs[15][9]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) 
-- & ((\datapath_inst|register_file_inst|regs[3][9]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|regs[7][9]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[15][9]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|regs[3][9]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (\datapath_inst|register_file_inst|regs[7][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][9]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][9]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[3][9]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[15][9]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	combout => \datapath_inst|register_file_inst|Mux22~3_combout\);

-- Location: FF_X53_Y22_N2
\datapath_inst|register_file_inst|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][9]~q\);

-- Location: FF_X53_Y22_N32
\datapath_inst|register_file_inst|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][9]~q\);

-- Location: LABCELL_X48_Y22_N48
\datapath_inst|register_file_inst|regs[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[8][9]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux6~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux6~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[8][9]~feeder_combout\);

-- Location: FF_X48_Y22_N50
\datapath_inst|register_file_inst|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[8][9]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][9]~q\);

-- Location: FF_X51_Y21_N2
\datapath_inst|register_file_inst|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][9]~q\);

-- Location: LABCELL_X53_Y22_N3
\datapath_inst|register_file_inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux22~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[12][9]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[4][9]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[8][9]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][9]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][9]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[8][9]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[0][9]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux22~0_combout\);

-- Location: MLABCELL_X52_Y21_N3
\datapath_inst|register_file_inst|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux22~4_combout\ = ( \datapath_inst|register_file_inst|Mux22~3_combout\ & ( \datapath_inst|register_file_inst|Mux22~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux22~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|Mux22~1_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux22~3_combout\ & ( \datapath_inst|register_file_inst|Mux22~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux22~2_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((\datapath_inst|register_file_inst|Mux22~1_combout\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux22~3_combout\ & ( !\datapath_inst|register_file_inst|Mux22~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux22~2_combout\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|Mux22~1_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux22~3_combout\ & ( !\datapath_inst|register_file_inst|Mux22~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (\datapath_inst|register_file_inst|Mux22~2_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((\datapath_inst|register_file_inst|Mux22~1_combout\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux22~2_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux22~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux22~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux22~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux22~4_combout\);

-- Location: LABCELL_X51_Y19_N57
\datapath_inst|mux_rb|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux6~0_combout\ = ( \datapath_inst|register_file_inst|Mux6~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & (\datapath_inst|register_file_inst|Mux22~4_combout\)) # (\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9)))))) # (\control|alu_rb_sel\(0) & (((!\control|alu_rb_sel\(1))))) ) ) # ( !\datapath_inst|register_file_inst|Mux6~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- (\datapath_inst|register_file_inst|Mux22~4_combout\)) # (\control|alu_rb_sel\(1) & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001110000011111000111000001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux22~4_combout\,
	datab => \control|ALT_INV_alu_rb_sel\(0),
	datac => \control|ALT_INV_alu_rb_sel\(1),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(9),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\,
	combout => \datapath_inst|mux_rb|Mux6~0_combout\);

-- Location: MLABCELL_X52_Y21_N6
\datapath_inst|mux_ra|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux6~0_combout\ = ( \datapath_inst|register_file_inst|Mux6~4_combout\ & ( (!\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux22~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux6~4_combout\ & ( 
-- (\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux22~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux22~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\,
	combout => \datapath_inst|mux_ra|Mux6~0_combout\);

-- Location: MLABCELL_X52_Y21_N9
\datapath_inst|reg_file_data_in|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~2_combout\ = ( \datapath_inst|mux_ra|Mux6~0_combout\ & ( (\datapath_inst|mux_rb|Mux6~0_combout\ & (!\datapath_inst|mux_ra|Mux7~0_combout\ $ (\datapath_inst|mux_rb|Mux7~0_combout\))) ) ) # ( 
-- !\datapath_inst|mux_ra|Mux6~0_combout\ & ( (!\datapath_inst|mux_rb|Mux6~0_combout\ & (!\datapath_inst|mux_ra|Mux7~0_combout\ $ (\datapath_inst|mux_rb|Mux7~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux7~0_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux6~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~2_combout\);

-- Location: FF_X45_Y22_N56
\datapath_inst|register_file_inst|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][5]~q\);

-- Location: FF_X47_Y21_N23
\datapath_inst|register_file_inst|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][5]~q\);

-- Location: FF_X45_Y23_N53
\datapath_inst|register_file_inst|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][5]~q\);

-- Location: FF_X48_Y24_N2
\datapath_inst|register_file_inst|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][5]~q\);

-- Location: LABCELL_X45_Y22_N57
\datapath_inst|register_file_inst|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux26~1_combout\ = ( \datapath_inst|register_file_inst|regs[5][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # 
-- (\datapath_inst|register_file_inst|regs[13][5]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (\datapath_inst|register_file_inst|regs[13][5]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) ) ) ) # ( \datapath_inst|register_file_inst|regs[5][5]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (\datapath_inst|register_file_inst|regs[1][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[9][5]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][5]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[1][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- ((\datapath_inst|register_file_inst|regs[9][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][5]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][5]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][5]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[5][5]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	combout => \datapath_inst|register_file_inst|Mux26~1_combout\);

-- Location: FF_X46_Y24_N8
\datapath_inst|register_file_inst|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][5]~q\);

-- Location: FF_X45_Y22_N44
\datapath_inst|register_file_inst|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][5]~q\);

-- Location: MLABCELL_X47_Y24_N0
\datapath_inst|register_file_inst|regs[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[4][5]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux10~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[4][5]~feeder_combout\);

-- Location: FF_X47_Y24_N2
\datapath_inst|register_file_inst|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[4][5]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][5]~q\);

-- Location: LABCELL_X45_Y22_N3
\datapath_inst|register_file_inst|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux26~0_combout\ = ( \datapath_inst|register_file_inst|regs[4][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # 
-- (\datapath_inst|register_file_inst|regs[12][5]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (\datapath_inst|register_file_inst|regs[12][5]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) ) ) ) # ( \datapath_inst|register_file_inst|regs[4][5]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (\datapath_inst|register_file_inst|regs[0][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[8][5]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][5]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[0][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- ((\datapath_inst|register_file_inst|regs[8][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][5]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[8][5]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[12][5]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[4][5]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	combout => \datapath_inst|register_file_inst|Mux26~0_combout\);

-- Location: LABCELL_X45_Y24_N0
\datapath_inst|register_file_inst|regs[14][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[14][5]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux10~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[14][5]~feeder_combout\);

-- Location: FF_X45_Y24_N2
\datapath_inst|register_file_inst|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[14][5]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][5]~q\);

-- Location: FF_X47_Y24_N59
\datapath_inst|register_file_inst|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][5]~q\);

-- Location: LABCELL_X45_Y24_N54
\datapath_inst|register_file_inst|regs[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[10][5]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux10~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[10][5]~feeder_combout\);

-- Location: FF_X45_Y24_N56
\datapath_inst|register_file_inst|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[10][5]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][5]~q\);

-- Location: FF_X46_Y23_N23
\datapath_inst|register_file_inst|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][5]~q\);

-- Location: LABCELL_X45_Y24_N9
\datapath_inst|register_file_inst|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux26~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[2][5]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][5]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[14][5]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[2][5]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[6][5]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[2][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][5]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][5]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[2][5]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[6][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][5]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][5]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][5]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][5]~q\,
	combout => \datapath_inst|register_file_inst|Mux26~2_combout\);

-- Location: FF_X46_Y24_N56
\datapath_inst|register_file_inst|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][5]~q\);

-- Location: FF_X48_Y24_N8
\datapath_inst|register_file_inst|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][5]~q\);

-- Location: FF_X46_Y24_N41
\datapath_inst|register_file_inst|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][5]~q\);

-- Location: FF_X47_Y21_N17
\datapath_inst|register_file_inst|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][5]~q\);

-- Location: LABCELL_X46_Y24_N36
\datapath_inst|register_file_inst|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux26~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[3][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- ((\datapath_inst|register_file_inst|regs[11][5]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|regs[15][5]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ 
-- & ( \datapath_inst|register_file_inst|regs[3][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) # (\datapath_inst|register_file_inst|regs[7][5]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ 
-- & ( !\datapath_inst|register_file_inst|regs[3][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|regs[11][5]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (\datapath_inst|register_file_inst|regs[15][5]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[3][5]~q\ & ( (\datapath_inst|register_file_inst|regs[7][5]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[15][5]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][5]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[11][5]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][5]~q\,
	combout => \datapath_inst|register_file_inst|Mux26~3_combout\);

-- Location: LABCELL_X45_Y22_N39
\datapath_inst|register_file_inst|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux26~4_combout\ = ( \datapath_inst|register_file_inst|Mux26~2_combout\ & ( \datapath_inst|register_file_inst|Mux26~3_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((\datapath_inst|register_file_inst|Mux26~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux26~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) 
-- ) ) # ( !\datapath_inst|register_file_inst|Mux26~2_combout\ & ( \datapath_inst|register_file_inst|Mux26~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|Mux26~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux26~1_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) ) ) ) # ( \datapath_inst|register_file_inst|Mux26~2_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux26~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|Mux26~0_combout\))) 
-- # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux26~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux26~2_combout\ & ( !\datapath_inst|register_file_inst|Mux26~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|Mux26~0_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux26~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux26~1_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux26~0_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux26~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux26~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux26~4_combout\);

-- Location: LABCELL_X50_Y23_N33
\datapath_inst|mux_ra|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux10~0_combout\ = ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( \datapath_inst|register_file_inst|Mux26~4_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux10~4_combout\ & ( 
-- \datapath_inst|register_file_inst|Mux26~4_combout\ & ( \control|alu_ra_sel\(0) ) ) ) # ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( !\datapath_inst|register_file_inst|Mux26~4_combout\ & ( !\control|alu_ra_sel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux26~4_combout\,
	combout => \datapath_inst|mux_ra|Mux10~0_combout\);

-- Location: MLABCELL_X52_Y25_N21
\datapath_inst|register_file_inst|regs[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[0][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[0][4]~feeder_combout\);

-- Location: FF_X52_Y25_N23
\datapath_inst|register_file_inst|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[0][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][4]~q\);

-- Location: MLABCELL_X52_Y25_N30
\datapath_inst|register_file_inst|regs[3][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[3][4]~feeder_combout\);

-- Location: FF_X52_Y25_N32
\datapath_inst|register_file_inst|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[3][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][4]~q\);

-- Location: FF_X50_Y23_N26
\datapath_inst|register_file_inst|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][4]~q\);

-- Location: MLABCELL_X52_Y25_N57
\datapath_inst|register_file_inst|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux27~0_combout\ = ( \datapath_inst|register_file_inst|regs[2][4]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[1][4]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][4]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][4]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[1][4]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][4]~q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][4]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[0][4]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][4]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- (\datapath_inst|register_file_inst|regs[0][4]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[3][4]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][4]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][4]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux27~0_combout\);

-- Location: LABCELL_X46_Y25_N48
\datapath_inst|register_file_inst|regs[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[8][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[8][4]~feeder_combout\);

-- Location: FF_X46_Y25_N49
\datapath_inst|register_file_inst|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[8][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][4]~q\);

-- Location: LABCELL_X48_Y25_N6
\datapath_inst|register_file_inst|regs[11][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[11][4]~feeder_combout\);

-- Location: FF_X48_Y25_N8
\datapath_inst|register_file_inst|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[11][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][4]~q\);

-- Location: FF_X51_Y25_N2
\datapath_inst|register_file_inst|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][4]~q\);

-- Location: FF_X51_Y25_N44
\datapath_inst|register_file_inst|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][4]~q\);

-- Location: LABCELL_X48_Y25_N30
\datapath_inst|register_file_inst|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux27~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[11][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[9][4]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[10][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][4]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[9][4]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][4]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux27~2_combout\);

-- Location: MLABCELL_X52_Y24_N18
\datapath_inst|register_file_inst|regs[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[4][4]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux11~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[4][4]~feeder_combout\);

-- Location: FF_X52_Y24_N20
\datapath_inst|register_file_inst|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[4][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][4]~q\);

-- Location: FF_X53_Y24_N8
\datapath_inst|register_file_inst|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][4]~q\);

-- Location: MLABCELL_X52_Y25_N24
\datapath_inst|register_file_inst|regs[7][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[7][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[7][4]~feeder_combout\);

-- Location: FF_X52_Y25_N26
\datapath_inst|register_file_inst|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[7][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][4]~q\);

-- Location: FF_X48_Y24_N43
\datapath_inst|register_file_inst|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][4]~q\);

-- Location: MLABCELL_X52_Y25_N3
\datapath_inst|register_file_inst|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux27~1_combout\ = ( \datapath_inst|register_file_inst|regs[5][4]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[7][4]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][4]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- \datapath_inst|register_file_inst|regs[7][4]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[5][4]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[4][4]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][4]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][4]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[4][4]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[4][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][4]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[7][4]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[5][4]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux27~1_combout\);

-- Location: LABCELL_X48_Y25_N24
\datapath_inst|register_file_inst|regs[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[14][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[14][4]~feeder_combout\);

-- Location: FF_X48_Y25_N26
\datapath_inst|register_file_inst|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[14][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][4]~q\);

-- Location: FF_X50_Y25_N47
\datapath_inst|register_file_inst|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][4]~q\);

-- Location: MLABCELL_X47_Y25_N36
\datapath_inst|register_file_inst|regs[12][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[12][4]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[12][4]~feeder_combout\);

-- Location: FF_X47_Y25_N38
\datapath_inst|register_file_inst|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[12][4]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][4]~q\);

-- Location: FF_X50_Y25_N2
\datapath_inst|register_file_inst|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][4]~q\);

-- Location: LABCELL_X48_Y25_N15
\datapath_inst|register_file_inst|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux27~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[15][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[13][4]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[14][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[15][4]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[12][4]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][4]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux27~3_combout\);

-- Location: LABCELL_X51_Y25_N3
\datapath_inst|register_file_inst|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux27~4_combout\ = ( \datapath_inst|register_file_inst|Mux27~1_combout\ & ( \datapath_inst|register_file_inst|Mux27~3_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux27~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux27~2_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) ) 
-- ) ) # ( !\datapath_inst|register_file_inst|Mux27~1_combout\ & ( \datapath_inst|register_file_inst|Mux27~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|Mux27~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux27~2_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux27~1_combout\ & ( !\datapath_inst|register_file_inst|Mux27~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux27~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux27~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux27~1_combout\ & ( !\datapath_inst|register_file_inst|Mux27~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux27~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux27~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux27~0_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux27~2_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux27~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux27~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux27~4_combout\);

-- Location: LABCELL_X50_Y23_N6
\datapath_inst|mux_ra|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux11~0_combout\ = ( \datapath_inst|register_file_inst|Mux27~4_combout\ & ( (\datapath_inst|register_file_inst|Mux11~4_combout\) # (\control|alu_ra_sel\(0)) ) ) # ( !\datapath_inst|register_file_inst|Mux27~4_combout\ & ( 
-- (!\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux11~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux27~4_combout\,
	combout => \datapath_inst|mux_ra|Mux11~0_combout\);

-- Location: FF_X51_Y23_N14
\datapath_inst|instruction_register_inst|ir_reg|reg_out[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[4]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y23_N9
\datapath_inst|mux_rb|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux11~0_combout\ = ( \datapath_inst|register_file_inst|Mux11~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & ((\datapath_inst|register_file_inst|Mux27~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[4]~DUPLICATE_q\)))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1))) ) ) # ( !\datapath_inst|register_file_inst|Mux11~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|register_file_inst|Mux27~4_combout\))) # (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[4]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[4]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux27~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\,
	combout => \datapath_inst|mux_rb|Mux11~0_combout\);

-- Location: FF_X48_Y21_N38
\datapath_inst|register_file_inst|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][3]~q\);

-- Location: LABCELL_X46_Y23_N39
\datapath_inst|register_file_inst|regs[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[2][3]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[2][3]~feeder_combout\);

-- Location: FF_X46_Y23_N41
\datapath_inst|register_file_inst|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[2][3]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][3]~q\);

-- Location: FF_X48_Y23_N2
\datapath_inst|register_file_inst|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][3]~q\);

-- Location: FF_X48_Y21_N17
\datapath_inst|register_file_inst|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][3]~q\);

-- Location: LABCELL_X48_Y23_N6
\datapath_inst|register_file_inst|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux28~2_combout\ = ( \datapath_inst|register_file_inst|regs[14][3]~q\ & ( \datapath_inst|register_file_inst|regs[6][3]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[2][3]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][3]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][3]~q\ & ( \datapath_inst|register_file_inst|regs[6][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[2][3]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][3]~q\))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[14][3]~q\ & ( !\datapath_inst|register_file_inst|regs[6][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[2][3]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[10][3]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][3]~q\ & ( !\datapath_inst|register_file_inst|regs[6][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[2][3]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[10][3]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[2][3]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[14][3]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[6][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux28~2_combout\);

-- Location: LABCELL_X48_Y24_N3
\datapath_inst|register_file_inst|regs[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][3]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[5][3]~feeder_combout\);

-- Location: FF_X48_Y24_N4
\datapath_inst|register_file_inst|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[5][3]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][3]~q\);

-- Location: FF_X50_Y24_N32
\datapath_inst|register_file_inst|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][3]~q\);

-- Location: FF_X50_Y23_N53
\datapath_inst|register_file_inst|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][3]~q\);

-- Location: LABCELL_X45_Y23_N39
\datapath_inst|register_file_inst|regs[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[9][3]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[9][3]~feeder_combout\);

-- Location: FF_X45_Y23_N41
\datapath_inst|register_file_inst|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[9][3]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][3]~q\);

-- Location: LABCELL_X50_Y24_N21
\datapath_inst|register_file_inst|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux28~1_combout\ = ( \datapath_inst|register_file_inst|regs[9][3]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[13][3]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][3]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (\datapath_inst|register_file_inst|regs[13][3]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[9][3]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[1][3]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[5][3]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][3]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ 
-- & ((\datapath_inst|register_file_inst|regs[1][3]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[5][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[5][3]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[13][3]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][3]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[9][3]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	combout => \datapath_inst|register_file_inst|Mux28~1_combout\);

-- Location: LABCELL_X48_Y20_N48
\datapath_inst|register_file_inst|regs[11][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][3]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[11][3]~feeder_combout\);

-- Location: FF_X48_Y20_N50
\datapath_inst|register_file_inst|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[11][3]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][3]~q\);

-- Location: FF_X47_Y20_N50
\datapath_inst|register_file_inst|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][3]~q\);

-- Location: FF_X47_Y20_N20
\datapath_inst|register_file_inst|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][3]~q\);

-- Location: FF_X50_Y22_N38
\datapath_inst|register_file_inst|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][3]~q\);

-- Location: LABCELL_X48_Y20_N39
\datapath_inst|register_file_inst|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux28~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[15][3]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[11][3]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[15][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ 
-- & ((\datapath_inst|register_file_inst|regs[3][3]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[7][3]~q\)) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) 
-- & ( !\datapath_inst|register_file_inst|regs[15][3]~q\ & ( (\datapath_inst|register_file_inst|regs[11][3]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|register_file_inst|regs[15][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][3]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[7][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][3]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][3]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][3]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux28~3_combout\);

-- Location: FF_X47_Y24_N49
\datapath_inst|register_file_inst|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][3]~q\);

-- Location: MLABCELL_X52_Y24_N12
\datapath_inst|register_file_inst|regs[12][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[12][3]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[12][3]~feeder_combout\);

-- Location: FF_X52_Y24_N14
\datapath_inst|register_file_inst|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[12][3]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][3]~q\);

-- Location: FF_X47_Y24_N35
\datapath_inst|register_file_inst|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][3]~q\);

-- Location: MLABCELL_X52_Y24_N9
\datapath_inst|register_file_inst|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux28~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[8][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[4][3]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][3]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[8][3]~q\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[0][3]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[8][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[4][3]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][3]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[8][3]~q\ & ( (\datapath_inst|register_file_inst|regs[0][3]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][3]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][3]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[4][3]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[8][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux28~0_combout\);

-- Location: LABCELL_X50_Y22_N54
\datapath_inst|register_file_inst|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux28~4_combout\ = ( \datapath_inst|register_file_inst|Mux28~3_combout\ & ( \datapath_inst|register_file_inst|Mux28~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux28~2_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|register_file_inst|Mux28~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux28~3_combout\ & ( \datapath_inst|register_file_inst|Mux28~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux28~2_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux28~1_combout\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux28~3_combout\ & ( !\datapath_inst|register_file_inst|Mux28~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux28~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((\datapath_inst|register_file_inst|Mux28~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\))) 
-- ) ) ) # ( !\datapath_inst|register_file_inst|Mux28~3_combout\ & ( !\datapath_inst|register_file_inst|Mux28~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux28~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux28~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux28~2_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux28~1_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux28~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux28~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux28~4_combout\);

-- Location: LABCELL_X50_Y23_N48
\datapath_inst|mux_ra|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux12~0_combout\ = ( \datapath_inst|register_file_inst|Mux28~4_combout\ & ( \datapath_inst|register_file_inst|Mux12~4_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux28~4_combout\ & ( 
-- \datapath_inst|register_file_inst|Mux12~4_combout\ & ( !\control|alu_ra_sel\(0) ) ) ) # ( \datapath_inst|register_file_inst|Mux28~4_combout\ & ( !\datapath_inst|register_file_inst|Mux12~4_combout\ & ( \control|alu_ra_sel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux28~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\,
	combout => \datapath_inst|mux_ra|Mux12~0_combout\);

-- Location: LABCELL_X50_Y22_N6
\datapath_inst|mux_rb|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux12~0_combout\ = ( \datapath_inst|register_file_inst|Mux12~4_combout\ & ( (!\control|alu_rb_sel\(1) & (((\control|alu_rb_sel\(0))) # (\datapath_inst|register_file_inst|Mux28~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3) & !\control|alu_rb_sel\(0))))) ) ) # ( !\datapath_inst|register_file_inst|Mux12~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- (\datapath_inst|register_file_inst|Mux28~4_combout\)) # (\control|alu_rb_sel\(1) & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011111100000101001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux28~4_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(3),
	datac => \control|ALT_INV_alu_rb_sel\(1),
	datad => \control|ALT_INV_alu_rb_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\,
	combout => \datapath_inst|mux_rb|Mux12~0_combout\);

-- Location: FF_X51_Y23_N2
\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y23_N3
\datapath_inst|mux_rb|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux10~0_combout\ = ( \datapath_inst|register_file_inst|Mux26~4_combout\ & ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( (!\control|alu_rb_sel\(1)) # ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\ 
-- & !\control|alu_rb_sel\(0))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux26~4_combout\ & ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( (!\control|alu_rb_sel\(1) & ((\control|alu_rb_sel\(0)))) # (\control|alu_rb_sel\(1) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\ & !\control|alu_rb_sel\(0))) ) ) ) # ( \datapath_inst|register_file_inst|Mux26~4_combout\ & ( !\datapath_inst|register_file_inst|Mux10~4_combout\ & ( (!\control|alu_rb_sel\(0) & 
-- ((!\control|alu_rb_sel\(1)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux26~4_combout\ & ( !\datapath_inst|register_file_inst|Mux10~4_combout\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\ & (\control|alu_rb_sel\(1) & !\control|alu_rb_sel\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111101010000000000000101111100001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[5]~DUPLICATE_q\,
	datac => \control|ALT_INV_alu_rb_sel\(1),
	datad => \control|ALT_INV_alu_rb_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux26~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\,
	combout => \datapath_inst|mux_rb|Mux10~0_combout\);

-- Location: LABCELL_X50_Y23_N18
\datapath_inst|reg_file_data_in|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~5_combout\ = ( \datapath_inst|mux_rb|Mux12~0_combout\ & ( \datapath_inst|mux_rb|Mux10~0_combout\ & ( (\datapath_inst|mux_ra|Mux10~0_combout\ & (\datapath_inst|mux_ra|Mux12~0_combout\ & 
-- (!\datapath_inst|mux_ra|Mux11~0_combout\ $ (\datapath_inst|mux_rb|Mux11~0_combout\)))) ) ) ) # ( !\datapath_inst|mux_rb|Mux12~0_combout\ & ( \datapath_inst|mux_rb|Mux10~0_combout\ & ( (\datapath_inst|mux_ra|Mux10~0_combout\ & 
-- (!\datapath_inst|mux_ra|Mux12~0_combout\ & (!\datapath_inst|mux_ra|Mux11~0_combout\ $ (\datapath_inst|mux_rb|Mux11~0_combout\)))) ) ) ) # ( \datapath_inst|mux_rb|Mux12~0_combout\ & ( !\datapath_inst|mux_rb|Mux10~0_combout\ & ( 
-- (!\datapath_inst|mux_ra|Mux10~0_combout\ & (\datapath_inst|mux_ra|Mux12~0_combout\ & (!\datapath_inst|mux_ra|Mux11~0_combout\ $ (\datapath_inst|mux_rb|Mux11~0_combout\)))) ) ) ) # ( !\datapath_inst|mux_rb|Mux12~0_combout\ & ( 
-- !\datapath_inst|mux_rb|Mux10~0_combout\ & ( (!\datapath_inst|mux_ra|Mux10~0_combout\ & (!\datapath_inst|mux_ra|Mux12~0_combout\ & (!\datapath_inst|mux_ra|Mux11~0_combout\ $ (\datapath_inst|mux_rb|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux10~0_combout\,
	datab => \datapath_inst|mux_ra|ALT_INV_Mux11~0_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux12~0_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~5_combout\);

-- Location: LABCELL_X50_Y23_N12
\datapath_inst|reg_file_data_in|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~6_combout\ = ( \datapath_inst|mux_rb|Mux12~0_combout\ & ( \datapath_inst|mux_rb|Mux10~0_combout\ & ( (\datapath_inst|mux_ra|Mux11~0_combout\ & (!\datapath_inst|mux_rb|Mux11~0_combout\ & 
-- \datapath_inst|mux_ra|Mux10~0_combout\)) ) ) ) # ( !\datapath_inst|mux_rb|Mux12~0_combout\ & ( \datapath_inst|mux_rb|Mux10~0_combout\ & ( (\datapath_inst|mux_ra|Mux10~0_combout\ & ((!\datapath_inst|mux_ra|Mux12~0_combout\ & 
-- (\datapath_inst|mux_ra|Mux11~0_combout\ & !\datapath_inst|mux_rb|Mux11~0_combout\)) # (\datapath_inst|mux_ra|Mux12~0_combout\ & ((!\datapath_inst|mux_rb|Mux11~0_combout\) # (\datapath_inst|mux_ra|Mux11~0_combout\))))) ) ) ) # ( 
-- \datapath_inst|mux_rb|Mux12~0_combout\ & ( !\datapath_inst|mux_rb|Mux10~0_combout\ & ( ((\datapath_inst|mux_ra|Mux11~0_combout\ & !\datapath_inst|mux_rb|Mux11~0_combout\)) # (\datapath_inst|mux_ra|Mux10~0_combout\) ) ) ) # ( 
-- !\datapath_inst|mux_rb|Mux12~0_combout\ & ( !\datapath_inst|mux_rb|Mux10~0_combout\ & ( ((!\datapath_inst|mux_ra|Mux12~0_combout\ & (\datapath_inst|mux_ra|Mux11~0_combout\ & !\datapath_inst|mux_rb|Mux11~0_combout\)) # 
-- (\datapath_inst|mux_ra|Mux12~0_combout\ & ((!\datapath_inst|mux_rb|Mux11~0_combout\) # (\datapath_inst|mux_ra|Mux11~0_combout\)))) # (\datapath_inst|mux_ra|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111111111001100001111111100000000011100010000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux12~0_combout\,
	datab => \datapath_inst|mux_ra|ALT_INV_Mux11~0_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux10~0_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~6_combout\);

-- Location: FF_X47_Y22_N56
\datapath_inst|register_file_inst|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][12]~q\);

-- Location: FF_X47_Y23_N2
\datapath_inst|register_file_inst|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][12]~q\);

-- Location: FF_X47_Y22_N44
\datapath_inst|register_file_inst|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][12]~q\);

-- Location: FF_X50_Y21_N35
\datapath_inst|register_file_inst|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][12]~q\);

-- Location: MLABCELL_X47_Y22_N24
\datapath_inst|register_file_inst|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux19~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][12]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- (\datapath_inst|register_file_inst|regs[14][12]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][12]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[12][12]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[13][12]~q\)) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[15][12]~q\ & ( (\datapath_inst|register_file_inst|regs[14][12]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) ) ) ) # 
-- ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[15][12]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[12][12]~q\))) 
-- # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[13][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][12]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[13][12]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[12][12]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][12]~q\,
	combout => \datapath_inst|register_file_inst|Mux19~3_combout\);

-- Location: FF_X47_Y21_N35
\datapath_inst|register_file_inst|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][12]~q\);

-- Location: FF_X47_Y21_N11
\datapath_inst|register_file_inst|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][12]~q\);

-- Location: FF_X50_Y21_N44
\datapath_inst|register_file_inst|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][12]~q\);

-- Location: MLABCELL_X47_Y21_N12
\datapath_inst|register_file_inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux19~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[3][12]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[1][12]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[2][12]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][12]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[3][12]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][12]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[2][12]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux19~0_combout\);

-- Location: FF_X48_Y24_N26
\datapath_inst|register_file_inst|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][12]~q\);

-- Location: FF_X48_Y24_N17
\datapath_inst|register_file_inst|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][12]~q\);

-- Location: FF_X47_Y24_N23
\datapath_inst|register_file_inst|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][12]~q\);

-- Location: FF_X47_Y24_N26
\datapath_inst|register_file_inst|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][12]~q\);

-- Location: LABCELL_X48_Y24_N48
\datapath_inst|register_file_inst|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux19~1_combout\ = ( \datapath_inst|register_file_inst|regs[4][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[5][12]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[7][12]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][12]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[5][12]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[7][12]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[4][12]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) 
-- & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[6][12]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][12]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( (\datapath_inst|register_file_inst|regs[6][12]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[5][12]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][12]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][12]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[4][12]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux19~1_combout\);

-- Location: FF_X45_Y21_N38
\datapath_inst|register_file_inst|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][12]~q\);

-- Location: FF_X46_Y21_N38
\datapath_inst|register_file_inst|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][12]~q\);

-- Location: LABCELL_X46_Y21_N48
\datapath_inst|register_file_inst|regs[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[8][12]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux3~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux3~5_combout\,
	combout => \datapath_inst|register_file_inst|regs[8][12]~feeder_combout\);

-- Location: FF_X46_Y21_N50
\datapath_inst|register_file_inst|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[8][12]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][12]~q\);

-- Location: FF_X45_Y21_N50
\datapath_inst|register_file_inst|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][12]~q\);

-- Location: LABCELL_X45_Y21_N3
\datapath_inst|register_file_inst|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux19~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[11][12]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[10][12]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[9][12]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- ( \datapath_inst|register_file_inst|regs[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][12]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[10][12]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[8][12]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][12]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	combout => \datapath_inst|register_file_inst|Mux19~2_combout\);

-- Location: LABCELL_X48_Y22_N9
\datapath_inst|register_file_inst|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux19~4_combout\ = ( \datapath_inst|register_file_inst|Mux19~1_combout\ & ( \datapath_inst|register_file_inst|Mux19~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|register_file_inst|Mux19~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) # 
-- ((\datapath_inst|register_file_inst|Mux19~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux19~1_combout\ & ( \datapath_inst|register_file_inst|Mux19~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux19~0_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) # 
-- ((\datapath_inst|register_file_inst|Mux19~3_combout\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux19~1_combout\ & ( !\datapath_inst|register_file_inst|Mux19~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|register_file_inst|Mux19~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (\datapath_inst|register_file_inst|Mux19~3_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux19~1_combout\ & ( !\datapath_inst|register_file_inst|Mux19~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & ((\datapath_inst|register_file_inst|Mux19~0_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (\datapath_inst|register_file_inst|Mux19~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux19~3_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux19~0_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux19~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux19~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux19~4_combout\);

-- Location: MLABCELL_X52_Y22_N42
\datapath_inst|ALU_inst|result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|result~2_combout\ = ( \control|alu_ra_sel\(0) & ( \datapath_inst|register_file_inst|Mux19~4_combout\ & ( (!\control|alu_rb_sel\(1) & (\control|alu_rb_sel\(0) & ((!\datapath_inst|register_file_inst|Mux3~4_combout\)))) # 
-- (\control|alu_rb_sel\(1) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))) # (\control|alu_rb_sel\(0)))) ) ) ) # ( !\control|alu_ra_sel\(0) & ( \datapath_inst|register_file_inst|Mux19~4_combout\ & ( (!\control|alu_rb_sel\(1) & 
-- (!\control|alu_rb_sel\(0) & ((!\datapath_inst|register_file_inst|Mux3~4_combout\)))) # (\control|alu_rb_sel\(1) & (!\datapath_inst|register_file_inst|Mux3~4_combout\ $ (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12)) # 
-- (\control|alu_rb_sel\(0)))))) ) ) ) # ( \control|alu_ra_sel\(0) & ( !\datapath_inst|register_file_inst|Mux19~4_combout\ & ( (!\control|alu_rb_sel\(1) & (\control|alu_rb_sel\(0) & ((\datapath_inst|register_file_inst|Mux3~4_combout\)))) # 
-- (\control|alu_rb_sel\(1) & (!\control|alu_rb_sel\(0) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12)))) ) ) ) # ( !\control|alu_ra_sel\(0) & ( !\datapath_inst|register_file_inst|Mux19~4_combout\ & ( (!\control|alu_rb_sel\(1) & 
-- (!\control|alu_rb_sel\(0) & ((\datapath_inst|register_file_inst|Mux3~4_combout\)))) # (\control|alu_rb_sel\(1) & (!\datapath_inst|register_file_inst|Mux3~4_combout\ $ (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12)) # 
-- (\control|alu_rb_sel\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011011001000001000010011010001100010100010111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(1),
	datab => \control|ALT_INV_alu_rb_sel\(0),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(12),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\,
	datae => \control|ALT_INV_alu_ra_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux19~4_combout\,
	combout => \datapath_inst|ALU_inst|result~2_combout\);

-- Location: FF_X52_Y22_N17
\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(15));

-- Location: FF_X47_Y21_N26
\datapath_inst|register_file_inst|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][15]~q\);

-- Location: FF_X52_Y23_N14
\datapath_inst|register_file_inst|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][15]~q\);

-- Location: FF_X52_Y23_N32
\datapath_inst|register_file_inst|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][15]~q\);

-- Location: FF_X50_Y24_N2
\datapath_inst|register_file_inst|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][15]~q\);

-- Location: MLABCELL_X52_Y23_N15
\datapath_inst|register_file_inst|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux16~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][15]~q\ ) ) ) # 
-- ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[7][15]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[11][15]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[3][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[3][15]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][15]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[11][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][15]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux16~3_combout\);

-- Location: FF_X53_Y22_N20
\datapath_inst|register_file_inst|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][15]~q\);

-- Location: FF_X53_Y22_N44
\datapath_inst|register_file_inst|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][15]~q\);

-- Location: FF_X53_Y22_N52
\datapath_inst|register_file_inst|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][15]~q\);

-- Location: FF_X46_Y22_N43
\datapath_inst|register_file_inst|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][15]~q\);

-- Location: LABCELL_X53_Y22_N21
\datapath_inst|register_file_inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux16~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[12][15]~q\ ) ) ) # 
-- ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[4][15]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[8][15]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][15]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][15]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[12][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][15]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux16~0_combout\);

-- Location: FF_X50_Y24_N50
\datapath_inst|register_file_inst|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][15]~q\);

-- Location: FF_X51_Y25_N11
\datapath_inst|register_file_inst|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][15]~q\);

-- Location: LABCELL_X53_Y25_N33
\datapath_inst|register_file_inst|regs[1][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[1][15]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux0~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux0~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[1][15]~feeder_combout\);

-- Location: FF_X53_Y25_N35
\datapath_inst|register_file_inst|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[1][15]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][15]~q\);

-- Location: LABCELL_X53_Y25_N42
\datapath_inst|register_file_inst|regs[5][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][15]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux0~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux0~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[5][15]~feeder_combout\);

-- Location: FF_X53_Y25_N44
\datapath_inst|register_file_inst|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[5][15]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][15]~q\);

-- Location: LABCELL_X50_Y24_N6
\datapath_inst|register_file_inst|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux16~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[13][15]~q\ ) ) ) # 
-- ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][15]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[9][15]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[1][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][15]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][15]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][15]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux16~1_combout\);

-- Location: FF_X50_Y23_N56
\datapath_inst|register_file_inst|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][15]~q\);

-- Location: FF_X53_Y23_N17
\datapath_inst|register_file_inst|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][15]~q\);

-- Location: FF_X51_Y20_N38
\datapath_inst|register_file_inst|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][15]~q\);

-- Location: LABCELL_X53_Y23_N30
\datapath_inst|register_file_inst|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux16~2_combout\ = ( \datapath_inst|register_file_inst|regs[6][15]~q\ & ( \datapath_inst|register_file_inst|regs[14][15]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (\datapath_inst|register_file_inst|regs[2][15]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[10][15]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) ) ) 
-- ) # ( !\datapath_inst|register_file_inst|regs[6][15]~q\ & ( \datapath_inst|register_file_inst|regs[14][15]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[2][15]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((\datapath_inst|register_file_inst|regs[10][15]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) ) 
-- ) ) # ( \datapath_inst|register_file_inst|regs[6][15]~q\ & ( !\datapath_inst|register_file_inst|regs[14][15]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((\datapath_inst|register_file_inst|regs[2][15]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[10][15]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[6][15]~q\ & ( !\datapath_inst|register_file_inst|regs[14][15]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[2][15]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[10][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[2][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][15]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[6][15]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[14][15]~q\,
	combout => \datapath_inst|register_file_inst|Mux16~2_combout\);

-- Location: LABCELL_X53_Y22_N48
\datapath_inst|register_file_inst|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux16~4_combout\ = ( \datapath_inst|register_file_inst|Mux16~1_combout\ & ( \datapath_inst|register_file_inst|Mux16~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|Mux16~0_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux16~3_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux16~1_combout\ & ( \datapath_inst|register_file_inst|Mux16~2_combout\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|Mux16~0_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux16~3_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux16~1_combout\ & ( !\datapath_inst|register_file_inst|Mux16~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((\datapath_inst|register_file_inst|Mux16~0_combout\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)) # 
-- (\datapath_inst|register_file_inst|Mux16~3_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux16~1_combout\ & ( !\datapath_inst|register_file_inst|Mux16~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|register_file_inst|Mux16~0_combout\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|Mux16~3_combout\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux16~3_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux16~0_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux16~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux16~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux16~4_combout\);

-- Location: MLABCELL_X52_Y22_N36
\datapath_inst|ALU_inst|result~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|result~5_combout\ = ( \datapath_inst|register_file_inst|Mux16~4_combout\ & ( \datapath_inst|register_file_inst|Mux0~4_combout\ & ( (\control|alu_rb_sel\(1) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(15)) # 
-- (\control|alu_rb_sel\(0)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux16~4_combout\ & ( \datapath_inst|register_file_inst|Mux0~4_combout\ & ( !\control|alu_ra_sel\(0) $ (((!\control|alu_rb_sel\(1) & (\control|alu_rb_sel\(0))) # 
-- (\control|alu_rb_sel\(1) & (!\control|alu_rb_sel\(0) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(15))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux16~4_combout\ & ( !\datapath_inst|register_file_inst|Mux0~4_combout\ & ( 
-- !\control|alu_ra_sel\(0) $ ((((\control|alu_rb_sel\(1) & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(15))) # (\control|alu_rb_sel\(0)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux16~4_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux0~4_combout\ & ( (\control|alu_rb_sel\(1) & (!\control|alu_rb_sel\(0) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100100011000111001111011001001001100101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(1),
	datab => \control|ALT_INV_alu_rb_sel\(0),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(15),
	datad => \control|ALT_INV_alu_ra_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux16~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\,
	combout => \datapath_inst|ALU_inst|result~5_combout\);

-- Location: FF_X46_Y22_N35
\datapath_inst|register_file_inst|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][14]~q\);

-- Location: FF_X47_Y21_N59
\datapath_inst|register_file_inst|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][14]~q\);

-- Location: FF_X46_Y23_N44
\datapath_inst|register_file_inst|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][14]~q\);

-- Location: LABCELL_X46_Y22_N36
\datapath_inst|register_file_inst|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux17~0_combout\ = ( \datapath_inst|register_file_inst|regs[1][14]~q\ & ( \datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (((\datapath_inst|register_file_inst|regs[0][14]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- ((\datapath_inst|register_file_inst|regs[3][14]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][14]~q\ & ( \datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[0][14]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- ((\datapath_inst|register_file_inst|regs[3][14]~q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][14]~q\ & ( !\datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (((\datapath_inst|register_file_inst|regs[0][14]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((\datapath_inst|register_file_inst|regs[3][14]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][14]~q\ & ( !\datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[0][14]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((\datapath_inst|register_file_inst|regs[3][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][14]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[3][14]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][14]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][14]~q\,
	combout => \datapath_inst|register_file_inst|Mux17~0_combout\);

-- Location: FF_X45_Y22_N26
\datapath_inst|register_file_inst|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][14]~q\);

-- Location: FF_X46_Y22_N14
\datapath_inst|register_file_inst|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][14]~q\);

-- Location: MLABCELL_X47_Y22_N39
\datapath_inst|register_file_inst|regs[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[12][14]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux1~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux1~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[12][14]~feeder_combout\);

-- Location: FF_X47_Y22_N41
\datapath_inst|register_file_inst|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[12][14]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][14]~q\);

-- Location: FF_X51_Y22_N38
\datapath_inst|register_file_inst|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][14]~q\);

-- Location: LABCELL_X45_Y22_N33
\datapath_inst|register_file_inst|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux17~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[15][14]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17)) # 
-- (\datapath_inst|register_file_inst|regs[13][14]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[15][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- ((\datapath_inst|register_file_inst|regs[12][14]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & (\datapath_inst|register_file_inst|regs[14][14]~q\)) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- !\datapath_inst|register_file_inst|regs[15][14]~q\ & ( (\datapath_inst|register_file_inst|regs[13][14]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- !\datapath_inst|register_file_inst|regs[15][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ((\datapath_inst|register_file_inst|regs[12][14]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- (\datapath_inst|register_file_inst|regs[14][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][14]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][14]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[12][14]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][14]~q\,
	combout => \datapath_inst|register_file_inst|Mux17~3_combout\);

-- Location: FF_X48_Y24_N53
\datapath_inst|register_file_inst|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][14]~q\);

-- Location: FF_X47_Y24_N32
\datapath_inst|register_file_inst|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][14]~q\);

-- Location: FF_X47_Y24_N17
\datapath_inst|register_file_inst|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][14]~q\);

-- Location: FF_X48_Y24_N28
\datapath_inst|register_file_inst|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][14]~q\);

-- Location: MLABCELL_X47_Y24_N45
\datapath_inst|register_file_inst|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux17~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[7][14]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[6][14]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][14]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][14]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][14]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][14]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][14]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux17~1_combout\);

-- Location: FF_X46_Y21_N5
\datapath_inst|register_file_inst|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][14]~q\);

-- Location: FF_X45_Y21_N26
\datapath_inst|register_file_inst|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][14]~q\);

-- Location: FF_X45_Y21_N47
\datapath_inst|register_file_inst|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][14]~q\);

-- Location: FF_X46_Y21_N8
\datapath_inst|register_file_inst|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][14]~q\);

-- Location: LABCELL_X46_Y21_N18
\datapath_inst|register_file_inst|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux17~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[11][14]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[9][14]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[10][14]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ( \datapath_inst|register_file_inst|regs[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][14]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][14]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[9][14]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][14]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	combout => \datapath_inst|register_file_inst|Mux17~2_combout\);

-- Location: LABCELL_X46_Y22_N24
\datapath_inst|register_file_inst|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux17~4_combout\ = ( \datapath_inst|register_file_inst|Mux17~1_combout\ & ( \datapath_inst|register_file_inst|Mux17~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|register_file_inst|Mux17~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) # 
-- ((\datapath_inst|register_file_inst|Mux17~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux17~1_combout\ & ( \datapath_inst|register_file_inst|Mux17~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|Mux17~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)) # 
-- ((\datapath_inst|register_file_inst|Mux17~3_combout\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux17~1_combout\ & ( !\datapath_inst|register_file_inst|Mux17~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|register_file_inst|Mux17~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- ((\datapath_inst|register_file_inst|Mux17~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux17~1_combout\ & ( !\datapath_inst|register_file_inst|Mux17~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|Mux17~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- ((\datapath_inst|register_file_inst|Mux17~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux17~0_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux17~3_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux17~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux17~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux17~4_combout\);

-- Location: MLABCELL_X52_Y22_N30
\datapath_inst|ALU_inst|result~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|result~4_combout\ = ( \control|alu_rb_sel\(0) & ( \datapath_inst|register_file_inst|Mux17~4_combout\ & ( (!\datapath_inst|register_file_inst|Mux1~4_combout\ & ((\control|alu_ra_sel\(0)))) # 
-- (\datapath_inst|register_file_inst|Mux1~4_combout\ & (\control|alu_rb_sel\(1))) ) ) ) # ( !\control|alu_rb_sel\(0) & ( \datapath_inst|register_file_inst|Mux17~4_combout\ & ( (!\control|alu_rb_sel\(1) & (!\control|alu_ra_sel\(0) & 
-- (!\datapath_inst|register_file_inst|Mux1~4_combout\))) # (\control|alu_rb_sel\(1) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\ $ (((!\control|alu_ra_sel\(0) & !\datapath_inst|register_file_inst|Mux1~4_combout\))))) ) ) ) # 
-- ( \control|alu_rb_sel\(0) & ( !\datapath_inst|register_file_inst|Mux17~4_combout\ & ( (\datapath_inst|register_file_inst|Mux1~4_combout\ & (!\control|alu_rb_sel\(1) $ (!\control|alu_ra_sel\(0)))) ) ) ) # ( !\control|alu_rb_sel\(0) & ( 
-- !\datapath_inst|register_file_inst|Mux17~4_combout\ & ( (!\control|alu_rb_sel\(1) & (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux1~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\ $ (((!\datapath_inst|register_file_inst|Mux1~4_combout\) # (\control|alu_ra_sel\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011001000001100000011010010101110000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(1),
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[14]~DUPLICATE_q\,
	datae => \control|ALT_INV_alu_rb_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux17~4_combout\,
	combout => \datapath_inst|ALU_inst|result~4_combout\);

-- Location: FF_X52_Y23_N44
\datapath_inst|register_file_inst|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][13]~q\);

-- Location: LABCELL_X53_Y21_N0
\datapath_inst|register_file_inst|regs[15][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[15][13]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[15][13]~feeder_combout\);

-- Location: FF_X53_Y21_N2
\datapath_inst|register_file_inst|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[15][13]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][13]~q\);

-- Location: LABCELL_X53_Y20_N36
\datapath_inst|register_file_inst|regs[3][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][13]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[3][13]~feeder_combout\);

-- Location: FF_X53_Y20_N38
\datapath_inst|register_file_inst|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[3][13]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][13]~q\);

-- Location: MLABCELL_X52_Y23_N45
\datapath_inst|register_file_inst|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux18~3_combout\ = ( \datapath_inst|register_file_inst|regs[7][13]~q\ & ( \datapath_inst|register_file_inst|regs[3][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[11][13]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[15][13]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][13]~q\ & ( \datapath_inst|register_file_inst|regs[3][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # ((\datapath_inst|register_file_inst|regs[11][13]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[15][13]~q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][13]~q\ & ( !\datapath_inst|register_file_inst|regs[3][13]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[11][13]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # ((\datapath_inst|register_file_inst|regs[15][13]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[7][13]~q\ & ( !\datapath_inst|register_file_inst|regs[3][13]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[11][13]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[15][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[11][13]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][13]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][13]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][13]~q\,
	combout => \datapath_inst|register_file_inst|Mux18~3_combout\);

-- Location: LABCELL_X55_Y21_N33
\datapath_inst|register_file_inst|regs[13][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[13][13]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[13][13]~feeder_combout\);

-- Location: FF_X55_Y21_N35
\datapath_inst|register_file_inst|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[13][13]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][13]~q\);

-- Location: LABCELL_X53_Y23_N51
\datapath_inst|register_file_inst|regs[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[9][13]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[9][13]~feeder_combout\);

-- Location: FF_X53_Y23_N53
\datapath_inst|register_file_inst|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[9][13]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][13]~q\);

-- Location: FF_X53_Y25_N14
\datapath_inst|register_file_inst|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][13]~q\);

-- Location: FF_X53_Y25_N50
\datapath_inst|register_file_inst|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][13]~q\);

-- Location: LABCELL_X55_Y21_N12
\datapath_inst|register_file_inst|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux18~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[1][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[9][13]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[13][13]~q\)) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[1][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[5][13]~q\) ) ) ) # 
-- ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|register_file_inst|regs[1][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[9][13]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[13][13]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|register_file_inst|regs[1][13]~q\ 
-- & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[5][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][13]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[9][13]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][13]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[1][13]~q\,
	combout => \datapath_inst|register_file_inst|Mux18~1_combout\);

-- Location: FF_X53_Y22_N38
\datapath_inst|register_file_inst|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][13]~q\);

-- Location: FF_X53_Y22_N17
\datapath_inst|register_file_inst|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][13]~q\);

-- Location: FF_X48_Y22_N29
\datapath_inst|register_file_inst|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][13]~q\);

-- Location: FF_X53_Y21_N17
\datapath_inst|register_file_inst|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][13]~q\);

-- Location: LABCELL_X53_Y22_N39
\datapath_inst|register_file_inst|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux18~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[0][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- ((\datapath_inst|register_file_inst|regs[4][13]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[12][13]~q\)) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[0][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # (\datapath_inst|register_file_inst|regs[8][13]~q\) ) ) ) # 
-- ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[0][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[4][13]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[12][13]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[0][13]~q\ 
-- & ( (\datapath_inst|register_file_inst|regs[8][13]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][13]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][13]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[8][13]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[0][13]~q\,
	combout => \datapath_inst|register_file_inst|Mux18~0_combout\);

-- Location: FF_X48_Y23_N50
\datapath_inst|register_file_inst|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][13]~q\);

-- Location: LABCELL_X53_Y23_N0
\datapath_inst|register_file_inst|regs[10][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[10][13]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~4_combout\,
	combout => \datapath_inst|register_file_inst|regs[10][13]~feeder_combout\);

-- Location: FF_X53_Y23_N2
\datapath_inst|register_file_inst|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[10][13]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][13]~q\);

-- Location: FF_X53_Y24_N5
\datapath_inst|register_file_inst|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][13]~q\);

-- Location: FF_X53_Y24_N35
\datapath_inst|register_file_inst|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][13]~q\);

-- Location: LABCELL_X48_Y23_N51
\datapath_inst|register_file_inst|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux18~2_combout\ = ( \datapath_inst|register_file_inst|regs[2][13]~q\ & ( \datapath_inst|register_file_inst|regs[6][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][13]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[14][13]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][13]~q\ & ( \datapath_inst|register_file_inst|regs[6][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[10][13]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[14][13]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][13]~q\ & ( !\datapath_inst|register_file_inst|regs[6][13]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[10][13]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][13]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[2][13]~q\ & ( !\datapath_inst|register_file_inst|regs[6][13]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][13]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[14][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][13]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[10][13]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][13]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[6][13]~q\,
	combout => \datapath_inst|register_file_inst|Mux18~2_combout\);

-- Location: LABCELL_X53_Y21_N9
\datapath_inst|register_file_inst|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux18~4_combout\ = ( \datapath_inst|register_file_inst|Mux18~0_combout\ & ( \datapath_inst|register_file_inst|Mux18~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux18~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux18~3_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux18~0_combout\ & ( \datapath_inst|register_file_inst|Mux18~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux18~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux18~3_combout\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux18~0_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux18~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux18~1_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux18~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux18~0_combout\ & ( !\datapath_inst|register_file_inst|Mux18~2_combout\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux18~1_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux18~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datab => \datapath_inst|register_file_inst|ALT_INV_Mux18~3_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux18~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux18~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux18~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux18~4_combout\);

-- Location: LABCELL_X53_Y21_N48
\datapath_inst|ALU_inst|result~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|result~3_combout\ = ( \datapath_inst|register_file_inst|Mux2~4_combout\ & ( \datapath_inst|register_file_inst|Mux18~4_combout\ & ( (\control|alu_rb_sel\(1) & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\) # (\control|alu_rb_sel\(0)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux2~4_combout\ & ( \datapath_inst|register_file_inst|Mux18~4_combout\ & ( !\control|alu_ra_sel\(0) $ 
-- ((((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ & \control|alu_rb_sel\(1))) # (\control|alu_rb_sel\(0)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux2~4_combout\ & ( !\datapath_inst|register_file_inst|Mux18~4_combout\ & ( 
-- !\control|alu_ra_sel\(0) $ (((!\control|alu_rb_sel\(0) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ & \control|alu_rb_sel\(1))) # (\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1)))))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux2~4_combout\ & ( !\datapath_inst|register_file_inst|Mux18~4_combout\ & ( (!\control|alu_rb_sel\(0) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ & \control|alu_rb_sel\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010101001011101001010100101001011010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[13]~DUPLICATE_q\,
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datad => \control|ALT_INV_alu_rb_sel\(1),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux18~4_combout\,
	combout => \datapath_inst|ALU_inst|result~3_combout\);

-- Location: FF_X52_Y20_N38
\datapath_inst|register_file_inst|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][11]~q\);

-- Location: FF_X53_Y20_N26
\datapath_inst|register_file_inst|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][11]~q\);

-- Location: FF_X52_Y20_N56
\datapath_inst|register_file_inst|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][11]~q\);

-- Location: LABCELL_X48_Y24_N57
\datapath_inst|register_file_inst|regs[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][11]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~25_combout\,
	combout => \datapath_inst|register_file_inst|regs[5][11]~feeder_combout\);

-- Location: FF_X48_Y24_N58
\datapath_inst|register_file_inst|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[5][11]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][11]~q\);

-- Location: MLABCELL_X52_Y20_N57
\datapath_inst|register_file_inst|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux20~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[5][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[9][11]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[13][11]~q\))) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( \datapath_inst|register_file_inst|regs[5][11]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[1][11]~q\) ) ) ) # 
-- ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( !\datapath_inst|register_file_inst|regs[5][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[9][11]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[13][11]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ( 
-- !\datapath_inst|register_file_inst|regs[5][11]~q\ & ( (\datapath_inst|register_file_inst|regs[1][11]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][11]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][11]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][11]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[5][11]~q\,
	combout => \datapath_inst|register_file_inst|Mux20~1_combout\);

-- Location: FF_X46_Y23_N8
\datapath_inst|register_file_inst|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][11]~q\);

-- Location: FF_X48_Y21_N26
\datapath_inst|register_file_inst|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][11]~q\);

-- Location: FF_X48_Y21_N22
\datapath_inst|register_file_inst|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][11]~q\);

-- Location: LABCELL_X48_Y23_N27
\datapath_inst|register_file_inst|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux20~2_combout\ = ( \datapath_inst|register_file_inst|regs[10][11]~q\ & ( \datapath_inst|register_file_inst|regs[6][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[2][11]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[14][11]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[10][11]~q\ & ( \datapath_inst|register_file_inst|regs[6][11]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (((\datapath_inst|register_file_inst|regs[2][11]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[14][11]~q\))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[10][11]~q\ & ( !\datapath_inst|register_file_inst|regs[6][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[2][11]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|regs[14][11]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)))) ) ) 
-- ) # ( !\datapath_inst|register_file_inst|regs[10][11]~q\ & ( !\datapath_inst|register_file_inst|regs[6][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (((\datapath_inst|register_file_inst|regs[2][11]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(18) & (\datapath_inst|register_file_inst|regs[14][11]~q\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(18),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][11]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[2][11]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[10][11]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[6][11]~q\,
	combout => \datapath_inst|register_file_inst|Mux20~2_combout\);

-- Location: FF_X52_Y23_N26
\datapath_inst|register_file_inst|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][11]~q\);

-- Location: FF_X51_Y21_N53
\datapath_inst|register_file_inst|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][11]~q\);

-- Location: FF_X51_Y21_N38
\datapath_inst|register_file_inst|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][11]~q\);

-- Location: FF_X52_Y23_N56
\datapath_inst|register_file_inst|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][11]~q\);

-- Location: MLABCELL_X52_Y23_N27
\datapath_inst|register_file_inst|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux20~3_combout\ = ( \datapath_inst|register_file_inst|regs[7][11]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19)) # 
-- (\datapath_inst|register_file_inst|regs[15][11]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][11]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) 
-- & \datapath_inst|register_file_inst|regs[15][11]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][11]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[3][11]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[11][11]~q\)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[7][11]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & ((\datapath_inst|register_file_inst|regs[3][11]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|regs[11][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][11]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][11]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][11]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][11]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux20~3_combout\);

-- Location: FF_X52_Y24_N56
\datapath_inst|register_file_inst|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][11]~q\);

-- Location: FF_X51_Y21_N14
\datapath_inst|register_file_inst|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][11]~q\);

-- Location: FF_X52_Y24_N50
\datapath_inst|register_file_inst|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][11]~q\);

-- Location: FF_X46_Y21_N26
\datapath_inst|register_file_inst|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][11]~q\);

-- Location: MLABCELL_X52_Y24_N27
\datapath_inst|register_file_inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux20~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[8][11]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[12][11]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[8][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[0][11]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[4][11]~q\)) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[8][11]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[12][11]~q\) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[19]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[8][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[0][11]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[4][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[4][11]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][11]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[12][11]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[19]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[8][11]~q\,
	combout => \datapath_inst|register_file_inst|Mux20~0_combout\);

-- Location: MLABCELL_X52_Y20_N45
\datapath_inst|register_file_inst|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux20~4_combout\ = ( \datapath_inst|register_file_inst|Mux20~3_combout\ & ( \datapath_inst|register_file_inst|Mux20~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) # (\datapath_inst|register_file_inst|Mux20~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # (\datapath_inst|register_file_inst|Mux20~2_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux20~3_combout\ & ( \datapath_inst|register_file_inst|Mux20~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))) # (\datapath_inst|register_file_inst|Mux20~1_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux20~2_combout\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux20~3_combout\ & ( !\datapath_inst|register_file_inst|Mux20~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux20~1_combout\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) # 
-- (\datapath_inst|register_file_inst|Mux20~2_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux20~3_combout\ & ( !\datapath_inst|register_file_inst|Mux20~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux20~1_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux20~2_combout\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_Mux20~1_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux20~2_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux20~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux20~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux20~4_combout\);

-- Location: MLABCELL_X52_Y20_N48
\datapath_inst|ALU_inst|result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|result~1_combout\ = ( \datapath_inst|register_file_inst|Mux20~4_combout\ & ( \datapath_inst|register_file_inst|Mux4~4_combout\ & ( (\control|alu_rb_sel\(1) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11)) # 
-- (\control|alu_rb_sel\(0)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux20~4_combout\ & ( \datapath_inst|register_file_inst|Mux4~4_combout\ & ( !\control|alu_ra_sel\(0) $ (((!\control|alu_rb_sel\(0) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & \control|alu_rb_sel\(1))) # (\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1)))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux20~4_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( !\control|alu_ra_sel\(0) $ ((((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & \control|alu_rb_sel\(1))) # (\control|alu_rb_sel\(0)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux20~4_combout\ & ( !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( (!\control|alu_rb_sel\(0) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & \control|alu_rb_sel\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010100110010011100110011001110001100000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(11),
	datad => \control|ALT_INV_alu_rb_sel\(1),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux20~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\,
	combout => \datapath_inst|ALU_inst|result~1_combout\);

-- Location: MLABCELL_X47_Y20_N27
\datapath_inst|register_file_inst|regs[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[7][10]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[7][10]~feeder_combout\);

-- Location: FF_X47_Y20_N29
\datapath_inst|register_file_inst|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[7][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][10]~q\);

-- Location: MLABCELL_X47_Y24_N27
\datapath_inst|register_file_inst|regs[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[4][10]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux5~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[4][10]~feeder_combout\);

-- Location: FF_X47_Y24_N28
\datapath_inst|register_file_inst|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[4][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[4][10]~q\);

-- Location: LABCELL_X48_Y24_N24
\datapath_inst|register_file_inst|regs[5][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[5][10]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux5~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[5][10]~feeder_combout\);

-- Location: FF_X48_Y24_N25
\datapath_inst|register_file_inst|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[5][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[5][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[5][10]~q\);

-- Location: MLABCELL_X47_Y20_N42
\datapath_inst|register_file_inst|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux21~1_combout\ = ( \datapath_inst|register_file_inst|regs[5][10]~q\ & ( \datapath_inst|register_file_inst|regs[6][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17)) # (\datapath_inst|register_file_inst|regs[4][10]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17))) # 
-- (\datapath_inst|register_file_inst|regs[7][10]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][10]~q\ & ( \datapath_inst|register_file_inst|regs[6][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17)) # (\datapath_inst|register_file_inst|regs[4][10]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[7][10]~q\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17))))) ) ) ) # ( \datapath_inst|register_file_inst|regs[5][10]~q\ & ( !\datapath_inst|register_file_inst|regs[6][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|register_file_inst|regs[4][10]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17))) # 
-- (\datapath_inst|register_file_inst|regs[7][10]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][10]~q\ & ( !\datapath_inst|register_file_inst|regs[6][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (((\datapath_inst|register_file_inst|regs[4][10]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[7][10]~q\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][10]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[4][10]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[5][10]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[6][10]~q\,
	combout => \datapath_inst|register_file_inst|Mux21~1_combout\);

-- Location: LABCELL_X48_Y20_N33
\datapath_inst|register_file_inst|regs[11][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[11][10]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[11][10]~feeder_combout\);

-- Location: FF_X48_Y20_N35
\datapath_inst|register_file_inst|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[11][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[11][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[11][10]~q\);

-- Location: FF_X51_Y25_N14
\datapath_inst|register_file_inst|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux5~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[10][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[10][10]~q\);

-- Location: LABCELL_X46_Y21_N45
\datapath_inst|register_file_inst|regs[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[8][10]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux5~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[8][10]~feeder_combout\);

-- Location: FF_X46_Y21_N46
\datapath_inst|register_file_inst|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[8][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][10]~q\);

-- Location: FF_X51_Y25_N56
\datapath_inst|register_file_inst|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux5~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][10]~q\);

-- Location: LABCELL_X48_Y20_N6
\datapath_inst|register_file_inst|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux21~2_combout\ = ( \datapath_inst|register_file_inst|regs[9][10]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- ((\datapath_inst|register_file_inst|regs[10][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & (\datapath_inst|register_file_inst|regs[11][10]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][10]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ((\datapath_inst|register_file_inst|regs[10][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & 
-- (\datapath_inst|register_file_inst|regs[11][10]~q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[9][10]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (\datapath_inst|register_file_inst|regs[8][10]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[9][10]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) 
-- & \datapath_inst|register_file_inst|regs[8][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][10]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[10][10]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][10]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[9][10]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	combout => \datapath_inst|register_file_inst|Mux21~2_combout\);

-- Location: LABCELL_X48_Y20_N24
\datapath_inst|register_file_inst|regs[14][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[14][10]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[14][10]~feeder_combout\);

-- Location: FF_X48_Y20_N26
\datapath_inst|register_file_inst|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[14][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][10]~q\);

-- Location: FF_X47_Y22_N49
\datapath_inst|register_file_inst|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux5~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[12][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[12][10]~q\);

-- Location: LABCELL_X50_Y20_N36
\datapath_inst|register_file_inst|regs[15][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[15][10]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[15][10]~feeder_combout\);

-- Location: FF_X50_Y20_N38
\datapath_inst|register_file_inst|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[15][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[15][10]~q\);

-- Location: FF_X50_Y24_N20
\datapath_inst|register_file_inst|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux5~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][10]~q\);

-- Location: LABCELL_X48_Y20_N57
\datapath_inst|register_file_inst|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux21~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[15][10]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[14][10]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & ( \datapath_inst|register_file_inst|regs[13][10]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(17) & 
-- ( \datapath_inst|register_file_inst|regs[12][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][10]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][10]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[15][10]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][10]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(17),
	combout => \datapath_inst|register_file_inst|Mux21~3_combout\);

-- Location: MLABCELL_X47_Y21_N42
\datapath_inst|register_file_inst|regs[3][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[3][10]~feeder_combout\ = \datapath_inst|reg_file_data_in|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[3][10]~feeder_combout\);

-- Location: FF_X47_Y21_N44
\datapath_inst|register_file_inst|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[3][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[3][10]~q\);

-- Location: FF_X47_Y21_N41
\datapath_inst|register_file_inst|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux5~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][10]~q\);

-- Location: FF_X52_Y20_N29
\datapath_inst|register_file_inst|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux5~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sclr => \datapath_inst|register_file_inst|regs[0][9]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[0][10]~q\);

-- Location: LABCELL_X53_Y24_N54
\datapath_inst|register_file_inst|regs[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[2][10]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux5~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[2][10]~feeder_combout\);

-- Location: FF_X53_Y24_N56
\datapath_inst|register_file_inst|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[2][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][10]~q\);

-- Location: MLABCELL_X47_Y21_N9
\datapath_inst|register_file_inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux21~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( \datapath_inst|register_file_inst|regs[2][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[1][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][10]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) 
-- & ( \datapath_inst|register_file_inst|regs[2][10]~q\ & ( (\datapath_inst|register_file_inst|regs[0][10]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) 
-- & ( !\datapath_inst|register_file_inst|regs[2][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[1][10]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][10]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(16) & ( !\datapath_inst|register_file_inst|regs[2][10]~q\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[17]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[0][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[17]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[3][10]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][10]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[0][10]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(16),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][10]~q\,
	combout => \datapath_inst|register_file_inst|Mux21~0_combout\);

-- Location: LABCELL_X48_Y20_N42
\datapath_inst|register_file_inst|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux21~4_combout\ = ( \datapath_inst|register_file_inst|Mux21~3_combout\ & ( \datapath_inst|register_file_inst|Mux21~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux21~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & 
-- (((\datapath_inst|register_file_inst|Mux21~2_combout\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux21~3_combout\ & ( \datapath_inst|register_file_inst|Mux21~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux21~1_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|Mux21~2_combout\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux21~3_combout\ & ( !\datapath_inst|register_file_inst|Mux21~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|Mux21~1_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((\datapath_inst|register_file_inst|Mux21~2_combout\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux21~3_combout\ & ( !\datapath_inst|register_file_inst|Mux21~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (\datapath_inst|register_file_inst|Mux21~1_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(19) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[18]~DUPLICATE_q\ & \datapath_inst|register_file_inst|Mux21~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(19),
	datab => \datapath_inst|register_file_inst|ALT_INV_Mux21~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[18]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux21~2_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux21~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux21~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux21~4_combout\);

-- Location: MLABCELL_X52_Y20_N15
\datapath_inst|ALU_inst|result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|result~0_combout\ = ( \datapath_inst|register_file_inst|Mux21~4_combout\ & ( \datapath_inst|register_file_inst|Mux5~4_combout\ & ( (\control|alu_rb_sel\(1) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(10)) # 
-- (\control|alu_rb_sel\(0)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux21~4_combout\ & ( \datapath_inst|register_file_inst|Mux5~4_combout\ & ( !\control|alu_ra_sel\(0) $ (((!\control|alu_rb_sel\(1) & ((\control|alu_rb_sel\(0)))) # 
-- (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(10) & !\control|alu_rb_sel\(0))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux21~4_combout\ & ( !\datapath_inst|register_file_inst|Mux5~4_combout\ & ( 
-- !\control|alu_ra_sel\(0) $ ((((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(10) & \control|alu_rb_sel\(1))) # (\control|alu_rb_sel\(0)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux21~4_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux5~4_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(10) & (\control|alu_rb_sel\(1) & !\control|alu_rb_sel\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000110100100000111111100001001111000010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(10),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datad => \control|ALT_INV_alu_rb_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux21~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\,
	combout => \datapath_inst|ALU_inst|result~0_combout\);

-- Location: LABCELL_X51_Y21_N24
\datapath_inst|reg_file_data_in|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~1_combout\ = ( !\datapath_inst|ALU_inst|result~1_combout\ & ( !\datapath_inst|ALU_inst|result~0_combout\ & ( (!\datapath_inst|ALU_inst|result~2_combout\ & (!\datapath_inst|ALU_inst|result~5_combout\ & 
-- (!\datapath_inst|ALU_inst|result~4_combout\ & !\datapath_inst|ALU_inst|result~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_result~2_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_result~5_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_result~4_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_result~3_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_result~1_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_result~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~1_combout\);

-- Location: LABCELL_X51_Y21_N48
\datapath_inst|reg_file_data_in|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~8_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~6_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~1_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~7_combout\ & \datapath_inst|reg_file_data_in|Mux4~2_combout\) 
-- ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~6_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~1_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~4_combout\ & (\datapath_inst|reg_file_data_in|Mux4~7_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~2_combout\ & \datapath_inst|reg_file_data_in|Mux4~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~4_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~7_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~2_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~5_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~6_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~1_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~8_combout\);

-- Location: MLABCELL_X52_Y20_N21
\datapath_inst|mux_ra|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux4~0_combout\ = ( \datapath_inst|register_file_inst|Mux4~4_combout\ & ( (!\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux20~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( 
-- (\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux20~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux20~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\,
	combout => \datapath_inst|mux_ra|Mux4~0_combout\);

-- Location: MLABCELL_X52_Y22_N3
\datapath_inst|mux_rb|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux5~0_combout\ = ( \datapath_inst|register_file_inst|Mux5~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & ((\datapath_inst|register_file_inst|Mux21~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\)))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1))) ) ) # ( !\datapath_inst|register_file_inst|Mux5~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|register_file_inst|Mux21~4_combout\))) # (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[10]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux21~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\,
	combout => \datapath_inst|mux_rb|Mux5~0_combout\);

-- Location: MLABCELL_X52_Y20_N0
\datapath_inst|mux_ra|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux5~0_combout\ = ( \datapath_inst|register_file_inst|Mux21~4_combout\ & ( \datapath_inst|register_file_inst|Mux5~4_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux21~4_combout\ & ( 
-- \datapath_inst|register_file_inst|Mux5~4_combout\ & ( !\control|alu_ra_sel\(0) ) ) ) # ( \datapath_inst|register_file_inst|Mux21~4_combout\ & ( !\datapath_inst|register_file_inst|Mux5~4_combout\ & ( \control|alu_ra_sel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux21~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\,
	combout => \datapath_inst|mux_ra|Mux5~0_combout\);

-- Location: MLABCELL_X52_Y20_N24
\datapath_inst|mux_rb|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux4~0_combout\ = ( \datapath_inst|register_file_inst|Mux20~4_combout\ & ( \datapath_inst|register_file_inst|Mux4~4_combout\ & ( (!\control|alu_rb_sel\(1)) # ((!\control|alu_rb_sel\(0) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux20~4_combout\ & ( \datapath_inst|register_file_inst|Mux4~4_combout\ & ( (!\control|alu_rb_sel\(0) & (\control|alu_rb_sel\(1) & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1))) ) ) ) # ( \datapath_inst|register_file_inst|Mux20~4_combout\ & ( !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( 
-- (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux20~4_combout\ & ( !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( 
-- (!\control|alu_rb_sel\(0) & (\control|alu_rb_sel\(1) & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101001000110010001101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(11),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux20~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\,
	combout => \datapath_inst|mux_rb|Mux4~0_combout\);

-- Location: MLABCELL_X52_Y20_N39
\datapath_inst|reg_file_data_in|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~10_combout\ = ( \datapath_inst|mux_ra|Mux5~0_combout\ & ( \datapath_inst|mux_rb|Mux4~0_combout\ & ( (\datapath_inst|mux_ra|Mux4~0_combout\ & !\datapath_inst|mux_rb|Mux5~0_combout\) ) ) ) # ( 
-- \datapath_inst|mux_ra|Mux5~0_combout\ & ( !\datapath_inst|mux_rb|Mux4~0_combout\ & ( (!\datapath_inst|mux_rb|Mux5~0_combout\) # (\datapath_inst|mux_ra|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|mux_ra|Mux5~0_combout\ & ( 
-- !\datapath_inst|mux_rb|Mux4~0_combout\ & ( \datapath_inst|mux_ra|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111110101010100000000000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux4~0_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux5~0_combout\,
	datae => \datapath_inst|mux_ra|ALT_INV_Mux5~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux4~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~10_combout\);

-- Location: LABCELL_X53_Y22_N12
\datapath_inst|mux_ra|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux0~0_combout\ = ( \control|alu_ra_sel\(0) & ( \datapath_inst|register_file_inst|Mux0~4_combout\ & ( \datapath_inst|register_file_inst|Mux16~4_combout\ ) ) ) # ( !\control|alu_ra_sel\(0) & ( 
-- \datapath_inst|register_file_inst|Mux0~4_combout\ ) ) # ( \control|alu_ra_sel\(0) & ( !\datapath_inst|register_file_inst|Mux0~4_combout\ & ( \datapath_inst|register_file_inst|Mux16~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux16~4_combout\,
	datae => \control|ALT_INV_alu_ra_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\,
	combout => \datapath_inst|mux_ra|Mux0~0_combout\);

-- Location: LABCELL_X53_Y22_N54
\datapath_inst|mux_rb|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux0~0_combout\ = ( \datapath_inst|register_file_inst|Mux0~4_combout\ & ( (!\control|alu_rb_sel\(1) & (((\control|alu_rb_sel\(0))) # (\datapath_inst|register_file_inst|Mux16~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\ & !\control|alu_rb_sel\(0))))) ) ) # ( !\datapath_inst|register_file_inst|Mux0~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- (\datapath_inst|register_file_inst|Mux16~4_combout\)) # (\control|alu_rb_sel\(1) & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011111100000101001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux16~4_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[15]~DUPLICATE_q\,
	datac => \control|ALT_INV_alu_rb_sel\(1),
	datad => \control|ALT_INV_alu_rb_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\,
	combout => \datapath_inst|mux_rb|Mux0~0_combout\);

-- Location: LABCELL_X53_Y22_N57
\datapath_inst|reg_file_data_in|Mux4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~13_combout\ = ( \control|alu_op\(2) & ( (!\control|alu_op\(1) & \control|alu_op\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_op\(1),
	datad => \control|ALT_INV_alu_op\(0),
	dataf => \control|ALT_INV_alu_op\(2),
	combout => \datapath_inst|reg_file_data_in|Mux4~13_combout\);

-- Location: MLABCELL_X52_Y22_N27
\datapath_inst|mux_rb|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux1~0_combout\ = ( \datapath_inst|register_file_inst|Mux1~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & ((\datapath_inst|register_file_inst|Mux17~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\)))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1))) ) ) # ( !\datapath_inst|register_file_inst|Mux1~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|register_file_inst|Mux17~4_combout\))) # (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[14]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux17~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\,
	combout => \datapath_inst|mux_rb|Mux1~0_combout\);

-- Location: MLABCELL_X52_Y21_N33
\datapath_inst|mux_ra|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux1~0_combout\ = ( \datapath_inst|register_file_inst|Mux17~4_combout\ & ( (\datapath_inst|register_file_inst|Mux1~4_combout\) # (\control|alu_ra_sel\(0)) ) ) # ( !\datapath_inst|register_file_inst|Mux17~4_combout\ & ( 
-- (!\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux17~4_combout\,
	combout => \datapath_inst|mux_ra|Mux1~0_combout\);

-- Location: LABCELL_X53_Y22_N6
\datapath_inst|reg_file_data_in|Mux4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~14_combout\ = ( \datapath_inst|mux_rb|Mux1~0_combout\ & ( \datapath_inst|mux_ra|Mux1~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~13_combout\ & ((!\datapath_inst|mux_ra|Mux0~0_combout\) # 
-- (\datapath_inst|mux_rb|Mux0~0_combout\))) ) ) ) # ( !\datapath_inst|mux_rb|Mux1~0_combout\ & ( \datapath_inst|mux_ra|Mux1~0_combout\ & ( (!\datapath_inst|mux_ra|Mux0~0_combout\ & (\datapath_inst|mux_rb|Mux0~0_combout\ & 
-- \datapath_inst|reg_file_data_in|Mux4~13_combout\)) ) ) ) # ( \datapath_inst|mux_rb|Mux1~0_combout\ & ( !\datapath_inst|mux_ra|Mux1~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~13_combout\ & ((!\datapath_inst|mux_ra|Mux0~0_combout\) # 
-- (\datapath_inst|mux_rb|Mux0~0_combout\))) ) ) ) # ( !\datapath_inst|mux_rb|Mux1~0_combout\ & ( !\datapath_inst|mux_ra|Mux1~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~13_combout\ & ((!\datapath_inst|mux_ra|Mux0~0_combout\) # 
-- (\datapath_inst|mux_rb|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111100000000000011000000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|mux_ra|ALT_INV_Mux0~0_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux0~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~13_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux1~0_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux1~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~14_combout\);

-- Location: MLABCELL_X52_Y22_N18
\datapath_inst|reg_file_data_in|Mux4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~11_combout\ = ( !\datapath_inst|ALU_inst|result~4_combout\ & ( (!\datapath_inst|ALU_inst|result~2_combout\ & (!\datapath_inst|ALU_inst|result~3_combout\ & !\datapath_inst|ALU_inst|result~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|ALU_inst|ALT_INV_result~2_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_result~3_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_result~5_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_result~4_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~11_combout\);

-- Location: MLABCELL_X52_Y22_N54
\datapath_inst|mux_ra|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux3~0_combout\ = ( \datapath_inst|register_file_inst|Mux3~4_combout\ & ( (!\control|alu_ra_sel\(0)) # (\datapath_inst|register_file_inst|Mux19~4_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux3~4_combout\ & ( 
-- (\datapath_inst|register_file_inst|Mux19~4_combout\ & \control|alu_ra_sel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux19~4_combout\,
	datad => \control|ALT_INV_alu_ra_sel\(0),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\,
	combout => \datapath_inst|mux_ra|Mux3~0_combout\);

-- Location: MLABCELL_X52_Y22_N24
\datapath_inst|mux_rb|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux3~0_combout\ = ( \datapath_inst|register_file_inst|Mux3~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & ((\datapath_inst|register_file_inst|Mux19~4_combout\))) # (\control|alu_rb_sel\(1) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))))) # (\control|alu_rb_sel\(0) & (!\control|alu_rb_sel\(1))) ) ) # ( !\datapath_inst|register_file_inst|Mux3~4_combout\ & ( (!\control|alu_rb_sel\(0) & ((!\control|alu_rb_sel\(1) & 
-- ((\datapath_inst|register_file_inst|Mux19~4_combout\))) # (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_rb_sel\(0),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(12),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux19~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\,
	combout => \datapath_inst|mux_rb|Mux3~0_combout\);

-- Location: FF_X52_Y22_N50
\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\,
	sclr => \control|ir_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|instruction_register_inst|ir_reg|reg_out\(13));

-- Location: MLABCELL_X52_Y22_N57
\datapath_inst|mux_rb|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_rb|Mux2~0_combout\ = ( \datapath_inst|register_file_inst|Mux18~4_combout\ & ( (!\control|alu_rb_sel\(1) & (((!\control|alu_rb_sel\(0)) # (\datapath_inst|register_file_inst|Mux2~4_combout\)))) # (\control|alu_rb_sel\(1) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(13) & (!\control|alu_rb_sel\(0)))) ) ) # ( !\datapath_inst|register_file_inst|Mux18~4_combout\ & ( (!\control|alu_rb_sel\(1) & (((\control|alu_rb_sel\(0) & 
-- \datapath_inst|register_file_inst|Mux2~4_combout\)))) # (\control|alu_rb_sel\(1) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(13) & (!\control|alu_rb_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100000001110011010000110111001101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(13),
	datab => \control|ALT_INV_alu_rb_sel\(1),
	datac => \control|ALT_INV_alu_rb_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux18~4_combout\,
	combout => \datapath_inst|mux_rb|Mux2~0_combout\);

-- Location: LABCELL_X53_Y21_N30
\datapath_inst|mux_ra|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_ra|Mux2~0_combout\ = ( \datapath_inst|register_file_inst|Mux18~4_combout\ & ( (\datapath_inst|register_file_inst|Mux2~4_combout\) # (\control|alu_ra_sel\(0)) ) ) # ( !\datapath_inst|register_file_inst|Mux18~4_combout\ & ( 
-- (!\control|alu_ra_sel\(0) & \datapath_inst|register_file_inst|Mux2~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_ra_sel\(0),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux18~4_combout\,
	combout => \datapath_inst|mux_ra|Mux2~0_combout\);

-- Location: MLABCELL_X52_Y22_N6
\datapath_inst|reg_file_data_in|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~9_combout\ = ( \datapath_inst|mux_rb|Mux2~0_combout\ & ( \datapath_inst|mux_ra|Mux2~0_combout\ & ( (\datapath_inst|mux_ra|Mux3~0_combout\ & (!\datapath_inst|mux_rb|Mux3~0_combout\ & 
-- (!\datapath_inst|ALU_inst|result~5_combout\ & !\datapath_inst|ALU_inst|result~4_combout\))) ) ) ) # ( !\datapath_inst|mux_rb|Mux2~0_combout\ & ( \datapath_inst|mux_ra|Mux2~0_combout\ & ( (!\datapath_inst|ALU_inst|result~5_combout\ & 
-- !\datapath_inst|ALU_inst|result~4_combout\) ) ) ) # ( !\datapath_inst|mux_rb|Mux2~0_combout\ & ( !\datapath_inst|mux_ra|Mux2~0_combout\ & ( (\datapath_inst|mux_ra|Mux3~0_combout\ & (!\datapath_inst|mux_rb|Mux3~0_combout\ & 
-- (!\datapath_inst|ALU_inst|result~5_combout\ & !\datapath_inst|ALU_inst|result~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000011110000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux3~0_combout\,
	datab => \datapath_inst|mux_rb|ALT_INV_Mux3~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_result~5_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_result~4_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux2~0_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux2~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~9_combout\);

-- Location: MLABCELL_X52_Y21_N39
\datapath_inst|reg_file_data_in|Mux4~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~12_combout\ = ( \datapath_inst|mux_rb|Mux6~0_combout\ & ( (!\datapath_inst|mux_rb|Mux7~0_combout\ & (\datapath_inst|mux_ra|Mux6~0_combout\ & \datapath_inst|mux_ra|Mux7~0_combout\)) ) ) # ( 
-- !\datapath_inst|mux_rb|Mux6~0_combout\ & ( ((!\datapath_inst|mux_rb|Mux7~0_combout\ & \datapath_inst|mux_ra|Mux7~0_combout\)) # (\datapath_inst|mux_ra|Mux6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\,
	datac => \datapath_inst|mux_ra|ALT_INV_Mux6~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux7~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~12_combout\);

-- Location: LABCELL_X51_Y21_N42
\datapath_inst|reg_file_data_in|Mux4~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~15_combout\ = ( !\datapath_inst|reg_file_data_in|Mux4~9_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~12_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~1_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~14_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~10_combout\) # (!\datapath_inst|reg_file_data_in|Mux4~11_combout\)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~9_combout\ & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~12_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~14_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~10_combout\) # (!\datapath_inst|reg_file_data_in|Mux4~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000000000000000000001100000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~10_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~1_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~14_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~11_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~9_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~12_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~15_combout\);

-- Location: MLABCELL_X52_Y21_N18
\datapath_inst|reg_file_data_in|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~1_combout\ & ( \datapath_inst|mux_ra|Mux8~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~2_combout\ & ((!\datapath_inst|mux_rb|Mux8~0_combout\) # 
-- ((!\datapath_inst|mux_rb|Mux9~0_combout\ & \datapath_inst|mux_ra|Mux9~0_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux4~1_combout\ & ( !\datapath_inst|mux_ra|Mux8~0_combout\ & ( (!\datapath_inst|mux_rb|Mux9~0_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~2_combout\ & (!\datapath_inst|mux_rb|Mux8~0_combout\ & \datapath_inst|mux_ra|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~2_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux9~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~1_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux8~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~3_combout\);

-- Location: LABCELL_X51_Y21_N6
\datapath_inst|reg_file_data_in|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux3~1_combout\ = ( \datapath_inst|mux_ra|Mux3~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( 
-- \datapath_inst|mux_ra|Mux3~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~15_combout\) # 
-- (\datapath_inst|reg_file_data_in|Mux4~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100000001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	datae => \datapath_inst|mux_ra|ALT_INV_Mux3~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux3~1_combout\);

-- Location: LABCELL_X51_Y22_N39
\datapath_inst|ALU_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux15~0_combout\ = ( !\control|alu_op\(2) & ( !\control|alu_op\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alu_op\(1),
	dataf => \control|ALT_INV_alu_op\(2),
	combout => \datapath_inst|ALU_inst|Mux15~0_combout\);

-- Location: LABCELL_X50_Y21_N54
\datapath_inst|ALU_inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux3~0_combout\ = ( \datapath_inst|mux_ra|Mux3~0_combout\ & ( (\control|alu_op\(1) & ((!\datapath_inst|mux_rb|Mux3~0_combout\ & ((\control|alu_op\(0)))) # (\datapath_inst|mux_rb|Mux3~0_combout\ & (!\control|alu_op\(2))))) ) ) # ( 
-- !\datapath_inst|mux_ra|Mux3~0_combout\ & ( (\control|alu_op\(0) & (\datapath_inst|mux_rb|Mux3~0_combout\ & \control|alu_op\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000001110100000000000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(2),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|mux_rb|ALT_INV_Mux3~0_combout\,
	datad => \control|ALT_INV_alu_op\(1),
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux3~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux3~0_combout\);

-- Location: LABCELL_X51_Y21_N57
\datapath_inst|reg_file_data_in|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux3~0_combout\ = ( \datapath_inst|mux_rb|Mux3~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( ((\datapath_inst|reg_file_data_in|Mux4~15_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~3_combout\ & 
-- !\datapath_inst|reg_file_data_in|Mux4~8_combout\))) # (\control|wr_data_sel\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux3~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux3~0_combout\);

-- Location: LABCELL_X51_Y23_N30
\datapath_inst|ALU_inst|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~66_cout\ = CARRY(( \control|alu_op\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_alu_op\(0),
	cin => GND,
	cout => \datapath_inst|ALU_inst|Add0~66_cout\);

-- Location: LABCELL_X51_Y23_N33
\datapath_inst|ALU_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~25_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux15~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux15~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux31~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~66_cout\ ))
-- \datapath_inst|ALU_inst|Add0~26\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux15~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux15~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux31~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111000100000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\,
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \control|ALT_INV_alu_op\(0),
	datad => \datapath_inst|mux_rb|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux31~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~66_cout\,
	sumout => \datapath_inst|ALU_inst|Add0~25_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~26\);

-- Location: LABCELL_X51_Y23_N36
\datapath_inst|ALU_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~29_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux14~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux14~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux30~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~26\ ))
-- \datapath_inst|ALU_inst|Add0~30\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux14~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux14~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux30~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux14~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux30~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~26\,
	sumout => \datapath_inst|ALU_inst|Add0~29_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~30\);

-- Location: LABCELL_X51_Y23_N39
\datapath_inst|ALU_inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~41_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux13~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux13~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux29~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~30\ ))
-- \datapath_inst|ALU_inst|Add0~42\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux13~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux13~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux29~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux13~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux29~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~30\,
	sumout => \datapath_inst|ALU_inst|Add0~41_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~42\);

-- Location: LABCELL_X51_Y23_N42
\datapath_inst|ALU_inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~45_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux12~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux12~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux28~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~42\ ))
-- \datapath_inst|ALU_inst|Add0~46\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux12~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux12~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux28~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux28~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~42\,
	sumout => \datapath_inst|ALU_inst|Add0~45_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~46\);

-- Location: LABCELL_X51_Y23_N45
\datapath_inst|ALU_inst|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~57_sumout\ = SUM(( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux11~4_combout\)) # (\control|alu_ra_sel\(0) & ((\datapath_inst|register_file_inst|Mux27~4_combout\))) ) + ( !\control|alu_op\(0) $ 
-- (!\datapath_inst|mux_rb|Mux11~0_combout\) ) + ( \datapath_inst|ALU_inst|Add0~46\ ))
-- \datapath_inst|ALU_inst|Add0~58\ = CARRY(( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux11~4_combout\)) # (\control|alu_ra_sel\(0) & ((\datapath_inst|register_file_inst|Mux27~4_combout\))) ) + ( !\control|alu_op\(0) $ 
-- (!\datapath_inst|mux_rb|Mux11~0_combout\) ) + ( \datapath_inst|ALU_inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux27~4_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\,
	cin => \datapath_inst|ALU_inst|Add0~46\,
	sumout => \datapath_inst|ALU_inst|Add0~57_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~58\);

-- Location: LABCELL_X51_Y23_N48
\datapath_inst|ALU_inst|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~61_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux10~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux10~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux26~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~58\ ))
-- \datapath_inst|ALU_inst|Add0~62\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux10~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux10~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux26~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux26~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~58\,
	sumout => \datapath_inst|ALU_inst|Add0~61_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~62\);

-- Location: LABCELL_X51_Y23_N51
\datapath_inst|ALU_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~9_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux9~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux9~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux25~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~62\ ))
-- \datapath_inst|ALU_inst|Add0~10\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux9~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux9~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux25~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux25~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~62\,
	sumout => \datapath_inst|ALU_inst|Add0~9_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~10\);

-- Location: LABCELL_X51_Y23_N54
\datapath_inst|ALU_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~13_sumout\ = SUM(( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux8~4_combout\)) # (\control|alu_ra_sel\(0) & ((\datapath_inst|register_file_inst|Mux24~4_combout\))) ) + ( !\control|alu_op\(0) $ 
-- (!\datapath_inst|mux_rb|Mux8~0_combout\) ) + ( \datapath_inst|ALU_inst|Add0~10\ ))
-- \datapath_inst|ALU_inst|Add0~14\ = CARRY(( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux8~4_combout\)) # (\control|alu_ra_sel\(0) & ((\datapath_inst|register_file_inst|Mux24~4_combout\))) ) + ( !\control|alu_op\(0) $ 
-- (!\datapath_inst|mux_rb|Mux8~0_combout\) ) + ( \datapath_inst|ALU_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux24~4_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\,
	cin => \datapath_inst|ALU_inst|Add0~10\,
	sumout => \datapath_inst|ALU_inst|Add0~13_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~14\);

-- Location: LABCELL_X51_Y23_N57
\datapath_inst|ALU_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~5_sumout\ = SUM(( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux7~4_combout\)) # (\control|alu_ra_sel\(0) & ((\datapath_inst|register_file_inst|Mux23~4_combout\))) ) + ( !\control|alu_op\(0) $ 
-- (!\datapath_inst|mux_rb|Mux7~0_combout\) ) + ( \datapath_inst|ALU_inst|Add0~14\ ))
-- \datapath_inst|ALU_inst|Add0~6\ = CARRY(( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux7~4_combout\)) # (\control|alu_ra_sel\(0) & ((\datapath_inst|register_file_inst|Mux23~4_combout\))) ) + ( !\control|alu_op\(0) $ 
-- (!\datapath_inst|mux_rb|Mux7~0_combout\) ) + ( \datapath_inst|ALU_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux23~4_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\,
	cin => \datapath_inst|ALU_inst|Add0~14\,
	sumout => \datapath_inst|ALU_inst|Add0~5_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~6\);

-- Location: LABCELL_X51_Y22_N0
\datapath_inst|ALU_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~1_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux6~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux6~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux22~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~6\ ))
-- \datapath_inst|ALU_inst|Add0~2\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux6~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux6~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux22~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(0),
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux22~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~6\,
	sumout => \datapath_inst|ALU_inst|Add0~1_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~2\);

-- Location: LABCELL_X51_Y22_N3
\datapath_inst|ALU_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~17_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux5~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux5~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux21~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~2\ ))
-- \datapath_inst|ALU_inst|Add0~18\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux5~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux5~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux21~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(0),
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux5~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux21~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~2\,
	sumout => \datapath_inst|ALU_inst|Add0~17_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~18\);

-- Location: LABCELL_X51_Y22_N6
\datapath_inst|ALU_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~21_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux4~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux4~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux20~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~18\ ))
-- \datapath_inst|ALU_inst|Add0~22\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux4~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux4~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux20~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(0),
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux4~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux20~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~18\,
	sumout => \datapath_inst|ALU_inst|Add0~21_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~22\);

-- Location: LABCELL_X51_Y22_N9
\datapath_inst|ALU_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~33_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux3~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux3~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux19~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~22\ ))
-- \datapath_inst|ALU_inst|Add0~34\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux3~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux3~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux19~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(0),
	datab => \control|ALT_INV_alu_ra_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux3~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux19~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~22\,
	sumout => \datapath_inst|ALU_inst|Add0~33_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~34\);

-- Location: LABCELL_X51_Y21_N33
\datapath_inst|reg_file_data_in|Mux4~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~19_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & !\datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( 
-- (!\control|wr_data_sel\(0) & (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~15_combout\) # (\datapath_inst|reg_file_data_in|Mux4~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~19_combout\);

-- Location: LABCELL_X50_Y21_N24
\datapath_inst|reg_file_data_in|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux3~2_combout\ = ( \datapath_inst|ALU_inst|Add0~33_sumout\ & ( \datapath_inst|reg_file_data_in|Mux4~19_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux3~1_combout\ & (!\datapath_inst|ALU_inst|Mux15~0_combout\ & 
-- (!\datapath_inst|ALU_inst|Mux3~0_combout\ & !\datapath_inst|reg_file_data_in|Mux3~0_combout\))) ) ) ) # ( !\datapath_inst|ALU_inst|Add0~33_sumout\ & ( \datapath_inst|reg_file_data_in|Mux4~19_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux3~1_combout\ & 
-- (!\datapath_inst|ALU_inst|Mux3~0_combout\ & !\datapath_inst|reg_file_data_in|Mux3~0_combout\)) ) ) ) # ( \datapath_inst|ALU_inst|Add0~33_sumout\ & ( !\datapath_inst|reg_file_data_in|Mux4~19_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux3~1_combout\ & 
-- !\datapath_inst|reg_file_data_in|Mux3~0_combout\) ) ) ) # ( !\datapath_inst|ALU_inst|Add0~33_sumout\ & ( !\datapath_inst|reg_file_data_in|Mux4~19_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux3~1_combout\ & 
-- !\datapath_inst|reg_file_data_in|Mux3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux3~1_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux3~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux3~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Add0~33_sumout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~19_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux3~2_combout\);

-- Location: LABCELL_X50_Y21_N39
\datapath_inst|reg_file_data_in|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux3~5_combout\ = ( \datapath_inst|reg_file_data_in|Mux3~3_combout\ & ( \datapath_inst|reg_file_data_in|Mux3~2_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux3~4_combout\))))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux3~3_combout\ & ( \datapath_inst|reg_file_data_in|Mux3~2_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux3~4_combout\))))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux3~3_combout\ & ( !\datapath_inst|reg_file_data_in|Mux3~2_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux3~4_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux3~3_combout\ & ( !\datapath_inst|reg_file_data_in|Mux3~2_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux3~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010011110111001101111100010000000100110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(12),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux3~4_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux3~3_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux3~2_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux3~5_combout\);

-- Location: FF_X50_Y21_N50
\datapath_inst|register_file_inst|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux3~5_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][12]~q\);

-- Location: LABCELL_X50_Y21_N51
\datapath_inst|register_file_inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux3~0_combout\ = ( \datapath_inst|register_file_inst|regs[1][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # 
-- (\datapath_inst|register_file_inst|regs[3][12]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (\datapath_inst|register_file_inst|regs[3][12]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][12]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[0][12]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[2][12]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][12]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[0][12]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|regs[2][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[2][12]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[0][12]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][12]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][12]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	combout => \datapath_inst|register_file_inst|Mux3~0_combout\);

-- Location: MLABCELL_X47_Y24_N12
\datapath_inst|register_file_inst|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux3~1_combout\ = ( \datapath_inst|register_file_inst|regs[7][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (\datapath_inst|register_file_inst|regs[5][12]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) 
-- & \datapath_inst|register_file_inst|regs[5][12]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][12]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|regs[4][12]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[6][12]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][12]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[4][12]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[6][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[4][12]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][12]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][12]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][12]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	combout => \datapath_inst|register_file_inst|Mux3~1_combout\);

-- Location: LABCELL_X48_Y23_N39
\datapath_inst|register_file_inst|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux3~3_combout\ = ( \datapath_inst|register_file_inst|regs[14][12]~q\ & ( \datapath_inst|register_file_inst|regs[12][12]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[13][12]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[15][12]~q\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[14][12]~q\ & ( \datapath_inst|register_file_inst|regs[12][12]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[13][12]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[15][12]~q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\))) ) ) 
-- ) # ( \datapath_inst|register_file_inst|regs[14][12]~q\ & ( !\datapath_inst|register_file_inst|regs[12][12]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ 
-- & \datapath_inst|register_file_inst|regs[13][12]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\)) # 
-- (\datapath_inst|register_file_inst|regs[15][12]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][12]~q\ & ( !\datapath_inst|register_file_inst|regs[12][12]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[13][12]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[15][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[15][12]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][12]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[14][12]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[12][12]~q\,
	combout => \datapath_inst|register_file_inst|Mux3~3_combout\);

-- Location: LABCELL_X46_Y21_N39
\datapath_inst|register_file_inst|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux3~2_combout\ = ( \datapath_inst|register_file_inst|regs[11][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[10][12]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[11][12]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|register_file_inst|regs[10][12]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[11][12]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[8][12]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[9][12]~q\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[11][12]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[8][12]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[9][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][12]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[9][12]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][12]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[11][12]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux3~2_combout\);

-- Location: MLABCELL_X52_Y22_N12
\datapath_inst|register_file_inst|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux3~4_combout\ = ( \datapath_inst|register_file_inst|Mux3~3_combout\ & ( \datapath_inst|register_file_inst|Mux3~2_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux3~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux3~1_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|Mux3~3_combout\ & ( \datapath_inst|register_file_inst|Mux3~2_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux3~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux3~1_combout\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux3~3_combout\ & ( !\datapath_inst|register_file_inst|Mux3~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux3~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|Mux3~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux3~3_combout\ & ( !\datapath_inst|register_file_inst|Mux3~2_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux3~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux3~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux3~0_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux3~1_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux3~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux3~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux3~4_combout\);

-- Location: MLABCELL_X52_Y19_N57
\datapath_inst|memory_address_register_inst|mar_out~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~19_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( ((\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(12))) # (\datapath_inst|register_file_inst|Mux3~4_combout\) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( 
-- (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux3~4_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(12),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~19_combout\);

-- Location: FF_X52_Y19_N59
\datapath_inst|memory_address_register_inst|mar_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~19_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(12));

-- Location: M10K_X49_Y18_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y18_N30
\datapath_inst|reg_file_data_in|Mux4~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~24_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~24_combout\);

-- Location: M10K_X41_Y20_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y20_N39
\datapath_inst|reg_file_data_in|Mux4~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~23_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~23_combout\);

-- Location: LABCELL_X51_Y21_N3
\datapath_inst|reg_file_data_in|Mux4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~21_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & 
-- \datapath_inst|mux_ra|Mux4~0_combout\)) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & 
-- \datapath_inst|mux_ra|Mux4~0_combout\)) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & 
-- \datapath_inst|mux_ra|Mux4~0_combout\)) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (!\datapath_inst|reg_file_data_in|Mux4~15_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_ra|Mux4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux4~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~21_combout\);

-- Location: LABCELL_X51_Y20_N45
\datapath_inst|ALU_inst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux4~0_combout\ = ( \control|alu_op\(1) & ( \datapath_inst|mux_ra|Mux4~0_combout\ & ( (!\datapath_inst|mux_rb|Mux4~0_combout\ & (\control|alu_op\(0))) # (\datapath_inst|mux_rb|Mux4~0_combout\ & ((!\control|alu_op\(2)))) ) ) ) # ( 
-- \control|alu_op\(1) & ( !\datapath_inst|mux_ra|Mux4~0_combout\ & ( (\datapath_inst|mux_rb|Mux4~0_combout\ & \control|alu_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux4~0_combout\,
	datac => \control|ALT_INV_alu_op\(0),
	datad => \control|ALT_INV_alu_op\(2),
	datae => \control|ALT_INV_alu_op\(1),
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux4~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux4~0_combout\);

-- Location: LABCELL_X51_Y21_N54
\datapath_inst|reg_file_data_in|Mux4~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~20_combout\ = ( \datapath_inst|mux_rb|Mux4~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( ((\datapath_inst|reg_file_data_in|Mux4~15_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~8_combout\ & 
-- !\datapath_inst|reg_file_data_in|Mux4~3_combout\))) # (\control|wr_data_sel\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux4~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~20_combout\);

-- Location: LABCELL_X51_Y21_N15
\datapath_inst|reg_file_data_in|Mux4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~22_combout\ = ( !\datapath_inst|reg_file_data_in|Mux4~20_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~19_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~21_combout\ & (!\datapath_inst|ALU_inst|Mux4~0_combout\ 
-- & ((!\datapath_inst|ALU_inst|Mux15~0_combout\) # (!\datapath_inst|ALU_inst|Add0~21_sumout\)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~20_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~19_combout\ & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010001000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~21_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Add0~21_sumout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~20_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~19_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~22_combout\);

-- Location: LABCELL_X51_Y21_N39
\datapath_inst|reg_file_data_in|Mux4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~25_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & ( \datapath_inst|reg_file_data_in|Mux4~22_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~23_combout\ & \datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~24_combout\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & ( \datapath_inst|reg_file_data_in|Mux4~22_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~23_combout\))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (\datapath_inst|reg_file_data_in|Mux4~24_combout\)))) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & ( !\datapath_inst|reg_file_data_in|Mux4~22_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\) # ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux4~23_combout\))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (\datapath_inst|reg_file_data_in|Mux4~24_combout\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(11) & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~22_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\) # (\datapath_inst|reg_file_data_in|Mux4~23_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (\datapath_inst|reg_file_data_in|Mux4~24_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000011011111111110001101100000000000110110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~24_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~23_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(11),
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~22_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~25_combout\);

-- Location: FF_X48_Y23_N14
\datapath_inst|register_file_inst|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux4~25_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][11]~q\);

-- Location: LABCELL_X48_Y20_N12
\datapath_inst|register_file_inst|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux4~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[14][11]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[6][11]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[10][11]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[2][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][11]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][11]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[2][11]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][11]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux4~2_combout\);

-- Location: LABCELL_X53_Y20_N54
\datapath_inst|register_file_inst|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux4~1_combout\ = ( \datapath_inst|register_file_inst|regs[5][11]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) # 
-- (\datapath_inst|register_file_inst|regs[13][11]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[5][11]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[13][11]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) ) ) ) # ( \datapath_inst|register_file_inst|regs[5][11]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[1][11]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[9][11]~q\)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[5][11]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[1][11]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[9][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][11]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[1][11]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[13][11]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[5][11]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux4~1_combout\);

-- Location: LABCELL_X53_Y23_N24
\datapath_inst|register_file_inst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux4~0_combout\ = ( \datapath_inst|register_file_inst|regs[4][11]~q\ & ( \datapath_inst|register_file_inst|regs[8][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[0][11]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[12][11]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][11]~q\ & ( \datapath_inst|register_file_inst|regs[8][11]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[0][11]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][11]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[4][11]~q\ & ( !\datapath_inst|register_file_inst|regs[8][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[0][11]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # 
-- (\datapath_inst|register_file_inst|regs[12][11]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][11]~q\ & ( !\datapath_inst|register_file_inst|regs[8][11]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[0][11]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][11]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][11]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][11]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[4][11]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[8][11]~q\,
	combout => \datapath_inst|register_file_inst|Mux4~0_combout\);

-- Location: MLABCELL_X52_Y23_N57
\datapath_inst|register_file_inst|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux4~3_combout\ = ( \datapath_inst|register_file_inst|regs[7][11]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (\datapath_inst|register_file_inst|regs[11][11]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[15][11]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][11]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[11][11]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[15][11]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][11]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ 
-- & ( (\datapath_inst|register_file_inst|regs[3][11]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][11]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & \datapath_inst|register_file_inst|regs[3][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][11]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][11]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][11]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][11]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux4~3_combout\);

-- Location: MLABCELL_X52_Y20_N6
\datapath_inst|register_file_inst|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux4~4_combout\ = ( \datapath_inst|register_file_inst|Mux4~0_combout\ & ( \datapath_inst|register_file_inst|Mux4~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|Mux4~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) 
-- # (\datapath_inst|register_file_inst|Mux4~2_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux4~0_combout\ & ( \datapath_inst|register_file_inst|Mux4~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|register_file_inst|Mux4~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # 
-- (\datapath_inst|register_file_inst|Mux4~2_combout\))) ) ) ) # ( \datapath_inst|register_file_inst|Mux4~0_combout\ & ( !\datapath_inst|register_file_inst|Mux4~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|Mux4~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|Mux4~2_combout\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux4~0_combout\ & ( !\datapath_inst|register_file_inst|Mux4~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|register_file_inst|Mux4~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|Mux4~2_combout\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|register_file_inst|ALT_INV_Mux4~2_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux4~1_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux4~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux4~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux4~4_combout\);

-- Location: MLABCELL_X52_Y19_N42
\datapath_inst|memory_address_register_inst|mar_out~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~18_combout\ = ( \datapath_inst|register_file_inst|Mux4~4_combout\ & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( 
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11)) ) ) ) # ( \datapath_inst|register_file_inst|Mux4~4_combout\ 
-- & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux4~4_combout\ & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(11)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(11),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux4~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~18_combout\);

-- Location: FF_X52_Y19_N44
\datapath_inst|memory_address_register_inst|mar_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~18_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(11));

-- Location: M10K_X49_Y20_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y20_N0
\datapath_inst|reg_file_data_in|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux5~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux5~1_combout\);

-- Location: M10K_X49_Y17_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y17_N39
\datapath_inst|reg_file_data_in|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux5~0_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux5~0_combout\);

-- Location: LABCELL_X51_Y20_N12
\datapath_inst|ALU_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux5~0_combout\ = ( \control|alu_op\(1) & ( \datapath_inst|mux_ra|Mux5~0_combout\ & ( (!\datapath_inst|mux_rb|Mux5~0_combout\ & (\control|alu_op\(0))) # (\datapath_inst|mux_rb|Mux5~0_combout\ & ((!\control|alu_op\(2)))) ) ) ) # ( 
-- \control|alu_op\(1) & ( !\datapath_inst|mux_ra|Mux5~0_combout\ & ( (\datapath_inst|mux_rb|Mux5~0_combout\ & \control|alu_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux5~0_combout\,
	datab => \control|ALT_INV_alu_op\(0),
	datac => \control|ALT_INV_alu_op\(2),
	datae => \control|ALT_INV_alu_op\(1),
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux5~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux5~0_combout\);

-- Location: LABCELL_X51_Y21_N30
\datapath_inst|reg_file_data_in|Mux4~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~16_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( !\control|wr_data_sel\(0) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~15_combout\) # (\datapath_inst|reg_file_data_in|Mux4~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010100010101000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_wr_data_sel\(0),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux4~16_combout\);

-- Location: LABCELL_X50_Y20_N12
\datapath_inst|reg_file_data_in|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux5~3_combout\ = ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (((\datapath_inst|mux_rb|Mux5~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~0_combout\))))) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((((\datapath_inst|ALU_inst|Add0~17_sumout\ & \datapath_inst|ALU_inst|Mux15~0_combout\)) # (\datapath_inst|ALU_inst|Mux5~0_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|mux_ra|Mux5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000001100110011111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux5~0_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux5~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~17_sumout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datag => \datapath_inst|mux_rb|ALT_INV_Mux5~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux5~3_combout\);

-- Location: LABCELL_X50_Y20_N57
\datapath_inst|reg_file_data_in|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux5~2_combout\ = ( \datapath_inst|reg_file_data_in|Mux5~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux5~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux5~1_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux5~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux5~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((\datapath_inst|reg_file_data_in|Mux5~1_combout\)))) ) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux5~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux5~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # ((\datapath_inst|reg_file_data_in|Mux5~1_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux5~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux5~3_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux5~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[10]~DUPLICATE_q\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~1_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux5~2_combout\);

-- Location: LABCELL_X53_Y24_N24
\datapath_inst|register_file_inst|regs[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[6][10]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux5~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|regs[6][10]~feeder_combout\);

-- Location: FF_X53_Y24_N26
\datapath_inst|register_file_inst|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[6][10]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][10]~q\);

-- Location: LABCELL_X53_Y24_N42
\datapath_inst|register_file_inst|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux5~1_combout\ = ( \datapath_inst|register_file_inst|regs[4][10]~q\ & ( \datapath_inst|register_file_inst|regs[7][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|regs[5][10]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # 
-- (\datapath_inst|register_file_inst|regs[6][10]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][10]~q\ & ( \datapath_inst|register_file_inst|regs[7][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((\datapath_inst|register_file_inst|regs[5][10]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # 
-- (\datapath_inst|register_file_inst|regs[6][10]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[4][10]~q\ & ( !\datapath_inst|register_file_inst|regs[7][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|regs[5][10]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[6][10]~q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[4][10]~q\ & ( !\datapath_inst|register_file_inst|regs[7][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((\datapath_inst|register_file_inst|regs[5][10]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[6][10]~q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[6][10]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[5][10]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[4][10]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[7][10]~q\,
	combout => \datapath_inst|register_file_inst|Mux5~1_combout\);

-- Location: LABCELL_X50_Y24_N39
\datapath_inst|register_file_inst|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux5~3_combout\ = ( \datapath_inst|register_file_inst|regs[14][10]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|regs[13][10]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[15][10]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][10]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[13][10]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[15][10]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[14][10]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( (\datapath_inst|register_file_inst|regs[12][10]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][10]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & \datapath_inst|register_file_inst|regs[12][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[13][10]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[15][10]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[12][10]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[14][10]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	combout => \datapath_inst|register_file_inst|Mux5~3_combout\);

-- Location: LABCELL_X53_Y24_N9
\datapath_inst|register_file_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux5~0_combout\ = ( \datapath_inst|register_file_inst|regs[1][10]~q\ & ( \datapath_inst|register_file_inst|regs[3][10]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[0][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[2][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[1][10]~q\ & ( \datapath_inst|register_file_inst|regs[3][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[0][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[2][10]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))))) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][10]~q\ & ( !\datapath_inst|register_file_inst|regs[3][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[0][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[2][10]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][10]~q\ & ( !\datapath_inst|register_file_inst|regs[3][10]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[0][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|regs[2][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[2][10]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[0][10]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][10]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][10]~q\,
	combout => \datapath_inst|register_file_inst|Mux5~0_combout\);

-- Location: LABCELL_X51_Y25_N6
\datapath_inst|register_file_inst|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux5~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[11][10]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[10][10]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[11][10]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[8][10]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[9][10]~q\)) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[11][10]~q\ & ( (\datapath_inst|register_file_inst|regs[10][10]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # 
-- ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[11][10]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[8][10]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[9][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][10]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[10][10]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][10]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[11][10]~q\,
	combout => \datapath_inst|register_file_inst|Mux5~2_combout\);

-- Location: MLABCELL_X52_Y24_N33
\datapath_inst|register_file_inst|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux5~4_combout\ = ( \datapath_inst|register_file_inst|Mux5~0_combout\ & ( \datapath_inst|register_file_inst|Mux5~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux5~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux5~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux5~0_combout\ & ( \datapath_inst|register_file_inst|Mux5~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux5~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux5~3_combout\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux5~0_combout\ & ( !\datapath_inst|register_file_inst|Mux5~2_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux5~1_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux5~3_combout\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux5~0_combout\ & ( !\datapath_inst|register_file_inst|Mux5~2_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux5~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux5~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux5~1_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux5~3_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux5~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux5~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux5~4_combout\);

-- Location: MLABCELL_X52_Y19_N15
\datapath_inst|memory_address_register_inst|mar_out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~17_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\ & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( 
-- (\datapath_inst|register_file_inst|Mux5~4_combout\) # (\datapath_inst|memory_address_register_inst|mar_out~1_combout\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\ & ( 
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( \datapath_inst|register_file_inst|Mux5~4_combout\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[10]~DUPLICATE_q\ & ( 
-- !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( \datapath_inst|memory_address_register_inst|mar_out~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux5~4_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[10]~DUPLICATE_q\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~17_combout\);

-- Location: FF_X52_Y19_N17
\datapath_inst|memory_address_register_inst|mar_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~17_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(10));

-- Location: M10K_X38_Y25_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y23_N27
\datapath_inst|reg_file_data_in|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux6~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux6~2_combout\);

-- Location: M10K_X58_Y25_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y25_N0
\datapath_inst|reg_file_data_in|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux6~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\))))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\))))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux6~1_combout\);

-- Location: LABCELL_X51_Y22_N54
\datapath_inst|reg_file_data_in|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux6~4_combout\ = ( \datapath_inst|mux_rb|Mux6~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( \datapath_inst|mux_ra|Mux6~0_combout\ ) ) ) # ( !\datapath_inst|mux_rb|Mux6~0_combout\ & ( 
-- \datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( \datapath_inst|mux_ra|Mux6~0_combout\ ) ) ) # ( \datapath_inst|mux_rb|Mux6~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( (!\control|alu_op\(1) & (!\control|alu_op\(2))) # 
-- (\control|alu_op\(1) & ((!\datapath_inst|mux_ra|Mux6~0_combout\ & ((\control|alu_op\(0)))) # (\datapath_inst|mux_ra|Mux6~0_combout\ & (!\control|alu_op\(2))))) ) ) ) # ( !\datapath_inst|mux_rb|Mux6~0_combout\ & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( (!\control|alu_op\(1) & (!\control|alu_op\(2))) # (\control|alu_op\(1) & (((\control|alu_op\(0) & \datapath_inst|mux_ra|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001011100010111010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(2),
	datab => \control|ALT_INV_alu_op\(1),
	datac => \control|ALT_INV_alu_op\(0),
	datad => \datapath_inst|mux_ra|ALT_INV_Mux6~0_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux6~4_combout\);

-- Location: LABCELL_X51_Y22_N24
\datapath_inst|reg_file_data_in|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux6~0_combout\ = ( \datapath_inst|mux_rb|Mux6~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|reg_file_data_in|Mux6~4_combout\ & (((\datapath_inst|reg_file_data_in|Mux4~0_combout\) # 
-- (\control|alu_op\(1))) # (\datapath_inst|ALU_inst|Add0~1_sumout\))) ) ) ) # ( !\datapath_inst|mux_rb|Mux6~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|reg_file_data_in|Mux6~4_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\control|alu_op\(1))) # (\datapath_inst|ALU_inst|Add0~1_sumout\))) ) ) ) # ( \datapath_inst|mux_rb|Mux6~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( 
-- \datapath_inst|reg_file_data_in|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Add0~1_sumout\,
	datab => \control|ALT_INV_alu_op\(1),
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux6~4_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datae => \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux6~0_combout\);

-- Location: LABCELL_X51_Y21_N21
\datapath_inst|reg_file_data_in|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux6~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux6~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux6~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux6~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux6~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux6~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux6~2_combout\))))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux6~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux6~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux6~2_combout\))))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux6~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux6~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(9))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux6~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(9),
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux6~2_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux6~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux6~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux6~3_combout\);

-- Location: FF_X52_Y23_N2
\datapath_inst|register_file_inst|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux6~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][9]~q\);

-- Location: MLABCELL_X52_Y23_N3
\datapath_inst|register_file_inst|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux6~3_combout\ = ( \datapath_inst|register_file_inst|regs[3][9]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (\datapath_inst|register_file_inst|regs[11][9]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[15][9]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][9]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[11][9]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[15][9]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[3][9]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # (\datapath_inst|register_file_inst|regs[7][9]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][9]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ 
-- & ( (\datapath_inst|register_file_inst|regs[7][9]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][9]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][9]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][9]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[3][9]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux6~3_combout\);

-- Location: LABCELL_X53_Y23_N45
\datapath_inst|register_file_inst|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux6~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][9]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[9][9]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[13][9]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[5][9]~q\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[1][9]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[5][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[9][9]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[13][9]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[5][9]~q\ & ( (\datapath_inst|register_file_inst|regs[1][9]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][9]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[1][9]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[13][9]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[5][9]~q\,
	combout => \datapath_inst|register_file_inst|Mux6~1_combout\);

-- Location: LABCELL_X48_Y21_N45
\datapath_inst|register_file_inst|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux6~2_combout\ = ( \datapath_inst|register_file_inst|regs[2][9]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][9]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][9]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][9]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][9]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][9]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][9]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[6][9]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][9]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[6][9]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[10][9]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][9]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[14][9]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][9]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux6~2_combout\);

-- Location: LABCELL_X48_Y22_N12
\datapath_inst|register_file_inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux6~0_combout\ = ( \datapath_inst|register_file_inst|regs[0][9]~q\ & ( \datapath_inst|register_file_inst|regs[4][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][9]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][9]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][9]~q\ & ( \datapath_inst|register_file_inst|regs[4][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[8][9]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][9]~q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[0][9]~q\ & ( 
-- !\datapath_inst|register_file_inst|regs[4][9]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][9]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][9]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][9]~q\ & ( !\datapath_inst|register_file_inst|regs[4][9]~q\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][9]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][9]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][9]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[0][9]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[4][9]~q\,
	combout => \datapath_inst|register_file_inst|Mux6~0_combout\);

-- Location: MLABCELL_X52_Y21_N42
\datapath_inst|register_file_inst|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux6~4_combout\ = ( \datapath_inst|register_file_inst|Mux6~2_combout\ & ( \datapath_inst|register_file_inst|Mux6~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|Mux6~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|Mux6~3_combout\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux6~2_combout\ & ( \datapath_inst|register_file_inst|Mux6~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|Mux6~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|Mux6~3_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux6~2_combout\ & ( !\datapath_inst|register_file_inst|Mux6~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|register_file_inst|Mux6~1_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # (\datapath_inst|register_file_inst|Mux6~3_combout\))) ) 
-- ) ) # ( !\datapath_inst|register_file_inst|Mux6~2_combout\ & ( !\datapath_inst|register_file_inst|Mux6~0_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|Mux6~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|Mux6~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux6~3_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux6~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux6~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux6~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux6~4_combout\);

-- Location: MLABCELL_X52_Y19_N30
\datapath_inst|memory_address_register_inst|mar_out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~16_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( ((\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(9))) # (\datapath_inst|register_file_inst|Mux6~4_combout\) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ 
-- & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(9),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux6~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~16_combout\);

-- Location: FF_X52_Y19_N32
\datapath_inst|memory_address_register_inst|mar_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~16_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(9));

-- Location: M10K_X49_Y25_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y25_N57
\datapath_inst|reg_file_data_in|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux7~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\)))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux7~2_combout\);

-- Location: M10K_X49_Y23_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y21_N18
\datapath_inst|reg_file_data_in|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux7~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux7~1_combout\);

-- Location: LABCELL_X50_Y22_N39
\datapath_inst|reg_file_data_in|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux7~4_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( \datapath_inst|mux_ra|Mux7~0_combout\ ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( \datapath_inst|mux_ra|Mux7~0_combout\ & ( 
-- (!\datapath_inst|mux_rb|Mux7~0_combout\ & ((!\control|alu_op\(1) & (!\control|alu_op\(2))) # (\control|alu_op\(1) & ((\control|alu_op\(0)))))) # (\datapath_inst|mux_rb|Mux7~0_combout\ & (!\control|alu_op\(2))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ( !\datapath_inst|mux_ra|Mux7~0_combout\ & ( (!\control|alu_op\(1) & (((!\control|alu_op\(2))))) # (\control|alu_op\(1) & (\datapath_inst|mux_rb|Mux7~0_combout\ & ((\control|alu_op\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000101000000000000000011001100010011101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\,
	datab => \control|ALT_INV_alu_op\(2),
	datac => \control|ALT_INV_alu_op\(0),
	datad => \control|ALT_INV_alu_op\(1),
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux7~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux7~4_combout\);

-- Location: LABCELL_X50_Y22_N24
\datapath_inst|reg_file_data_in|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux7~0_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( \datapath_inst|reg_file_data_in|Mux7~4_combout\ & ( ((\datapath_inst|ALU_inst|Add0~5_sumout\) # (\control|alu_op\(1))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( \datapath_inst|reg_file_data_in|Mux7~4_combout\ & ( (\datapath_inst|mux_rb|Mux7~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) 
-- ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( !\datapath_inst|reg_file_data_in|Mux7~4_combout\ & ( (\datapath_inst|mux_rb|Mux7~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000010001000100010011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \control|ALT_INV_alu_op\(1),
	datad => \datapath_inst|ALU_inst|ALT_INV_Add0~5_sumout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~4_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux7~0_combout\);

-- Location: LABCELL_X50_Y22_N42
\datapath_inst|reg_file_data_in|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux7~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux7~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux7~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux7~2_combout\))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux7~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux7~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux7~2_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux7~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux7~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux7~2_combout\)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux7~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux7~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[8]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux7~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~2_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[8]~DUPLICATE_q\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux7~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux7~3_combout\);

-- Location: FF_X47_Y24_N56
\datapath_inst|register_file_inst|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux7~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[6][8]~q\);

-- Location: MLABCELL_X47_Y24_N36
\datapath_inst|register_file_inst|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux7~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[7][8]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[6][8]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[5][8]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( 
-- \datapath_inst|register_file_inst|regs[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[6][8]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][8]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[7][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][8]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux7~1_combout\);

-- Location: LABCELL_X46_Y23_N12
\datapath_inst|register_file_inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux7~0_combout\ = ( \datapath_inst|register_file_inst|regs[1][8]~q\ & ( \datapath_inst|register_file_inst|regs[3][8]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[0][8]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[2][8]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][8]~q\ & ( \datapath_inst|register_file_inst|regs[3][8]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[0][8]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[2][8]~q\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][8]~q\ & ( !\datapath_inst|register_file_inst|regs[3][8]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[0][8]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[2][8]~q\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][8]~q\ & ( !\datapath_inst|register_file_inst|regs[3][8]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[0][8]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[2][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[2][8]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][8]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][8]~q\,
	combout => \datapath_inst|register_file_inst|Mux7~0_combout\);

-- Location: LABCELL_X45_Y22_N21
\datapath_inst|register_file_inst|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux7~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][8]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[13][8]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[14][8]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][8]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[12][8]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[14][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][8]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux7~3_combout\);

-- Location: LABCELL_X46_Y21_N12
\datapath_inst|register_file_inst|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux7~2_combout\ = ( \datapath_inst|register_file_inst|regs[11][8]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[10][8]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[11][8]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & \datapath_inst|register_file_inst|regs[10][8]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[11][8]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[8][8]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[9][8]~q\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[11][8]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[8][8]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[9][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][8]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[10][8]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][8]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[11][8]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux7~2_combout\);

-- Location: LABCELL_X46_Y22_N0
\datapath_inst|register_file_inst|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux7~4_combout\ = ( \datapath_inst|register_file_inst|Mux7~3_combout\ & ( \datapath_inst|register_file_inst|Mux7~2_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux7~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux7~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) ) ) 
-- ) # ( !\datapath_inst|register_file_inst|Mux7~3_combout\ & ( \datapath_inst|register_file_inst|Mux7~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ 
-- & ((\datapath_inst|register_file_inst|Mux7~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux7~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux7~3_combout\ & ( !\datapath_inst|register_file_inst|Mux7~2_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux7~0_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux7~1_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux7~3_combout\ & ( !\datapath_inst|register_file_inst|Mux7~2_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux7~0_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux7~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux7~1_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux7~0_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux7~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux7~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux7~4_combout\);

-- Location: LABCELL_X50_Y20_N33
\datapath_inst|memory_address_register_inst|mar_out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~15_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( ((\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & \datapath_inst|register_file_inst|Mux7~4_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(8)) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & \datapath_inst|register_file_inst|Mux7~4_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110101111100000000010101010000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(8),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux7~4_combout\,
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~15_combout\);

-- Location: FF_X50_Y20_N35
\datapath_inst|memory_address_register_inst|mar_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~15_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(8));

-- Location: M10K_X41_Y27_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y25_N42
\datapath_inst|reg_file_data_in|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux8~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux8~1_combout\);

-- Location: M10K_X26_Y26_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y37_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y27_N48
\datapath_inst|reg_file_data_in|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux8~0_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\))))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\))))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux8~0_combout\);

-- Location: LABCELL_X50_Y25_N57
\datapath_inst|ALU_inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux8~0_combout\ = ( \datapath_inst|mux_rb|Mux8~0_combout\ & ( \datapath_inst|mux_ra|Mux8~0_combout\ & ( (\control|alu_op\(1) & !\control|alu_op\(2)) ) ) ) # ( !\datapath_inst|mux_rb|Mux8~0_combout\ & ( 
-- \datapath_inst|mux_ra|Mux8~0_combout\ & ( (\control|alu_op\(1) & \control|alu_op\(0)) ) ) ) # ( \datapath_inst|mux_rb|Mux8~0_combout\ & ( !\datapath_inst|mux_ra|Mux8~0_combout\ & ( (\control|alu_op\(1) & \control|alu_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100010001000100010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(1),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \control|ALT_INV_alu_op\(2),
	datae => \datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux8~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux8~0_combout\);

-- Location: LABCELL_X50_Y25_N18
\datapath_inst|reg_file_data_in|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux8~3_combout\ = ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( ((\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|mux_rb|Mux8~0_combout\))) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((((\datapath_inst|ALU_inst|Mux15~0_combout\ & \datapath_inst|ALU_inst|Add0~13_sumout\)) # (\datapath_inst|ALU_inst|Mux8~0_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((((\datapath_inst|mux_ra|Mux8~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000001000011011100000011000000111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~13_sumout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux8~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux8~0_combout\,
	datag => \datapath_inst|mux_rb|ALT_INV_Mux8~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux8~3_combout\);

-- Location: LABCELL_X50_Y25_N33
\datapath_inst|reg_file_data_in|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux8~2_combout\ = ( \datapath_inst|reg_file_data_in|Mux8~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux8~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux8~1_combout\))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux8~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux8~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux8~1_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux8~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux8~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux8~1_combout\)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux8~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux8~3_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux8~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux8~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(7),
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux8~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux8~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux8~2_combout\);

-- Location: FF_X50_Y24_N59
\datapath_inst|register_file_inst|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux8~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[13][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[13][7]~q\);

-- Location: LABCELL_X51_Y25_N51
\datapath_inst|register_file_inst|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux8~1_combout\ = ( \datapath_inst|register_file_inst|regs[1][7]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[5][7]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[13][7]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][7]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[5][7]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[13][7]~q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][7]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[9][7]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][7]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[9][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][7]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[5][7]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][7]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][7]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux8~1_combout\);

-- Location: MLABCELL_X52_Y23_N51
\datapath_inst|register_file_inst|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux8~3_combout\ = ( \datapath_inst|register_file_inst|regs[3][7]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (\datapath_inst|register_file_inst|regs[11][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[15][7]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][7]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[11][7]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[15][7]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[3][7]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # (\datapath_inst|register_file_inst|regs[7][7]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][7]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ 
-- & ( (\datapath_inst|register_file_inst|regs[7][7]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][7]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][7]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][7]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[3][7]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux8~3_combout\);

-- Location: LABCELL_X51_Y25_N21
\datapath_inst|register_file_inst|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux8~2_combout\ = ( \datapath_inst|register_file_inst|regs[6][7]~q\ & ( \datapath_inst|register_file_inst|regs[2][7]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][7]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[6][7]~q\ & ( \datapath_inst|register_file_inst|regs[2][7]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[10][7]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[14][7]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[6][7]~q\ & ( !\datapath_inst|register_file_inst|regs[2][7]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][7]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[14][7]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[6][7]~q\ & ( !\datapath_inst|register_file_inst|regs[2][7]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[10][7]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][7]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[6][7]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][7]~q\,
	combout => \datapath_inst|register_file_inst|Mux8~2_combout\);

-- Location: LABCELL_X48_Y22_N45
\datapath_inst|register_file_inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux8~0_combout\ = ( \datapath_inst|register_file_inst|regs[12][7]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[4][7]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[12][7]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & \datapath_inst|register_file_inst|regs[4][7]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[12][7]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[0][7]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[8][7]~q\))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[12][7]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[0][7]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[8][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][7]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][7]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][7]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[12][7]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux8~0_combout\);

-- Location: LABCELL_X51_Y25_N30
\datapath_inst|register_file_inst|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux8~4_combout\ = ( \datapath_inst|register_file_inst|Mux8~2_combout\ & ( \datapath_inst|register_file_inst|Mux8~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux8~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux8~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux8~2_combout\ & ( \datapath_inst|register_file_inst|Mux8~0_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # (\datapath_inst|register_file_inst|Mux8~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux8~3_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux8~2_combout\ & ( !\datapath_inst|register_file_inst|Mux8~0_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux8~1_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|Mux8~3_combout\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux8~2_combout\ & ( !\datapath_inst|register_file_inst|Mux8~0_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux8~1_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux8~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux8~1_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux8~3_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux8~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux8~0_combout\,
	combout => \datapath_inst|register_file_inst|Mux8~4_combout\);

-- Location: MLABCELL_X52_Y19_N24
\datapath_inst|memory_address_register_inst|mar_out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~14_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) & 
-- \datapath_inst|memory_address_register_inst|mar_out~1_combout\)) # (\datapath_inst|register_file_inst|Mux8~4_combout\) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(7) 
-- & \datapath_inst|memory_address_register_inst|mar_out~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(7),
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux8~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~14_combout\);

-- Location: FF_X52_Y19_N26
\datapath_inst|memory_address_register_inst|mar_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~14_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(7));

-- Location: M10K_X38_Y22_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N30
\datapath_inst|reg_file_data_in|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux9~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux9~1_combout\);

-- Location: M10K_X49_Y13_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y17_N42
\datapath_inst|reg_file_data_in|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux9~0_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux9~0_combout\);

-- Location: LABCELL_X50_Y25_N27
\datapath_inst|ALU_inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux9~0_combout\ = ( \datapath_inst|mux_rb|Mux9~0_combout\ & ( \datapath_inst|mux_ra|Mux9~0_combout\ & ( (\control|alu_op\(1) & !\control|alu_op\(2)) ) ) ) # ( !\datapath_inst|mux_rb|Mux9~0_combout\ & ( 
-- \datapath_inst|mux_ra|Mux9~0_combout\ & ( (\control|alu_op\(1) & \control|alu_op\(0)) ) ) ) # ( \datapath_inst|mux_rb|Mux9~0_combout\ & ( !\datapath_inst|mux_ra|Mux9~0_combout\ & ( (\control|alu_op\(1) & \control|alu_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000101000001010100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(1),
	datab => \control|ALT_INV_alu_op\(2),
	datac => \control|ALT_INV_alu_op\(0),
	datae => \datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux9~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux9~0_combout\);

-- Location: LABCELL_X50_Y25_N12
\datapath_inst|reg_file_data_in|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux9~3_combout\ = ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( ((\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|mux_rb|Mux9~0_combout\))) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((((\datapath_inst|ALU_inst|Mux15~0_combout\ & \datapath_inst|ALU_inst|Add0~9_sumout\)) # (\datapath_inst|ALU_inst|Mux9~0_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((((\datapath_inst|mux_ra|Mux9~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000001000011011100000011000000111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~9_sumout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux9~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux9~0_combout\,
	datag => \datapath_inst|mux_rb|ALT_INV_Mux9~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux9~3_combout\);

-- Location: LABCELL_X50_Y25_N3
\datapath_inst|reg_file_data_in|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux9~2_combout\ = ( \datapath_inst|reg_file_data_in|Mux9~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux9~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux9~1_combout\))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux9~0_combout\ & ( \datapath_inst|reg_file_data_in|Mux9~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux9~1_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux9~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux9~3_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\)) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux9~1_combout\)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux9~0_combout\ & ( !\datapath_inst|reg_file_data_in|Mux9~3_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux9~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(6),
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~0_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux9~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux9~2_combout\);

-- Location: FF_X51_Y25_N29
\datapath_inst|register_file_inst|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux9~2_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][6]~q\);

-- Location: LABCELL_X51_Y25_N39
\datapath_inst|register_file_inst|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux9~2_combout\ = ( \datapath_inst|register_file_inst|regs[8][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((\datapath_inst|register_file_inst|regs[10][6]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[11][6]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[8][6]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[10][6]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[11][6]~q\)) ) ) ) # ( \datapath_inst|register_file_inst|regs[8][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[9][6]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[8][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|register_file_inst|regs[9][6]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][6]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][6]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[8][6]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux9~2_combout\);

-- Location: LABCELL_X50_Y25_N42
\datapath_inst|register_file_inst|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux9~3_combout\ = ( \datapath_inst|register_file_inst|regs[12][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[14][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[15][6]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[12][6]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[14][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((\datapath_inst|register_file_inst|regs[15][6]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[12][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[13][6]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[12][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|register_file_inst|regs[13][6]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][6]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[15][6]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[12][6]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux9~3_combout\);

-- Location: LABCELL_X53_Y24_N18
\datapath_inst|register_file_inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux9~0_combout\ = ( \datapath_inst|register_file_inst|regs[3][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[2][6]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][6]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|register_file_inst|regs[2][6]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( \datapath_inst|register_file_inst|regs[3][6]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((\datapath_inst|register_file_inst|regs[0][6]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[1][6]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][6]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[0][6]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[1][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[2][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[1][6]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][6]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[3][6]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux9~0_combout\);

-- Location: LABCELL_X53_Y24_N15
\datapath_inst|register_file_inst|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux9~1_combout\ = ( \datapath_inst|register_file_inst|regs[5][6]~q\ & ( \datapath_inst|register_file_inst|regs[4][6]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[6][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[7][6]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[5][6]~q\ & ( \datapath_inst|register_file_inst|regs[4][6]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))) # 
-- (\datapath_inst|register_file_inst|regs[6][6]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (((\datapath_inst|register_file_inst|regs[7][6]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[5][6]~q\ & ( !\datapath_inst|register_file_inst|regs[4][6]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[6][6]~q\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # (\datapath_inst|register_file_inst|regs[7][6]~q\)))) ) 
-- ) ) # ( !\datapath_inst|register_file_inst|regs[5][6]~q\ & ( !\datapath_inst|register_file_inst|regs[4][6]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[6][6]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[7][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[6][6]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][6]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[5][6]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[4][6]~q\,
	combout => \datapath_inst|register_file_inst|Mux9~1_combout\);

-- Location: LABCELL_X51_Y25_N24
\datapath_inst|register_file_inst|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux9~4_combout\ = ( \datapath_inst|register_file_inst|Mux9~0_combout\ & ( \datapath_inst|register_file_inst|Mux9~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux9~2_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux9~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux9~0_combout\ & ( \datapath_inst|register_file_inst|Mux9~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux9~2_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux9~3_combout\))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux9~0_combout\ & ( 
-- !\datapath_inst|register_file_inst|Mux9~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux9~2_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux9~3_combout\))))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux9~0_combout\ & ( !\datapath_inst|register_file_inst|Mux9~1_combout\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux9~2_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux9~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_Mux9~2_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux9~3_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux9~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux9~1_combout\,
	combout => \datapath_inst|register_file_inst|Mux9~4_combout\);

-- Location: MLABCELL_X52_Y19_N54
\datapath_inst|memory_address_register_inst|mar_out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~13_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( ((\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6))) # (\datapath_inst|register_file_inst|Mux9~4_combout\) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ 
-- & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(6),
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux9~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~13_combout\);

-- Location: FF_X52_Y19_N56
\datapath_inst|memory_address_register_inst|mar_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~13_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(6));

-- Location: M10K_X41_Y15_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N36
\datapath_inst|reg_file_data_in|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux10~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux10~1_combout\);

-- Location: M10K_X41_Y18_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y18_N12
\datapath_inst|reg_file_data_in|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux10~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux10~2_combout\);

-- Location: LABCELL_X50_Y23_N45
\datapath_inst|ALU_inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux10~0_combout\ = ( \control|alu_op\(2) & ( \datapath_inst|mux_rb|Mux10~0_combout\ & ( (\control|alu_op\(1) & (\control|alu_op\(0) & !\datapath_inst|mux_ra|Mux10~0_combout\)) ) ) ) # ( !\control|alu_op\(2) & ( 
-- \datapath_inst|mux_rb|Mux10~0_combout\ & ( (\control|alu_op\(1) & ((\datapath_inst|mux_ra|Mux10~0_combout\) # (\control|alu_op\(0)))) ) ) ) # ( \control|alu_op\(2) & ( !\datapath_inst|mux_rb|Mux10~0_combout\ & ( (\control|alu_op\(1) & (\control|alu_op\(0) 
-- & \datapath_inst|mux_ra|Mux10~0_combout\)) ) ) ) # ( !\control|alu_op\(2) & ( !\datapath_inst|mux_rb|Mux10~0_combout\ & ( (\control|alu_op\(1) & (\control|alu_op\(0) & \datapath_inst|mux_ra|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101010101010000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(1),
	datac => \control|ALT_INV_alu_op\(0),
	datad => \datapath_inst|mux_ra|ALT_INV_Mux10~0_combout\,
	datae => \control|ALT_INV_alu_op\(2),
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux10~0_combout\);

-- Location: LABCELL_X51_Y24_N27
\datapath_inst|ALU_inst|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux10~1_combout\ = ( \datapath_inst|ALU_inst|Add0~61_sumout\ & ( (!\datapath_inst|ALU_inst|Mux10~0_combout\ & !\datapath_inst|ALU_inst|Mux15~0_combout\) ) ) # ( !\datapath_inst|ALU_inst|Add0~61_sumout\ & ( 
-- !\datapath_inst|ALU_inst|Mux10~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux10~0_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~61_sumout\,
	combout => \datapath_inst|ALU_inst|Mux10~1_combout\);

-- Location: LABCELL_X50_Y24_N27
\datapath_inst|reg_file_data_in|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux10~0_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( \datapath_inst|ALU_inst|Mux10~1_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_ra|Mux10~0_combout\) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( \datapath_inst|ALU_inst|Mux10~1_combout\ & ( (\datapath_inst|mux_rb|Mux10~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( 
-- !\datapath_inst|ALU_inst|Mux10~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\datapath_inst|mux_ra|Mux10~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( !\datapath_inst|ALU_inst|Mux10~1_combout\ & ( 
-- (\datapath_inst|mux_rb|Mux10~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110011001111111100010001000100010000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux10~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux10~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux10~1_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux10~0_combout\);

-- Location: LABCELL_X46_Y24_N45
\datapath_inst|reg_file_data_in|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux10~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux10~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux10~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((\datapath_inst|reg_file_data_in|Mux10~1_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux10~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux10~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux10~1_combout\))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux10~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux10~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((\datapath_inst|reg_file_data_in|Mux10~1_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux10~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux10~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[5]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux10~1_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[5]~DUPLICATE_q\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux10~2_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux10~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux10~3_combout\);

-- Location: FF_X46_Y22_N20
\datapath_inst|register_file_inst|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux10~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][5]~q\);

-- Location: LABCELL_X46_Y22_N21
\datapath_inst|register_file_inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux10~0_combout\ = ( \datapath_inst|register_file_inst|regs[12][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[4][5]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[12][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & \datapath_inst|register_file_inst|regs[4][5]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[12][5]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[0][5]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[8][5]~q\)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[12][5]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[0][5]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[8][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[8][5]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][5]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[4][5]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[12][5]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux10~0_combout\);

-- Location: LABCELL_X45_Y24_N45
\datapath_inst|register_file_inst|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux10~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[2][5]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][5]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[14][5]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[2][5]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[6][5]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[2][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[10][5]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][5]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[2][5]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[6][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][5]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][5]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][5]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][5]~q\,
	combout => \datapath_inst|register_file_inst|Mux10~2_combout\);

-- Location: LABCELL_X45_Y23_N27
\datapath_inst|register_file_inst|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux10~1_combout\ = ( \datapath_inst|register_file_inst|regs[13][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # 
-- (\datapath_inst|register_file_inst|regs[9][5]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[13][5]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (\datapath_inst|register_file_inst|regs[9][5]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) ) ) ) # ( \datapath_inst|register_file_inst|regs[13][5]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) 
-- & (\datapath_inst|register_file_inst|regs[1][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[5][5]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[13][5]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[1][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- ((\datapath_inst|register_file_inst|regs[5][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][5]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[1][5]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][5]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[13][5]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	combout => \datapath_inst|register_file_inst|Mux10~1_combout\);

-- Location: LABCELL_X48_Y24_N9
\datapath_inst|register_file_inst|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux10~3_combout\ = ( \datapath_inst|register_file_inst|regs[15][5]~q\ & ( \datapath_inst|register_file_inst|regs[3][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[7][5]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[11][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[15][5]~q\ & ( \datapath_inst|register_file_inst|regs[3][5]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[7][5]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[11][5]~q\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[15][5]~q\ & ( !\datapath_inst|register_file_inst|regs[3][5]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[7][5]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[11][5]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[15][5]~q\ & ( !\datapath_inst|register_file_inst|regs[3][5]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[7][5]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[11][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[7][5]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[11][5]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[15][5]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][5]~q\,
	combout => \datapath_inst|register_file_inst|Mux10~3_combout\);

-- Location: LABCELL_X46_Y23_N33
\datapath_inst|register_file_inst|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux10~4_combout\ = ( \datapath_inst|register_file_inst|Mux10~1_combout\ & ( \datapath_inst|register_file_inst|Mux10~3_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux10~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux10~2_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|Mux10~1_combout\ & ( \datapath_inst|register_file_inst|Mux10~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux10~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux10~2_combout\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) ) ) ) # ( \datapath_inst|register_file_inst|Mux10~1_combout\ & ( !\datapath_inst|register_file_inst|Mux10~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux10~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux10~2_combout\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) ) ) ) # ( !\datapath_inst|register_file_inst|Mux10~1_combout\ & ( !\datapath_inst|register_file_inst|Mux10~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux10~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux10~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux10~0_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux10~2_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux10~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux10~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux10~4_combout\);

-- Location: MLABCELL_X52_Y19_N0
\datapath_inst|memory_address_register_inst|mar_out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~12_combout\ = ( \datapath_inst|register_file_inst|Mux10~4_combout\ & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux10~4_combout\ & ( 
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5)) ) ) ) # ( \datapath_inst|register_file_inst|Mux10~4_combout\ 
-- & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux10~4_combout\ & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(5)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(5),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux10~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~12_combout\);

-- Location: FF_X52_Y19_N2
\datapath_inst|memory_address_register_inst|mar_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~12_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(5));

-- Location: M10K_X58_Y30_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y30_N30
\datapath_inst|reg_file_data_in|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux11~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux11~2_combout\);

-- Location: M10K_X38_Y33_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y31_N21
\datapath_inst|reg_file_data_in|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux11~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux11~1_combout\);

-- Location: LABCELL_X51_Y24_N24
\datapath_inst|ALU_inst|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux11~0_combout\ = ( \datapath_inst|mux_ra|Mux11~0_combout\ & ( (\control|alu_op\(1) & ((!\datapath_inst|mux_rb|Mux11~0_combout\ & (\control|alu_op\(0))) # (\datapath_inst|mux_rb|Mux11~0_combout\ & ((!\control|alu_op\(2)))))) ) ) # 
-- ( !\datapath_inst|mux_ra|Mux11~0_combout\ & ( (\datapath_inst|mux_rb|Mux11~0_combout\ & (\control|alu_op\(1) & \control|alu_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100010011000000100001001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\,
	datab => \control|ALT_INV_alu_op\(1),
	datac => \control|ALT_INV_alu_op\(0),
	datad => \control|ALT_INV_alu_op\(2),
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux11~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux11~0_combout\);

-- Location: LABCELL_X51_Y24_N57
\datapath_inst|ALU_inst|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux11~1_combout\ = ( !\datapath_inst|ALU_inst|Mux11~0_combout\ & ( (!\datapath_inst|ALU_inst|Add0~57_sumout\) # (!\datapath_inst|ALU_inst|Mux15~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~57_sumout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux11~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux11~1_combout\);

-- Location: LABCELL_X51_Y24_N21
\datapath_inst|reg_file_data_in|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux11~0_combout\ = ( \datapath_inst|ALU_inst|Mux11~1_combout\ & ( \datapath_inst|mux_rb|Mux11~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~16_combout\) # 
-- (\datapath_inst|mux_ra|Mux11~0_combout\))) ) ) ) # ( !\datapath_inst|ALU_inst|Mux11~1_combout\ & ( \datapath_inst|mux_rb|Mux11~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~16_combout\))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~16_combout\) # (\datapath_inst|mux_ra|Mux11~0_combout\))) ) ) ) # ( \datapath_inst|ALU_inst|Mux11~1_combout\ & ( !\datapath_inst|mux_rb|Mux11~0_combout\ & ( 
-- (\datapath_inst|mux_ra|Mux11~0_combout\ & (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~16_combout\)) ) ) ) # ( !\datapath_inst|ALU_inst|Mux11~1_combout\ & ( !\datapath_inst|mux_rb|Mux11~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\datapath_inst|mux_ra|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000000000001100001111111100110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|mux_ra|ALT_INV_Mux11~0_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux11~1_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux11~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux11~0_combout\);

-- Location: LABCELL_X51_Y24_N12
\datapath_inst|reg_file_data_in|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux11~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux11~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux11~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(4))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux11~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux11~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux11~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(4))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux11~2_combout\))))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux11~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux11~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(4))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux11~2_combout\))))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux11~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux11~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(4))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux11~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(4),
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~2_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux11~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux11~3_combout\);

-- Location: FF_X50_Y23_N38
\datapath_inst|register_file_inst|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux11~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][4]~q\);

-- Location: LABCELL_X50_Y23_N27
\datapath_inst|register_file_inst|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux11~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[3][4]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # 
-- (\datapath_inst|register_file_inst|regs[1][4]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[3][4]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|regs[0][4]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[2][4]~q\))) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( 
-- !\datapath_inst|register_file_inst|regs[3][4]~q\ & ( (\datapath_inst|register_file_inst|regs[1][4]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( 
-- !\datapath_inst|register_file_inst|regs[3][4]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[0][4]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[2][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][4]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[0][4]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[2][4]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[3][4]~q\,
	combout => \datapath_inst|register_file_inst|Mux11~0_combout\);

-- Location: LABCELL_X51_Y25_N45
\datapath_inst|register_file_inst|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux11~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[11][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[9][4]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[10][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[10][4]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[11][4]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][4]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	combout => \datapath_inst|register_file_inst|Mux11~2_combout\);

-- Location: LABCELL_X53_Y24_N39
\datapath_inst|register_file_inst|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux11~1_combout\ = ( \datapath_inst|register_file_inst|regs[7][4]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[6][4]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][4]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|register_file_inst|regs[6][4]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( \datapath_inst|register_file_inst|regs[7][4]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((\datapath_inst|register_file_inst|regs[4][4]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[5][4]~q\)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[7][4]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[4][4]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[5][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[5][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][4]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[4][4]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[7][4]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux11~1_combout\);

-- Location: LABCELL_X50_Y25_N39
\datapath_inst|register_file_inst|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux11~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[15][4]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[14][4]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[13][4]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ( \datapath_inst|register_file_inst|regs[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][4]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[15][4]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[14][4]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[12][4]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux11~3_combout\);

-- Location: LABCELL_X50_Y23_N39
\datapath_inst|register_file_inst|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux11~4_combout\ = ( \datapath_inst|register_file_inst|Mux11~1_combout\ & ( \datapath_inst|register_file_inst|Mux11~3_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux11~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux11~2_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|Mux11~1_combout\ & ( \datapath_inst|register_file_inst|Mux11~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux11~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux11~2_combout\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) ) # ( \datapath_inst|register_file_inst|Mux11~1_combout\ & ( !\datapath_inst|register_file_inst|Mux11~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux11~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux11~2_combout\))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux11~1_combout\ & ( !\datapath_inst|register_file_inst|Mux11~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux11~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux11~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux11~0_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux11~2_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux11~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux11~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux11~4_combout\);

-- Location: MLABCELL_X52_Y19_N9
\datapath_inst|memory_address_register_inst|mar_out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~11_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(4) & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|register_file_inst|Mux11~4_combout\) # 
-- (\datapath_inst|memory_address_register_inst|mar_out~1_combout\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(4) & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( 
-- \datapath_inst|register_file_inst|Mux11~4_combout\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(4) & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( \datapath_inst|memory_address_register_inst|mar_out~1_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux11~4_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(4),
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~11_combout\);

-- Location: FF_X52_Y19_N11
\datapath_inst|memory_address_register_inst|mar_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~11_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(4));

-- Location: M10K_X69_Y24_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y26_N6
\datapath_inst|reg_file_data_in|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux12~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux12~2_combout\);

-- Location: M10K_X38_Y27_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y24_N9
\datapath_inst|reg_file_data_in|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux12~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux12~1_combout\);

-- Location: LABCELL_X50_Y22_N48
\datapath_inst|ALU_inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux12~0_combout\ = ( \datapath_inst|mux_ra|Mux12~0_combout\ & ( (\control|alu_op\(1) & ((!\datapath_inst|mux_rb|Mux12~0_combout\ & ((\control|alu_op\(0)))) # (\datapath_inst|mux_rb|Mux12~0_combout\ & (!\control|alu_op\(2))))) ) ) # 
-- ( !\datapath_inst|mux_ra|Mux12~0_combout\ & ( (\control|alu_op\(1) & (\datapath_inst|mux_rb|Mux12~0_combout\ & \control|alu_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000100010101000000010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(1),
	datab => \control|ALT_INV_alu_op\(2),
	datac => \datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\,
	datad => \control|ALT_INV_alu_op\(0),
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux12~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux12~0_combout\);

-- Location: LABCELL_X50_Y22_N3
\datapath_inst|ALU_inst|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux12~1_combout\ = ( !\datapath_inst|ALU_inst|Mux12~0_combout\ & ( (!\datapath_inst|ALU_inst|Add0~45_sumout\) # (!\datapath_inst|ALU_inst|Mux15~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~45_sumout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux12~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux12~1_combout\);

-- Location: LABCELL_X50_Y22_N21
\datapath_inst|reg_file_data_in|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux12~0_combout\ = ( \datapath_inst|ALU_inst|Mux12~1_combout\ & ( \datapath_inst|mux_rb|Mux12~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~16_combout\) # 
-- (\datapath_inst|mux_ra|Mux12~0_combout\))) ) ) ) # ( !\datapath_inst|ALU_inst|Mux12~1_combout\ & ( \datapath_inst|mux_rb|Mux12~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~16_combout\))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~16_combout\) # (\datapath_inst|mux_ra|Mux12~0_combout\))) ) ) ) # ( \datapath_inst|ALU_inst|Mux12~1_combout\ & ( !\datapath_inst|mux_rb|Mux12~0_combout\ & ( 
-- (\datapath_inst|mux_ra|Mux12~0_combout\ & (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~16_combout\)) ) ) ) # ( !\datapath_inst|ALU_inst|Mux12~1_combout\ & ( !\datapath_inst|mux_rb|Mux12~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\datapath_inst|mux_ra|Mux12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000000001000100110011110111010011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux12~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux12~1_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux12~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux12~0_combout\);

-- Location: LABCELL_X50_Y22_N33
\datapath_inst|reg_file_data_in|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux12~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux12~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux12~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux12~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux12~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux12~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux12~2_combout\))))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux12~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux12~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux12~2_combout\))))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux12~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux12~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux12~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(3),
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~2_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux12~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux12~3_combout\);

-- Location: FF_X48_Y22_N44
\datapath_inst|register_file_inst|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux12~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[8][3]~q\);

-- Location: LABCELL_X48_Y22_N54
\datapath_inst|register_file_inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux12~0_combout\ = ( \datapath_inst|register_file_inst|regs[12][3]~q\ & ( \datapath_inst|register_file_inst|regs[0][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[8][3]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[4][3]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[12][3]~q\ & ( \datapath_inst|register_file_inst|regs[0][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[8][3]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[4][3]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[12][3]~q\ & ( !\datapath_inst|register_file_inst|regs[0][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[8][3]~q\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[4][3]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[12][3]~q\ & ( !\datapath_inst|register_file_inst|regs[0][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[8][3]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[4][3]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[8][3]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[4][3]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[12][3]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[0][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux12~0_combout\);

-- Location: MLABCELL_X47_Y20_N9
\datapath_inst|register_file_inst|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux12~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][3]~q\ & ( (\datapath_inst|register_file_inst|regs[7][3]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][3]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[11][3]~q\))) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\datapath_inst|register_file_inst|regs[15][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[7][3]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[15][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[3][3]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[11][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[3][3]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[11][3]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[7][3]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux12~3_combout\);

-- Location: LABCELL_X48_Y21_N9
\datapath_inst|register_file_inst|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux12~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[2][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[6][3]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][3]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[2][3]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[10][3]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[2][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[6][3]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[14][3]~q\))) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[2][3]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[10][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][3]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[14][3]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][3]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux12~2_combout\);

-- Location: LABCELL_X45_Y23_N9
\datapath_inst|register_file_inst|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux12~1_combout\ = ( \datapath_inst|register_file_inst|regs[1][3]~q\ & ( \datapath_inst|register_file_inst|regs[13][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) # (\datapath_inst|register_file_inst|regs[9][3]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))) # 
-- (\datapath_inst|register_file_inst|regs[5][3]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][3]~q\ & ( \datapath_inst|register_file_inst|regs[13][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (((\datapath_inst|register_file_inst|regs[9][3]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))) # 
-- (\datapath_inst|register_file_inst|regs[5][3]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][3]~q\ & ( !\datapath_inst|register_file_inst|regs[13][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) # (\datapath_inst|register_file_inst|regs[9][3]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[5][3]~q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][3]~q\ & ( !\datapath_inst|register_file_inst|regs[13][3]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (((\datapath_inst|register_file_inst|regs[9][3]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[5][3]~q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[5][3]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][3]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][3]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[13][3]~q\,
	combout => \datapath_inst|register_file_inst|Mux12~1_combout\);

-- Location: LABCELL_X48_Y22_N36
\datapath_inst|register_file_inst|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux12~4_combout\ = ( \datapath_inst|register_file_inst|Mux12~2_combout\ & ( \datapath_inst|register_file_inst|Mux12~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # (\datapath_inst|register_file_inst|Mux12~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) 
-- # (\datapath_inst|register_file_inst|Mux12~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux12~2_combout\ & ( \datapath_inst|register_file_inst|Mux12~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # (\datapath_inst|register_file_inst|Mux12~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|register_file_inst|Mux12~3_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux12~2_combout\ & ( !\datapath_inst|register_file_inst|Mux12~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|Mux12~0_combout\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|Mux12~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux12~2_combout\ & ( !\datapath_inst|register_file_inst|Mux12~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- (\datapath_inst|register_file_inst|Mux12~0_combout\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (((\datapath_inst|register_file_inst|Mux12~3_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux12~0_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux12~3_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux12~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux12~1_combout\,
	combout => \datapath_inst|register_file_inst|Mux12~4_combout\);

-- Location: LABCELL_X50_Y20_N9
\datapath_inst|memory_address_register_inst|mar_out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~10_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( \datapath_inst|register_file_inst|Mux12~4_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(3)) # 
-- (\datapath_inst|memory_address_register_inst|mar_out~0_combout\) ) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( \datapath_inst|register_file_inst|Mux12~4_combout\ & ( 
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ ) ) ) # ( \datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( !\datapath_inst|register_file_inst|Mux12~4_combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(3) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(3),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux12~4_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~10_combout\);

-- Location: FF_X50_Y20_N11
\datapath_inst|memory_address_register_inst|mar_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~10_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(3));

-- Location: M10K_X38_Y31_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y28_N57
\datapath_inst|reg_file_data_in|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux13~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux13~2_combout\);

-- Location: M10K_X38_Y30_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y28_N27
\datapath_inst|reg_file_data_in|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux13~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux13~1_combout\);

-- Location: LABCELL_X50_Y21_N57
\datapath_inst|ALU_inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux13~0_combout\ = ( \datapath_inst|mux_rb|Mux13~0_combout\ & ( (\control|alu_op\(1) & ((!\datapath_inst|mux_ra|Mux13~0_combout\ & ((\control|alu_op\(0)))) # (\datapath_inst|mux_ra|Mux13~0_combout\ & (!\control|alu_op\(2))))) ) ) # 
-- ( !\datapath_inst|mux_rb|Mux13~0_combout\ & ( (\control|alu_op\(0) & (\control|alu_op\(1) & \datapath_inst|mux_ra|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011000010100000001100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(2),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \control|ALT_INV_alu_op\(1),
	datad => \datapath_inst|mux_ra|ALT_INV_Mux13~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux13~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux13~0_combout\);

-- Location: LABCELL_X46_Y24_N27
\datapath_inst|ALU_inst|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux13~1_combout\ = ( !\datapath_inst|ALU_inst|Mux13~0_combout\ & ( \datapath_inst|ALU_inst|Add0~41_sumout\ & ( !\datapath_inst|ALU_inst|Mux15~0_combout\ ) ) ) # ( !\datapath_inst|ALU_inst|Mux13~0_combout\ & ( 
-- !\datapath_inst|ALU_inst|Add0~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux13~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~41_sumout\,
	combout => \datapath_inst|ALU_inst|Mux13~1_combout\);

-- Location: LABCELL_X46_Y24_N12
\datapath_inst|reg_file_data_in|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux13~0_combout\ = ( \datapath_inst|ALU_inst|Mux13~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|mux_ra|Mux13~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( 
-- !\datapath_inst|ALU_inst|Mux13~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\datapath_inst|mux_ra|Mux13~0_combout\) ) ) ) # ( \datapath_inst|ALU_inst|Mux13~1_combout\ & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|mux_rb|Mux13~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|ALU_inst|Mux13~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( 
-- (\datapath_inst|mux_rb|Mux13~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux13~0_combout\,
	datab => \datapath_inst|mux_ra|ALT_INV_Mux13~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux13~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux13~0_combout\);

-- Location: LABCELL_X46_Y24_N51
\datapath_inst|reg_file_data_in|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux13~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux13~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux13~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(2))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux13~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux13~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux13~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~17_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(2)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((\datapath_inst|reg_file_data_in|Mux4~17_combout\ & \datapath_inst|reg_file_data_in|Mux13~2_combout\)))) ) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux13~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux13~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(2) & 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # (\datapath_inst|reg_file_data_in|Mux13~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux13~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux13~0_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(2))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux13~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(2),
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux13~2_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux13~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux13~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux13~3_combout\);

-- Location: FF_X46_Y23_N59
\datapath_inst|register_file_inst|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux13~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[2][2]~q\);

-- Location: LABCELL_X46_Y23_N48
\datapath_inst|register_file_inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux13~0_combout\ = ( \datapath_inst|register_file_inst|regs[3][2]~q\ & ( \datapath_inst|register_file_inst|regs[0][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[1][2]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[2][2]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][2]~q\ & ( \datapath_inst|register_file_inst|regs[0][2]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[1][2]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[2][2]~q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[3][2]~q\ & ( !\datapath_inst|register_file_inst|regs[0][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[1][2]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[2][2]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[3][2]~q\ & ( !\datapath_inst|register_file_inst|regs[0][2]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[1][2]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[2][2]~q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[2][2]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[1][2]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[3][2]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[0][2]~q\,
	combout => \datapath_inst|register_file_inst|Mux13~0_combout\);

-- Location: LABCELL_X45_Y22_N51
\datapath_inst|register_file_inst|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux13~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[15][2]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[14][2]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[13][2]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][2]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[13][2]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[14][2]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][2]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux13~3_combout\);

-- Location: MLABCELL_X47_Y24_N9
\datapath_inst|register_file_inst|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux13~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[7][2]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[6][2]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[5][2]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( 
-- \datapath_inst|register_file_inst|regs[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[6][2]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][2]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[7][2]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][2]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux13~1_combout\);

-- Location: LABCELL_X45_Y23_N45
\datapath_inst|register_file_inst|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux13~2_combout\ = ( \datapath_inst|register_file_inst|regs[8][2]~q\ & ( \datapath_inst|register_file_inst|regs[11][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # (\datapath_inst|register_file_inst|regs[10][2]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))) # (\datapath_inst|register_file_inst|regs[9][2]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[8][2]~q\ & ( \datapath_inst|register_file_inst|regs[11][2]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & \datapath_inst|register_file_inst|regs[10][2]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))) # (\datapath_inst|register_file_inst|regs[9][2]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[8][2]~q\ & 
-- ( !\datapath_inst|register_file_inst|regs[11][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)) # (\datapath_inst|register_file_inst|regs[10][2]~q\)))) 
-- # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[9][2]~q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[8][2]~q\ & 
-- ( !\datapath_inst|register_file_inst|regs[11][2]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & \datapath_inst|register_file_inst|regs[10][2]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[9][2]~q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][2]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][2]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[8][2]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[11][2]~q\,
	combout => \datapath_inst|register_file_inst|Mux13~2_combout\);

-- Location: LABCELL_X46_Y23_N0
\datapath_inst|register_file_inst|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux13~4_combout\ = ( \datapath_inst|register_file_inst|Mux13~1_combout\ & ( \datapath_inst|register_file_inst|Mux13~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))) # (\datapath_inst|register_file_inst|Mux13~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) 
-- # (\datapath_inst|register_file_inst|Mux13~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux13~1_combout\ & ( \datapath_inst|register_file_inst|Mux13~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))) # (\datapath_inst|register_file_inst|Mux13~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (((\datapath_inst|register_file_inst|Mux13~3_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) ) ) ) # ( \datapath_inst|register_file_inst|Mux13~1_combout\ & ( !\datapath_inst|register_file_inst|Mux13~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (\datapath_inst|register_file_inst|Mux13~0_combout\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) # 
-- (\datapath_inst|register_file_inst|Mux13~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux13~1_combout\ & ( !\datapath_inst|register_file_inst|Mux13~2_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (\datapath_inst|register_file_inst|Mux13~0_combout\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (((\datapath_inst|register_file_inst|Mux13~3_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux13~0_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux13~3_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux13~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux13~2_combout\,
	combout => \datapath_inst|register_file_inst|Mux13~4_combout\);

-- Location: MLABCELL_X52_Y19_N36
\datapath_inst|memory_address_register_inst|mar_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~9_combout\ = ( \datapath_inst|register_file_inst|Mux13~4_combout\ & ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ ) ) # ( !\datapath_inst|register_file_inst|Mux13~4_combout\ & ( 
-- \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2)) ) ) ) # ( \datapath_inst|register_file_inst|Mux13~4_combout\ 
-- & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux13~4_combout\ & ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(2)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(2),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux13~4_combout\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~9_combout\);

-- Location: FF_X52_Y19_N38
\datapath_inst|memory_address_register_inst|mar_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~9_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(2));

-- Location: M10K_X41_Y30_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y28_N24
\datapath_inst|reg_file_data_in|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux15~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux15~1_combout\);

-- Location: M10K_X41_Y28_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y28_N21
\datapath_inst|reg_file_data_in|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux15~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux15~2_combout\);

-- Location: LABCELL_X50_Y21_N30
\datapath_inst|ALU_inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux15~1_combout\ = ( \control|alu_op\(1) & ( \datapath_inst|mux_rb|Mux15~0_combout\ & ( (!\datapath_inst|mux_ra|Mux15~0_combout\ & ((\control|alu_op\(0)))) # (\datapath_inst|mux_ra|Mux15~0_combout\ & (!\control|alu_op\(2))) ) ) ) # 
-- ( \control|alu_op\(1) & ( !\datapath_inst|mux_rb|Mux15~0_combout\ & ( (\control|alu_op\(0) & \datapath_inst|mux_ra|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(2),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|mux_ra|ALT_INV_Mux15~0_combout\,
	datae => \control|ALT_INV_alu_op\(1),
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux15~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux15~1_combout\);

-- Location: LABCELL_X50_Y23_N57
\datapath_inst|ALU_inst|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux15~2_combout\ = ( \datapath_inst|ALU_inst|Mux15~0_combout\ & ( !\datapath_inst|ALU_inst|Mux15~1_combout\ & ( !\datapath_inst|ALU_inst|Add0~25_sumout\ ) ) ) # ( !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( 
-- !\datapath_inst|ALU_inst|Mux15~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Add0~25_sumout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux15~1_combout\,
	combout => \datapath_inst|ALU_inst|Mux15~2_combout\);

-- Location: LABCELL_X50_Y24_N42
\datapath_inst|reg_file_data_in|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux15~0_combout\ = ( \datapath_inst|ALU_inst|Mux15~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|mux_ra|Mux15~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( 
-- !\datapath_inst|ALU_inst|Mux15~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\datapath_inst|mux_ra|Mux15~0_combout\) ) ) ) # ( \datapath_inst|ALU_inst|Mux15~2_combout\ & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_rb|Mux15~0_combout\) ) ) ) # ( !\datapath_inst|ALU_inst|Mux15~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_rb|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111011101110111010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux15~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux15~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux15~2_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux15~0_combout\);

-- Location: LABCELL_X46_Y24_N3
\datapath_inst|reg_file_data_in|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux15~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux15~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux15~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0))))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((\datapath_inst|reg_file_data_in|Mux4~17_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux15~1_combout\))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux15~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux15~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0))))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux15~1_combout\ & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux15~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux15~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & \datapath_inst|reg_file_data_in|Mux4~17_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((\datapath_inst|reg_file_data_in|Mux4~17_combout\)) # 
-- (\datapath_inst|reg_file_data_in|Mux15~1_combout\))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux15~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux15~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & \datapath_inst|reg_file_data_in|Mux4~17_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux15~1_combout\ & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux15~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(0),
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux15~2_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux15~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux15~3_combout\);

-- Location: FF_X45_Y23_N8
\datapath_inst|register_file_inst|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux15~3_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][0]~q\);

-- Location: LABCELL_X45_Y23_N12
\datapath_inst|register_file_inst|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux15~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[11][0]~q\ & ( (\datapath_inst|register_file_inst|regs[10][0]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[11][0]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][0]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[9][0]~q\)) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( !\datapath_inst|register_file_inst|regs[11][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ 
-- & \datapath_inst|register_file_inst|regs[10][0]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( !\datapath_inst|register_file_inst|regs[11][0]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][0]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[9][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][0]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[8][0]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[10][0]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[11][0]~q\,
	combout => \datapath_inst|register_file_inst|Mux15~2_combout\);

-- Location: LABCELL_X46_Y23_N24
\datapath_inst|register_file_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux15~0_combout\ = ( \datapath_inst|register_file_inst|regs[0][0]~q\ & ( \datapath_inst|register_file_inst|regs[1][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[2][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[3][0]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][0]~q\ & ( \datapath_inst|register_file_inst|regs[1][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[2][0]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[3][0]~q\)))) ) ) ) # ( \datapath_inst|register_file_inst|regs[0][0]~q\ & ( !\datapath_inst|register_file_inst|regs[1][0]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[2][0]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[3][0]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[0][0]~q\ & ( !\datapath_inst|register_file_inst|regs[1][0]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[2][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[3][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[2][0]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][0]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[0][0]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[1][0]~q\,
	combout => \datapath_inst|register_file_inst|Mux15~0_combout\);

-- Location: MLABCELL_X47_Y23_N3
\datapath_inst|register_file_inst|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux15~3_combout\ = ( \datapath_inst|register_file_inst|regs[13][0]~q\ & ( \datapath_inst|register_file_inst|regs[12][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[14][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[15][0]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[13][0]~q\ & ( \datapath_inst|register_file_inst|regs[12][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # 
-- ((\datapath_inst|register_file_inst|regs[14][0]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[15][0]~q\)))) ) ) 
-- ) # ( \datapath_inst|register_file_inst|regs[13][0]~q\ & ( !\datapath_inst|register_file_inst|regs[12][0]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[14][0]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|regs[15][0]~q\)))) ) 
-- ) ) # ( !\datapath_inst|register_file_inst|regs[13][0]~q\ & ( !\datapath_inst|register_file_inst|regs[12][0]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) 
-- & (\datapath_inst|register_file_inst|regs[14][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[15][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[14][0]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][0]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[13][0]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[12][0]~q\,
	combout => \datapath_inst|register_file_inst|Mux15~3_combout\);

-- Location: MLABCELL_X47_Y24_N18
\datapath_inst|register_file_inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux15~1_combout\ = ( \datapath_inst|register_file_inst|regs[6][0]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[7][0]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[6][0]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- \datapath_inst|register_file_inst|regs[7][0]~q\) ) ) ) # ( \datapath_inst|register_file_inst|regs[6][0]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[4][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[5][0]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[6][0]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[4][0]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((\datapath_inst|register_file_inst|regs[5][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][0]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[7][0]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[5][0]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[6][0]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	combout => \datapath_inst|register_file_inst|Mux15~1_combout\);

-- Location: LABCELL_X46_Y23_N54
\datapath_inst|register_file_inst|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux15~4_combout\ = ( \datapath_inst|register_file_inst|Mux15~3_combout\ & ( \datapath_inst|register_file_inst|Mux15~1_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- ((\datapath_inst|register_file_inst|Mux15~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|Mux15~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux15~3_combout\ & ( \datapath_inst|register_file_inst|Mux15~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # 
-- (\datapath_inst|register_file_inst|Mux15~0_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|Mux15~2_combout\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22))))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux15~3_combout\ & ( !\datapath_inst|register_file_inst|Mux15~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((\datapath_inst|register_file_inst|Mux15~0_combout\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22))) # (\datapath_inst|register_file_inst|Mux15~2_combout\))) 
-- ) ) ) # ( !\datapath_inst|register_file_inst|Mux15~3_combout\ & ( !\datapath_inst|register_file_inst|Mux15~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- ((\datapath_inst|register_file_inst|Mux15~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|Mux15~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux15~2_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux15~0_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux15~3_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux15~1_combout\,
	combout => \datapath_inst|register_file_inst|Mux15~4_combout\);

-- Location: LABCELL_X48_Y19_N12
\datapath_inst|memory_address_register_inst|mar_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~7_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & ( \control|pc_sel\(1) & ( ((\datapath_inst|register_file_inst|Mux15~4_combout\) # (\control|mar_sel\(0))) # 
-- (\control|mar_sel\(1)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & ( \control|pc_sel\(1) & ( ((!\control|mar_sel\(0) & \datapath_inst|register_file_inst|Mux15~4_combout\)) # (\control|mar_sel\(1)) ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & ( !\control|pc_sel\(1) & ( ((\datapath_inst|register_file_inst|Mux15~4_combout\) # (\control|mar_sel\(0))) # (\control|mar_sel\(1)) ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(0) & ( !\control|pc_sel\(1) & ( (!\control|mar_sel\(1) & (!\control|mar_sel\(0) & \datapath_inst|register_file_inst|Mux15~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000011111110111111101011101010111010111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_mar_sel\(1),
	datab => \control|ALT_INV_mar_sel\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux15~4_combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(0),
	dataf => \control|ALT_INV_pc_sel\(1),
	combout => \datapath_inst|memory_address_register_inst|mar_out~7_combout\);

-- Location: FF_X48_Y19_N14
\datapath_inst|memory_address_register_inst|mar_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~7_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(0));

-- Location: M10K_X49_Y32_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y30_N27
\datapath_inst|reg_file_data_in|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux1~3_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux1~3_combout\);

-- Location: M10K_X58_Y32_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y29_N3
\datapath_inst|reg_file_data_in|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux1~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux1~2_combout\);

-- Location: LABCELL_X51_Y22_N42
\datapath_inst|ALU_inst|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux1~0_combout\ = ( \control|alu_op\(0) & ( \datapath_inst|mux_ra|Mux1~0_combout\ & ( (\control|alu_op\(1) & ((!\control|alu_op\(2)) # (!\datapath_inst|mux_rb|Mux1~0_combout\))) ) ) ) # ( !\control|alu_op\(0) & ( 
-- \datapath_inst|mux_ra|Mux1~0_combout\ & ( (!\control|alu_op\(2) & (\control|alu_op\(1) & \datapath_inst|mux_rb|Mux1~0_combout\)) ) ) ) # ( \control|alu_op\(0) & ( !\datapath_inst|mux_ra|Mux1~0_combout\ & ( (\control|alu_op\(1) & 
-- \datapath_inst|mux_rb|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000010000000100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(2),
	datab => \control|ALT_INV_alu_op\(1),
	datac => \datapath_inst|mux_rb|ALT_INV_Mux1~0_combout\,
	datae => \control|ALT_INV_alu_op\(0),
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux1~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux1~0_combout\);

-- Location: MLABCELL_X52_Y21_N48
\datapath_inst|reg_file_data_in|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux1~0_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( \datapath_inst|mux_ra|Mux1~0_combout\ & ( ((!\control|wr_data_sel\(0) & ((\datapath_inst|reg_file_data_in|Mux4~8_combout\) # 
-- (\datapath_inst|reg_file_data_in|Mux4~3_combout\)))) # (\datapath_inst|mux_rb|Mux1~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( \datapath_inst|mux_ra|Mux1~0_combout\ & ( (!\control|wr_data_sel\(0)) # 
-- (\datapath_inst|mux_rb|Mux1~0_combout\) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( !\datapath_inst|mux_ra|Mux1~0_combout\ & ( (\datapath_inst|mux_rb|Mux1~0_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~3_combout\ & 
-- !\datapath_inst|reg_file_data_in|Mux4~8_combout\)) # (\control|wr_data_sel\(0)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( !\datapath_inst|mux_ra|Mux1~0_combout\ & ( (\datapath_inst|mux_rb|Mux1~0_combout\ & \control|wr_data_sel\(0)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010100010001000111011101110111010101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux1~0_combout\,
	datab => \control|ALT_INV_wr_data_sel\(0),
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	dataf => \datapath_inst|mux_ra|ALT_INV_Mux1~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux1~0_combout\);

-- Location: LABCELL_X51_Y22_N12
\datapath_inst|ALU_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~37_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux2~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux2~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux18~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~34\ ))
-- \datapath_inst|ALU_inst|Add0~38\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux2~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux2~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux18~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux2~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux18~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~34\,
	sumout => \datapath_inst|ALU_inst|Add0~37_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~38\);

-- Location: LABCELL_X51_Y22_N15
\datapath_inst|ALU_inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~49_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux1~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux1~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux17~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~38\ ))
-- \datapath_inst|ALU_inst|Add0~50\ = CARRY(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux1~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux1~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux17~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux1~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux17~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~38\,
	sumout => \datapath_inst|ALU_inst|Add0~49_sumout\,
	cout => \datapath_inst|ALU_inst|Add0~50\);

-- Location: LABCELL_X51_Y22_N30
\datapath_inst|reg_file_data_in|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux1~1_combout\ = ( \datapath_inst|reg_file_data_in|Mux1~0_combout\ & ( \datapath_inst|ALU_inst|Add0~49_sumout\ & ( ((\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ((\datapath_inst|ALU_inst|Mux1~0_combout\) # 
-- (\datapath_inst|ALU_inst|Mux15~0_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux1~0_combout\ & ( \datapath_inst|ALU_inst|Add0~49_sumout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ 
-- & (\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ((\datapath_inst|ALU_inst|Mux1~0_combout\) # (\datapath_inst|ALU_inst|Mux15~0_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux1~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~49_sumout\ & ( 
-- ((\datapath_inst|reg_file_data_in|Mux4~16_combout\ & \datapath_inst|ALU_inst|Mux1~0_combout\)) # (\datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux1~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~49_sumout\ & ( 
-- (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|reg_file_data_in|Mux4~16_combout\ & \datapath_inst|ALU_inst|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111100000100000011000011011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux1~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux1~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~49_sumout\,
	combout => \datapath_inst|reg_file_data_in|Mux1~1_combout\);

-- Location: LABCELL_X51_Y22_N51
\datapath_inst|reg_file_data_in|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux1~4_combout\ = ( \datapath_inst|reg_file_data_in|Mux1~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux1~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux1~3_combout\))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux1~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux1~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux1~3_combout\ & (\datapath_inst|reg_file_data_in|Mux4~17_combout\))) ) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux1~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux1~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~17_combout\)) # (\datapath_inst|reg_file_data_in|Mux1~3_combout\))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux1~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux1~1_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[14]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux1~3_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[14]~DUPLICATE_q\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux1~2_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux1~1_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux1~4_combout\);

-- Location: FF_X47_Y21_N32
\datapath_inst|register_file_inst|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux1~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[1][14]~q\);

-- Location: MLABCELL_X47_Y21_N33
\datapath_inst|register_file_inst|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux1~0_combout\ = ( \datapath_inst|register_file_inst|regs[0][14]~q\ & ( \datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[1][14]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[3][14]~q\)))) ) ) ) # ( 
-- !\datapath_inst|register_file_inst|regs[0][14]~q\ & ( \datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[1][14]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[3][14]~q\))))) ) ) ) # ( \datapath_inst|register_file_inst|regs[0][14]~q\ & ( !\datapath_inst|register_file_inst|regs[2][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[1][14]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ((\datapath_inst|register_file_inst|regs[3][14]~q\))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][14]~q\ & ( !\datapath_inst|register_file_inst|regs[2][14]~q\ & ( 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & (\datapath_inst|register_file_inst|regs[1][14]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & 
-- ((\datapath_inst|register_file_inst|regs[3][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[1][14]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][14]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[0][14]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][14]~q\,
	combout => \datapath_inst|register_file_inst|Mux1~0_combout\);

-- Location: LABCELL_X46_Y22_N45
\datapath_inst|register_file_inst|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux1~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[15][14]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # 
-- (\datapath_inst|register_file_inst|regs[14][14]~q\) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( \datapath_inst|register_file_inst|regs[15][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((\datapath_inst|register_file_inst|regs[12][14]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|register_file_inst|regs[13][14]~q\)) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( 
-- !\datapath_inst|register_file_inst|regs[15][14]~q\ & ( (\datapath_inst|register_file_inst|regs[14][14]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(21) & ( 
-- !\datapath_inst|register_file_inst|regs[15][14]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((\datapath_inst|register_file_inst|regs[12][14]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|register_file_inst|regs[13][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[13][14]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[14][14]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[12][14]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(21),
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][14]~q\,
	combout => \datapath_inst|register_file_inst|Mux1~3_combout\);

-- Location: LABCELL_X45_Y21_N54
\datapath_inst|register_file_inst|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux1~2_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[11][14]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[10][14]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[9][14]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[20]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[11][14]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[8][14]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[10][14]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][14]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[20]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux1~2_combout\);

-- Location: LABCELL_X48_Y24_N45
\datapath_inst|register_file_inst|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux1~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[7][14]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[5][14]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[6][14]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ( \datapath_inst|register_file_inst|regs[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][14]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[5][14]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][14]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[4][14]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	combout => \datapath_inst|register_file_inst|Mux1~1_combout\);

-- Location: MLABCELL_X52_Y22_N51
\datapath_inst|register_file_inst|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux1~4_combout\ = ( \datapath_inst|register_file_inst|Mux1~2_combout\ & ( \datapath_inst|register_file_inst|Mux1~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|Mux1~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux1~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux1~2_combout\ & ( \datapath_inst|register_file_inst|Mux1~1_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux1~0_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux1~3_combout\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux1~2_combout\ & ( !\datapath_inst|register_file_inst|Mux1~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux1~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux1~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux1~2_combout\ & ( !\datapath_inst|register_file_inst|Mux1~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux1~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux1~0_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux1~3_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux1~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux1~1_combout\,
	combout => \datapath_inst|register_file_inst|Mux1~4_combout\);

-- Location: LABCELL_X50_Y20_N42
\datapath_inst|memory_address_register_inst|mar_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~6_combout\ = ( \datapath_inst|register_file_inst|Mux1~4_combout\ & ( ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(14) & \datapath_inst|memory_address_register_inst|mar_out~1_combout\)) # 
-- (\datapath_inst|memory_address_register_inst|mar_out~0_combout\) ) ) # ( !\datapath_inst|register_file_inst|Mux1~4_combout\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(14) & \datapath_inst|memory_address_register_inst|mar_out~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(14),
	datad => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux1~4_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~6_combout\);

-- Location: FF_X50_Y20_N44
\datapath_inst|memory_address_register_inst|mar_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~6_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(14));

-- Location: LABCELL_X46_Y20_N3
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = ( \datapath_inst|memory_address_register_inst|mar_out\(15) & ( \control|mem_write~combout\ & ( (!\datapath_inst|memory_address_register_inst|mar_out\(13) & 
-- !\datapath_inst|memory_address_register_inst|mar_out\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(13),
	datac => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(14),
	datae => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out\(15),
	dataf => \control|ALT_INV_mem_write~combout\,
	combout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LABCELL_X56_Y23_N42
\datapath_inst|mux_data_mem_data_write|result[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|Mux2~4_combout\ ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|Mux2~4_combout\ & ( !\control|data_mem_wr_data_sel~combout\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\ 
-- & ( !\datapath_inst|register_file_inst|Mux2~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[13]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[13]~9_combout\);

-- Location: M10K_X58_Y20_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y21_N0
\datapath_inst|reg_file_data_in|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux2~3_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux2~3_combout\);

-- Location: M10K_X58_Y22_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LABCELL_X56_Y22_N12
\datapath_inst|reg_file_data_in|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux2~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux2~2_combout\);

-- Location: LABCELL_X53_Y21_N57
\datapath_inst|ALU_inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux2~0_combout\ = ( \datapath_inst|mux_rb|Mux2~0_combout\ & ( (\control|alu_op\(1) & ((!\datapath_inst|mux_ra|Mux2~0_combout\ & ((\control|alu_op\(0)))) # (\datapath_inst|mux_ra|Mux2~0_combout\ & (!\control|alu_op\(2))))) ) ) # ( 
-- !\datapath_inst|mux_rb|Mux2~0_combout\ & ( (\datapath_inst|mux_ra|Mux2~0_combout\ & (\control|alu_op\(1) & \control|alu_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000100000111000000000000000110000001000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(2),
	datab => \datapath_inst|mux_ra|ALT_INV_Mux2~0_combout\,
	datac => \control|ALT_INV_alu_op\(1),
	datad => \control|ALT_INV_alu_op\(0),
	datae => \datapath_inst|mux_rb|ALT_INV_Mux2~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux2~0_combout\);

-- Location: MLABCELL_X52_Y21_N27
\datapath_inst|reg_file_data_in|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux2~0_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux2~0_combout\)) # (\control|wr_data_sel\(0) 
-- & ((\datapath_inst|mux_rb|Mux2~0_combout\))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux2~0_combout\)) # 
-- (\control|wr_data_sel\(0) & ((\datapath_inst|mux_rb|Mux2~0_combout\))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & 
-- ((!\datapath_inst|reg_file_data_in|Mux4~8_combout\ & ((\datapath_inst|mux_rb|Mux2~0_combout\))) # (\datapath_inst|reg_file_data_in|Mux4~8_combout\ & (\datapath_inst|mux_ra|Mux2~0_combout\)))) # (\control|wr_data_sel\(0) & 
-- (((\datapath_inst|mux_rb|Mux2~0_combout\)))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux2~0_combout\)) # 
-- (\control|wr_data_sel\(0) & ((\datapath_inst|mux_rb|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000001001111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux2~0_combout\,
	datab => \control|ALT_INV_wr_data_sel\(0),
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux2~0_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux2~0_combout\);

-- Location: LABCELL_X53_Y21_N42
\datapath_inst|reg_file_data_in|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux2~1_combout\ = ( \datapath_inst|reg_file_data_in|Mux2~0_combout\ & ( \datapath_inst|ALU_inst|Add0~37_sumout\ & ( ((\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ((\datapath_inst|ALU_inst|Mux15~0_combout\) # 
-- (\datapath_inst|ALU_inst|Mux2~0_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux2~0_combout\ & ( \datapath_inst|ALU_inst|Add0~37_sumout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & 
-- (\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ((\datapath_inst|ALU_inst|Mux15~0_combout\) # (\datapath_inst|ALU_inst|Mux2~0_combout\)))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux2~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~37_sumout\ & ( 
-- ((\datapath_inst|ALU_inst|Mux2~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~16_combout\)) # (\datapath_inst|reg_file_data_in|Mux4~0_combout\) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux2~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~37_sumout\ & ( 
-- (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|ALU_inst|Mux2~0_combout\ & \datapath_inst|reg_file_data_in|Mux4~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010010101010111011100000000001010100101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux2~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~37_sumout\,
	combout => \datapath_inst|reg_file_data_in|Mux2~1_combout\);

-- Location: LABCELL_X53_Y21_N21
\datapath_inst|reg_file_data_in|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux2~4_combout\ = ( \datapath_inst|reg_file_data_in|Mux2~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux2~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux2~3_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux2~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux2~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\)))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((\datapath_inst|reg_file_data_in|Mux2~3_combout\)))) ) ) ) # ( 
-- \datapath_inst|reg_file_data_in|Mux2~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux2~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\))) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # ((\datapath_inst|reg_file_data_in|Mux2~3_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux2~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux2~1_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux2~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[13]~DUPLICATE_q\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~3_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~2_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux2~1_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux2~4_combout\);

-- Location: FF_X53_Y21_N56
\datapath_inst|register_file_inst|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux2~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[7][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[7][13]~q\);

-- Location: LABCELL_X53_Y21_N27
\datapath_inst|register_file_inst|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux2~3_combout\ = ( \datapath_inst|register_file_inst|regs[11][13]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- (\datapath_inst|register_file_inst|regs[7][13]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[15][13]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[11][13]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[7][13]~q\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ((\datapath_inst|register_file_inst|regs[15][13]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[11][13]~q\ & ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[3][13]~q\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) ) ) ) # ( !\datapath_inst|register_file_inst|regs[11][13]~q\ 
-- & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & \datapath_inst|register_file_inst|regs[3][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[7][13]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][13]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][13]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[11][13]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux2~3_combout\);

-- Location: LABCELL_X53_Y22_N33
\datapath_inst|register_file_inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux2~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[0][13]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][13]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[12][13]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[0][13]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[4][13]~q\) ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[0][13]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[8][13]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[12][13]~q\)) ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- !\datapath_inst|register_file_inst|regs[0][13]~q\ & ( (\datapath_inst|register_file_inst|regs[4][13]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[12][13]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[8][13]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[4][13]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[0][13]~q\,
	combout => \datapath_inst|register_file_inst|Mux2~0_combout\);

-- Location: LABCELL_X53_Y23_N18
\datapath_inst|register_file_inst|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux2~2_combout\ = ( \datapath_inst|register_file_inst|regs[6][13]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][13]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][13]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[6][13]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][13]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[14][13]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[6][13]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( (\datapath_inst|register_file_inst|regs[2][13]~q\) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[6][13]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & \datapath_inst|register_file_inst|regs[2][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[10][13]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[2][13]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[14][13]~q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[6][13]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux2~2_combout\);

-- Location: LABCELL_X53_Y25_N54
\datapath_inst|register_file_inst|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux2~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[13][13]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[9][13]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[5][13]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[1][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][13]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[5][13]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[13][13]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[9][13]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux2~1_combout\);

-- Location: LABCELL_X53_Y21_N36
\datapath_inst|register_file_inst|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux2~4_combout\ = ( \datapath_inst|register_file_inst|Mux2~2_combout\ & ( \datapath_inst|register_file_inst|Mux2~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (((\datapath_inst|register_file_inst|Mux2~0_combout\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux2~3_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux2~2_combout\ & ( \datapath_inst|register_file_inst|Mux2~1_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux2~0_combout\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\) # ((\datapath_inst|register_file_inst|Mux2~3_combout\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux2~2_combout\ & ( !\datapath_inst|register_file_inst|Mux2~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (((\datapath_inst|register_file_inst|Mux2~0_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|Mux2~3_combout\))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux2~2_combout\ & ( !\datapath_inst|register_file_inst|Mux2~1_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux2~0_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux2~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux2~3_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux2~0_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux2~2_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux2~1_combout\,
	combout => \datapath_inst|register_file_inst|Mux2~4_combout\);

-- Location: MLABCELL_X52_Y19_N51
\datapath_inst|memory_address_register_inst|mar_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~2_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( ((\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|Mux2~4_combout\) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & ( 
-- (\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[13]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux2~4_combout\,
	datab => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[13]~DUPLICATE_q\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~2_combout\);

-- Location: FF_X52_Y19_N53
\datapath_inst|memory_address_register_inst|mar_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~2_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(13));

-- Location: FF_X47_Y18_N7
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|memory_address_register_inst|mar_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: MLABCELL_X52_Y22_N0
\datapath_inst|mux_data_mem_data_write|result[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\ = ( \datapath_inst|register_file_inst|Mux0~4_combout\ & ( (!\control|data_mem_wr_data_sel~combout\) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(15)) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux0~4_combout\ & ( (\control|data_mem_wr_data_sel~combout\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(15),
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[15]~13_combout\);

-- Location: M10K_X41_Y24_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N27
\datapath_inst|reg_file_data_in|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux0~3_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux0~3_combout\);

-- Location: M10K_X41_Y22_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N12
\datapath_inst|reg_file_data_in|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux0~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux0~2_combout\);

-- Location: LABCELL_X51_Y24_N54
\datapath_inst|ALU_inst|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux0~0_combout\ = ( \control|alu_op\(2) & ( (\control|alu_op\(0) & (\control|alu_op\(1) & (!\datapath_inst|mux_rb|Mux0~0_combout\ $ (!\datapath_inst|mux_ra|Mux0~0_combout\)))) ) ) # ( !\control|alu_op\(2) & ( (\control|alu_op\(1) & 
-- ((!\control|alu_op\(0) & (\datapath_inst|mux_rb|Mux0~0_combout\ & \datapath_inst|mux_ra|Mux0~0_combout\)) # (\control|alu_op\(0) & ((\datapath_inst|mux_ra|Mux0~0_combout\) # (\datapath_inst|mux_rb|Mux0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101000000000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(0),
	datab => \datapath_inst|mux_rb|ALT_INV_Mux0~0_combout\,
	datac => \datapath_inst|mux_ra|ALT_INV_Mux0~0_combout\,
	datad => \control|ALT_INV_alu_op\(1),
	dataf => \control|ALT_INV_alu_op\(2),
	combout => \datapath_inst|ALU_inst|Mux0~0_combout\);

-- Location: LABCELL_X51_Y24_N30
\datapath_inst|reg_file_data_in|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux0~0_combout\ = ( \datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux0~0_combout\)) # (\control|wr_data_sel\(0) 
-- & ((\datapath_inst|mux_rb|Mux0~0_combout\))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux0~0_combout\)) # 
-- (\control|wr_data_sel\(0) & ((\datapath_inst|mux_rb|Mux0~0_combout\))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~3_combout\ & 
-- (((\datapath_inst|mux_rb|Mux0~0_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~3_combout\ & ((!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux0~0_combout\)) # (\control|wr_data_sel\(0) & ((\datapath_inst|mux_rb|Mux0~0_combout\))))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux4~15_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~8_combout\ & ( (!\control|wr_data_sel\(0) & (\datapath_inst|mux_ra|Mux0~0_combout\)) # (\control|wr_data_sel\(0) & ((\datapath_inst|mux_rb|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011001101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux0~0_combout\,
	datab => \datapath_inst|mux_rb|ALT_INV_Mux0~0_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~3_combout\,
	datad => \control|ALT_INV_wr_data_sel\(0),
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~15_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~8_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux0~0_combout\);

-- Location: LABCELL_X51_Y22_N18
\datapath_inst|ALU_inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Add0~53_sumout\ = SUM(( !\control|alu_op\(0) $ (!\datapath_inst|mux_rb|Mux0~0_combout\) ) + ( (!\control|alu_ra_sel\(0) & (\datapath_inst|register_file_inst|Mux0~4_combout\)) # (\control|alu_ra_sel\(0) & 
-- ((\datapath_inst|register_file_inst|Mux16~4_combout\))) ) + ( \datapath_inst|ALU_inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_ra_sel\(0),
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\,
	datad => \datapath_inst|mux_rb|ALT_INV_Mux0~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux16~4_combout\,
	cin => \datapath_inst|ALU_inst|Add0~50\,
	sumout => \datapath_inst|ALU_inst|Add0~53_sumout\);

-- Location: LABCELL_X51_Y24_N51
\datapath_inst|reg_file_data_in|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux0~1_combout\ = ( \datapath_inst|ALU_inst|Mux15~0_combout\ & ( \datapath_inst|ALU_inst|Add0~53_sumout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~16_combout\))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|reg_file_data_in|Mux0~0_combout\)) ) ) ) # ( !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( \datapath_inst|ALU_inst|Add0~53_sumout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & 
-- (\datapath_inst|ALU_inst|Mux0~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~16_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (((\datapath_inst|reg_file_data_in|Mux0~0_combout\)))) ) ) ) # ( 
-- \datapath_inst|ALU_inst|Mux15~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~53_sumout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|ALU_inst|Mux0~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~16_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (((\datapath_inst|reg_file_data_in|Mux0~0_combout\)))) ) ) ) # ( !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~53_sumout\ & ( 
-- (!\datapath_inst|reg_file_data_in|Mux4~0_combout\ & (\datapath_inst|ALU_inst|Mux0~0_combout\ & ((\datapath_inst|reg_file_data_in|Mux4~16_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011100000011010001110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Mux0~0_combout\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux0~0_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~53_sumout\,
	combout => \datapath_inst|reg_file_data_in|Mux0~1_combout\);

-- Location: LABCELL_X51_Y24_N0
\datapath_inst|reg_file_data_in|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux0~4_combout\ = ( \datapath_inst|reg_file_data_in|Mux0~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux0~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux0~3_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux0~2_combout\ & ( \datapath_inst|reg_file_data_in|Mux0~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux0~3_combout\))))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux0~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux0~1_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux0~3_combout\))))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux0~2_combout\ & ( !\datapath_inst|reg_file_data_in|Mux0~1_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[15]~DUPLICATE_q\,
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux0~3_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux0~2_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux0~1_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux0~4_combout\);

-- Location: FF_X51_Y20_N23
\datapath_inst|register_file_inst|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|reg_file_data_in|Mux0~4_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	sload => VCC,
	ena => \datapath_inst|register_file_inst|regs[14][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[14][15]~q\);

-- Location: LABCELL_X51_Y20_N0
\datapath_inst|register_file_inst|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux0~2_combout\ = ( \datapath_inst|register_file_inst|regs[2][15]~q\ & ( \datapath_inst|register_file_inst|regs[10][15]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][15]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[14][15]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][15]~q\ & ( \datapath_inst|register_file_inst|regs[10][15]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[6][15]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22))) # (\datapath_inst|register_file_inst|regs[14][15]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[2][15]~q\ & ( !\datapath_inst|register_file_inst|regs[10][15]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # (\datapath_inst|register_file_inst|regs[6][15]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][15]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[2][15]~q\ 
-- & ( !\datapath_inst|register_file_inst|regs[10][15]~q\ & ( (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[6][15]~q\))) 
-- # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[14][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[14][15]~q\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[6][15]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[2][15]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[10][15]~q\,
	combout => \datapath_inst|register_file_inst|Mux0~2_combout\);

-- Location: LABCELL_X53_Y22_N45
\datapath_inst|register_file_inst|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux0~0_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[12][15]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[4][15]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[8][15]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[0][15]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[4][15]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[12][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[8][15]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux0~0_combout\);

-- Location: LABCELL_X53_Y25_N27
\datapath_inst|register_file_inst|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux0~1_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[13][15]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[9][15]~q\ ) ) ) # ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[5][15]~q\ ) ) ) # ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( 
-- \datapath_inst|register_file_inst|regs[1][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[1][15]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[9][15]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[5][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[13][15]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux0~1_combout\);

-- Location: MLABCELL_X52_Y23_N33
\datapath_inst|register_file_inst|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux0~3_combout\ = ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[15][15]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[11][15]~q\ ) ) ) # ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[7][15]~q\ ) ) ) # ( 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\ & ( \datapath_inst|register_file_inst|regs[3][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[3][15]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][15]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[11][15]~q\,
	datad => \datapath_inst|register_file_inst|ALT_INV_regs[15][15]~q\,
	datae => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	combout => \datapath_inst|register_file_inst|Mux0~3_combout\);

-- Location: LABCELL_X53_Y22_N24
\datapath_inst|register_file_inst|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux0~4_combout\ = ( \datapath_inst|register_file_inst|Mux0~1_combout\ & ( \datapath_inst|register_file_inst|Mux0~3_combout\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|Mux0~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux0~2_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) ) ) 
-- ) # ( !\datapath_inst|register_file_inst|Mux0~1_combout\ & ( \datapath_inst|register_file_inst|Mux0~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ 
-- & ((\datapath_inst|register_file_inst|Mux0~0_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux0~2_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) ) ) ) # ( \datapath_inst|register_file_inst|Mux0~1_combout\ & ( !\datapath_inst|register_file_inst|Mux0~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux0~0_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux0~2_combout\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\)) ) ) ) # ( !\datapath_inst|register_file_inst|Mux0~1_combout\ & ( !\datapath_inst|register_file_inst|Mux0~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20) & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|Mux0~0_combout\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux0~2_combout\,
	datad => \datapath_inst|register_file_inst|ALT_INV_Mux0~0_combout\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux0~1_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux0~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux0~4_combout\);

-- Location: LABCELL_X50_Y20_N45
\datapath_inst|memory_address_register_inst|mar_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|memory_address_register_inst|mar_out~5_combout\ = ( \datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( ((\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & \datapath_inst|register_file_inst|Mux0~4_combout\)) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[15]~DUPLICATE_q\) ) ) # ( !\datapath_inst|memory_address_register_inst|mar_out~1_combout\ & ( (\datapath_inst|memory_address_register_inst|mar_out~0_combout\ & 
-- \datapath_inst|register_file_inst|Mux0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~0_combout\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux0~4_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[15]~DUPLICATE_q\,
	dataf => \datapath_inst|memory_address_register_inst|ALT_INV_mar_out~1_combout\,
	combout => \datapath_inst|memory_address_register_inst|mar_out~5_combout\);

-- Location: FF_X50_Y20_N47
\datapath_inst|memory_address_register_inst|mar_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|memory_address_register_inst|mar_out~5_combout\,
	sclr => \datapath_inst|memory_address_register_inst|mar_out[7]~3_combout\,
	ena => \datapath_inst|memory_address_register_inst|mar_out[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|memory_address_register_inst|mar_out\(15));

-- Location: FF_X53_Y21_N35
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \datapath_inst|memory_address_register_inst|mar_out\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X53_Y21_N33
\datapath_inst|reg_file_data_in|Mux4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux4~17_combout\ = ( \control|wr_data_sel\(0) & ( (!\control|wr_data_sel\(1) & \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( !\control|wr_data_sel\(0) & ( 
-- !\control|wr_data_sel\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_wr_data_sel\(1),
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \control|ALT_INV_wr_data_sel\(0),
	combout => \datapath_inst|reg_file_data_in|Mux4~17_combout\);

-- Location: LABCELL_X51_Y26_N30
\datapath_inst|mux_data_mem_data_write|result[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\ = ( \datapath_inst|register_file_inst|Mux14~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\ ) ) ) # ( 
-- !\datapath_inst|register_file_inst|Mux14~4_combout\ & ( \control|data_mem_wr_data_sel~combout\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\ ) ) ) # ( \datapath_inst|register_file_inst|Mux14~4_combout\ & ( 
-- !\control|data_mem_wr_data_sel~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[1]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux14~4_combout\,
	dataf => \control|ALT_INV_data_mem_wr_data_sel~combout\,
	combout => \datapath_inst|mux_data_mem_data_write|result[1]~7_combout\);

-- Location: M10K_X58_Y27_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y27_N48
\datapath_inst|reg_file_data_in|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux14~2_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux14~2_combout\);

-- Location: M10K_X49_Y29_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y36_N0
\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "datapath:datapath_inst|data_memory:data_memory_inst|altsyncram:altsyncram_component|altsyncram_k8j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	ena0 => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y29_N24
\datapath_inst|reg_file_data_in|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux14~1_combout\ = ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # 
-- (\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datad => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datae => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \datapath_inst|data_memory_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	combout => \datapath_inst|reg_file_data_in|Mux14~1_combout\);

-- Location: LABCELL_X50_Y21_N15
\datapath_inst|ALU_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux14~0_combout\ = ( \datapath_inst|mux_ra|Mux14~0_combout\ & ( \datapath_inst|mux_rb|Mux14~0_combout\ & ( (\control|alu_op\(1) & !\control|alu_op\(2)) ) ) ) # ( !\datapath_inst|mux_ra|Mux14~0_combout\ & ( 
-- \datapath_inst|mux_rb|Mux14~0_combout\ & ( (\control|alu_op\(1) & \control|alu_op\(0)) ) ) ) # ( \datapath_inst|mux_ra|Mux14~0_combout\ & ( !\datapath_inst|mux_rb|Mux14~0_combout\ & ( (\control|alu_op\(1) & \control|alu_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000101000001010101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alu_op\(1),
	datac => \control|ALT_INV_alu_op\(0),
	datad => \control|ALT_INV_alu_op\(2),
	datae => \datapath_inst|mux_ra|ALT_INV_Mux14~0_combout\,
	dataf => \datapath_inst|mux_rb|ALT_INV_Mux14~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux14~0_combout\);

-- Location: LABCELL_X51_Y25_N15
\datapath_inst|ALU_inst|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux14~1_combout\ = ( !\datapath_inst|ALU_inst|Mux14~0_combout\ & ( (!\datapath_inst|ALU_inst|Mux15~0_combout\) # (!\datapath_inst|ALU_inst|Add0~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000000000000011111010111110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~29_sumout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux14~0_combout\,
	combout => \datapath_inst|ALU_inst|Mux14~1_combout\);

-- Location: LABCELL_X50_Y25_N6
\datapath_inst|reg_file_data_in|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux14~0_combout\ = ( \datapath_inst|ALU_inst|Mux14~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_ra|Mux14~0_combout\) ) ) ) # ( 
-- !\datapath_inst|ALU_inst|Mux14~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~0_combout\) # (\datapath_inst|mux_ra|Mux14~0_combout\) ) ) ) # ( \datapath_inst|ALU_inst|Mux14~1_combout\ & ( 
-- !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_rb|Mux14~0_combout\) ) ) ) # ( !\datapath_inst|ALU_inst|Mux14~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux4~16_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~0_combout\ & \datapath_inst|mux_rb|Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001100111111110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~0_combout\,
	datac => \datapath_inst|mux_rb|ALT_INV_Mux14~0_combout\,
	datad => \datapath_inst|mux_ra|ALT_INV_Mux14~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux14~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~16_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux14~0_combout\);

-- Location: MLABCELL_X47_Y25_N24
\datapath_inst|reg_file_data_in|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|reg_file_data_in|Mux14~3_combout\ = ( \datapath_inst|reg_file_data_in|Mux14~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux14~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\) # 
-- ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux14~2_combout\)))) ) ) ) # ( 
-- !\datapath_inst|reg_file_data_in|Mux14~1_combout\ & ( \datapath_inst|reg_file_data_in|Mux14~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & (((!\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux14~2_combout\))))) ) ) ) # ( \datapath_inst|reg_file_data_in|Mux14~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux14~0_combout\ & ( (!\datapath_inst|reg_file_data_in|Mux4~17_combout\ & 
-- (((\datapath_inst|reg_file_data_in|Mux4~18_combout\)))) # (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\)) # 
-- (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & ((\datapath_inst|reg_file_data_in|Mux14~2_combout\))))) ) ) ) # ( !\datapath_inst|reg_file_data_in|Mux14~1_combout\ & ( !\datapath_inst|reg_file_data_in|Mux14~0_combout\ & ( 
-- (\datapath_inst|reg_file_data_in|Mux4~17_combout\ & ((!\datapath_inst|reg_file_data_in|Mux4~18_combout\ & (\datapath_inst|instruction_register_inst|ir_reg|reg_out[1]~DUPLICATE_q\)) # (\datapath_inst|reg_file_data_in|Mux4~18_combout\ & 
-- ((\datapath_inst|reg_file_data_in|Mux14~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~17_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[1]~DUPLICATE_q\,
	datac => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~2_combout\,
	datad => \datapath_inst|reg_file_data_in|ALT_INV_Mux4~18_combout\,
	datae => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~1_combout\,
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~0_combout\,
	combout => \datapath_inst|reg_file_data_in|Mux14~3_combout\);

-- Location: LABCELL_X45_Y23_N21
\datapath_inst|register_file_inst|regs[9][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|regs[9][1]~feeder_combout\ = ( \datapath_inst|reg_file_data_in|Mux14~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath_inst|reg_file_data_in|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|regs[9][1]~feeder_combout\);

-- Location: FF_X45_Y23_N23
\datapath_inst|register_file_inst|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|register_file_inst|regs[9][1]~feeder_combout\,
	clrn => \control|ALT_INV_rf_reset~combout\,
	ena => \datapath_inst|register_file_inst|regs[9][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|register_file_inst|regs[9][1]~q\);

-- Location: LABCELL_X45_Y23_N54
\datapath_inst|register_file_inst|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux14~1_combout\ = ( \datapath_inst|register_file_inst|regs[1][1]~q\ & ( \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- (\datapath_inst|register_file_inst|regs[9][1]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & ((\datapath_inst|register_file_inst|regs[13][1]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][1]~q\ & ( 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & (\datapath_inst|register_file_inst|regs[9][1]~q\)) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22) & 
-- ((\datapath_inst|register_file_inst|regs[13][1]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[1][1]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) # 
-- (\datapath_inst|register_file_inst|regs[5][1]~q\) ) ) ) # ( !\datapath_inst|register_file_inst|regs[1][1]~q\ & ( !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & ( (\datapath_inst|register_file_inst|regs[5][1]~q\ & 
-- \datapath_inst|instruction_register_inst|ir_reg|reg_out\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[9][1]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[13][1]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[5][1]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(22),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[1][1]~q\,
	dataf => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	combout => \datapath_inst|register_file_inst|Mux14~1_combout\);

-- Location: LABCELL_X48_Y21_N27
\datapath_inst|register_file_inst|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux14~2_combout\ = ( \datapath_inst|register_file_inst|regs[14][1]~q\ & ( \datapath_inst|register_file_inst|regs[2][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[10][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[6][1]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][1]~q\ & ( \datapath_inst|register_file_inst|regs[2][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[10][1]~q\))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[6][1]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|regs[14][1]~q\ & ( !\datapath_inst|register_file_inst|regs[2][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[10][1]~q\ & 
-- ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\) # 
-- (\datapath_inst|register_file_inst|regs[6][1]~q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[14][1]~q\ & ( !\datapath_inst|register_file_inst|regs[2][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[10][1]~q\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|register_file_inst|regs[6][1]~q\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out[23]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_regs[10][1]~q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[6][1]~q\,
	datac => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[23]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[14][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[2][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux14~2_combout\);

-- Location: LABCELL_X48_Y22_N33
\datapath_inst|register_file_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux14~0_combout\ = ( \datapath_inst|register_file_inst|regs[0][1]~q\ & ( \datapath_inst|register_file_inst|regs[12][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[4][1]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[8][1]~q\))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][1]~q\ & ( \datapath_inst|register_file_inst|regs[12][1]~q\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((\datapath_inst|register_file_inst|regs[4][1]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)) # (\datapath_inst|register_file_inst|regs[8][1]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[0][1]~q\ & 
-- ( !\datapath_inst|register_file_inst|regs[12][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\) # (\datapath_inst|register_file_inst|regs[4][1]~q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[8][1]~q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[0][1]~q\ & 
-- ( !\datapath_inst|register_file_inst|regs[12][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (((\datapath_inst|register_file_inst|regs[4][1]~q\ & \datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & (\datapath_inst|register_file_inst|regs[8][1]~q\ & ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[8][1]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[4][1]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[0][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[12][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux14~0_combout\);

-- Location: LABCELL_X48_Y22_N21
\datapath_inst|register_file_inst|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux14~3_combout\ = ( \datapath_inst|register_file_inst|regs[11][1]~q\ & ( \datapath_inst|register_file_inst|regs[15][1]~q\ & ( ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- ((\datapath_inst|register_file_inst|regs[3][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[7][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) ) ) ) # 
-- ( !\datapath_inst|register_file_inst|regs[11][1]~q\ & ( \datapath_inst|register_file_inst|regs[15][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|regs[3][1]~q\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))) # 
-- (\datapath_inst|register_file_inst|regs[7][1]~q\))) ) ) ) # ( \datapath_inst|register_file_inst|regs[11][1]~q\ & ( !\datapath_inst|register_file_inst|regs[15][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23)) # (\datapath_inst|register_file_inst|regs[3][1]~q\)))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|regs[7][1]~q\ & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23))))) ) ) ) # ( !\datapath_inst|register_file_inst|regs[11][1]~q\ & ( !\datapath_inst|register_file_inst|regs[15][1]~q\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(23) & 
-- ((!\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & ((\datapath_inst|register_file_inst|regs[3][1]~q\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[22]~DUPLICATE_q\ & 
-- (\datapath_inst|register_file_inst|regs[7][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[22]~DUPLICATE_q\,
	datab => \datapath_inst|register_file_inst|ALT_INV_regs[7][1]~q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_regs[3][1]~q\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(23),
	datae => \datapath_inst|register_file_inst|ALT_INV_regs[11][1]~q\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_regs[15][1]~q\,
	combout => \datapath_inst|register_file_inst|Mux14~3_combout\);

-- Location: MLABCELL_X47_Y23_N27
\datapath_inst|register_file_inst|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|register_file_inst|Mux14~4_combout\ = ( \datapath_inst|register_file_inst|Mux14~0_combout\ & ( \datapath_inst|register_file_inst|Mux14~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) # (\datapath_inst|register_file_inst|Mux14~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & 
-- (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|Mux14~2_combout\)))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux14~0_combout\ & ( \datapath_inst|register_file_inst|Mux14~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux14~1_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20)) # (\datapath_inst|register_file_inst|Mux14~2_combout\)))) ) ) ) # ( 
-- \datapath_inst|register_file_inst|Mux14~0_combout\ & ( !\datapath_inst|register_file_inst|Mux14~3_combout\ & ( (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((!\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))) 
-- # (\datapath_inst|register_file_inst|Mux14~1_combout\))) # (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux14~2_combout\ & 
-- !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) ) # ( !\datapath_inst|register_file_inst|Mux14~0_combout\ & ( !\datapath_inst|register_file_inst|Mux14~3_combout\ & ( 
-- (!\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (\datapath_inst|register_file_inst|Mux14~1_combout\ & ((\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) # 
-- (\datapath_inst|instruction_register_inst|ir_reg|reg_out[21]~DUPLICATE_q\ & (((\datapath_inst|register_file_inst|Mux14~2_combout\ & !\datapath_inst|instruction_register_inst|ir_reg|reg_out\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|register_file_inst|ALT_INV_Mux14~1_combout\,
	datab => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out[21]~DUPLICATE_q\,
	datac => \datapath_inst|register_file_inst|ALT_INV_Mux14~2_combout\,
	datad => \datapath_inst|instruction_register_inst|ir_reg|ALT_INV_reg_out\(20),
	datae => \datapath_inst|register_file_inst|ALT_INV_Mux14~0_combout\,
	dataf => \datapath_inst|register_file_inst|ALT_INV_Mux14~3_combout\,
	combout => \datapath_inst|register_file_inst|Mux14~4_combout\);

-- Location: MLABCELL_X52_Y16_N54
\control|Selector59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector59~0_combout\ = ( \reset~input_o\ & ( \control|state.EXEC_CLFZ~q\ ) ) # ( !\reset~input_o\ & ( \control|state.EXEC_CLFZ~q\ & ( (!\control|WideOr0~combout\ & ((!\control|state.EXEC_PRESENT~q\) # (\datapath_inst|ALU_inst|z_flag~q\))) ) ) ) 
-- # ( \reset~input_o\ & ( !\control|state.EXEC_CLFZ~q\ ) ) # ( !\reset~input_o\ & ( !\control|state.EXEC_CLFZ~q\ & ( (!\control|WideOr0~combout\ & ((!\control|state.EXEC_PRESENT~q\ & ((!\control|state.FETCH1~q\))) # (\control|state.EXEC_PRESENT~q\ & 
-- (\datapath_inst|ALU_inst|z_flag~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000010000111111111111111111010000110100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_z_flag~q\,
	datab => \control|ALT_INV_state.EXEC_PRESENT~q\,
	datac => \control|ALT_INV_WideOr0~combout\,
	datad => \control|ALT_INV_state.FETCH1~q\,
	datae => \ALT_INV_reset~input_o\,
	dataf => \control|ALT_INV_state.EXEC_CLFZ~q\,
	combout => \control|Selector59~0_combout\);

-- Location: MLABCELL_X52_Y16_N24
\control|Selector58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector58~0_combout\ = ( \datapath_inst|ALU_inst|z_flag~q\ & ( (\control|state.EXEC_PRESENT~q\) # (\control|state.EXEC_CLFZ~q\) ) ) # ( !\datapath_inst|ALU_inst|z_flag~q\ & ( \control|state.EXEC_CLFZ~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.EXEC_CLFZ~q\,
	datad => \control|ALT_INV_state.EXEC_PRESENT~q\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_z_flag~q\,
	combout => \control|Selector58~0_combout\);

-- Location: MLABCELL_X52_Y16_N51
\control|clr_z_flag\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|clr_z_flag~combout\ = ( \control|Selector59~0_combout\ & ( \control|Selector58~0_combout\ ) ) # ( !\control|Selector59~0_combout\ & ( \control|Selector58~0_combout\ & ( \control|clr_z_flag~combout\ ) ) ) # ( !\control|Selector59~0_combout\ & ( 
-- !\control|Selector58~0_combout\ & ( \control|clr_z_flag~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_clr_z_flag~combout\,
	datae => \control|ALT_INV_Selector59~0_combout\,
	dataf => \control|ALT_INV_Selector58~0_combout\,
	combout => \control|clr_z_flag~combout\);

-- Location: LABCELL_X51_Y20_N33
\datapath_inst|ALU_inst|z_flag~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~5_combout\ = ( !\datapath_inst|ALU_inst|Mux4~0_combout\ & ( !\datapath_inst|ALU_inst|Mux5~0_combout\ & ( (!\datapath_inst|ALU_inst|Mux15~1_combout\ & (!\control|clr_z_flag~combout\ & 
-- !\datapath_inst|ALU_inst|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux15~1_combout\,
	datac => \control|ALT_INV_clr_z_flag~combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux14~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux4~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux5~0_combout\,
	combout => \datapath_inst|ALU_inst|z_flag~5_combout\);

-- Location: LABCELL_X50_Y24_N15
\datapath_inst|ALU_inst|z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~1_combout\ = ( !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( \datapath_inst|ALU_inst|Add0~17_sumout\ & ( \datapath_inst|ALU_inst|z_flag~5_combout\ ) ) ) # ( \datapath_inst|ALU_inst|Mux15~0_combout\ & ( 
-- !\datapath_inst|ALU_inst|Add0~17_sumout\ & ( (!\datapath_inst|ALU_inst|Add0~29_sumout\ & (!\datapath_inst|ALU_inst|Add0~21_sumout\ & (\datapath_inst|ALU_inst|z_flag~5_combout\ & !\datapath_inst|ALU_inst|Add0~25_sumout\))) ) ) ) # ( 
-- !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~17_sumout\ & ( \datapath_inst|ALU_inst|z_flag~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Add0~29_sumout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Add0~21_sumout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_z_flag~5_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Add0~25_sumout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~17_sumout\,
	combout => \datapath_inst|ALU_inst|z_flag~1_combout\);

-- Location: LABCELL_X50_Y22_N12
\datapath_inst|ALU_inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux6~0_combout\ = ( \control|alu_op\(1) & ( \control|alu_op\(2) & ( (\control|alu_op\(0) & (!\datapath_inst|mux_rb|Mux6~0_combout\ $ (!\datapath_inst|mux_ra|Mux6~0_combout\))) ) ) ) # ( \control|alu_op\(1) & ( !\control|alu_op\(2) 
-- & ( (!\datapath_inst|mux_rb|Mux6~0_combout\ & (\control|alu_op\(0) & \datapath_inst|mux_ra|Mux6~0_combout\)) # (\datapath_inst|mux_rb|Mux6~0_combout\ & ((\datapath_inst|mux_ra|Mux6~0_combout\) # (\control|alu_op\(0)))) ) ) ) # ( !\control|alu_op\(1) & ( 
-- !\control|alu_op\(2) & ( \datapath_inst|ALU_inst|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000101110001011100000000000000000001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_rb|ALT_INV_Mux6~0_combout\,
	datab => \control|ALT_INV_alu_op\(0),
	datac => \datapath_inst|mux_ra|ALT_INV_Mux6~0_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Add0~1_sumout\,
	datae => \control|ALT_INV_alu_op\(1),
	dataf => \control|ALT_INV_alu_op\(2),
	combout => \datapath_inst|ALU_inst|Mux6~0_combout\);

-- Location: LABCELL_X51_Y24_N39
\datapath_inst|ALU_inst|z_flag~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~7_combout\ = ( !\datapath_inst|ALU_inst|Mux0~0_combout\ & ( !\datapath_inst|ALU_inst|Mux11~0_combout\ & ( (!\datapath_inst|ALU_inst|Mux10~0_combout\ & !\datapath_inst|ALU_inst|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux10~0_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux1~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux0~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux11~0_combout\,
	combout => \datapath_inst|ALU_inst|z_flag~7_combout\);

-- Location: LABCELL_X51_Y24_N42
\datapath_inst|ALU_inst|z_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~3_combout\ = ( !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( \datapath_inst|ALU_inst|Add0~57_sumout\ & ( \datapath_inst|ALU_inst|z_flag~7_combout\ ) ) ) # ( \datapath_inst|ALU_inst|Mux15~0_combout\ & ( 
-- !\datapath_inst|ALU_inst|Add0~57_sumout\ & ( (!\datapath_inst|ALU_inst|Add0~61_sumout\ & (!\datapath_inst|ALU_inst|Add0~53_sumout\ & (!\datapath_inst|ALU_inst|Add0~49_sumout\ & \datapath_inst|ALU_inst|z_flag~7_combout\))) ) ) ) # ( 
-- !\datapath_inst|ALU_inst|Mux15~0_combout\ & ( !\datapath_inst|ALU_inst|Add0~57_sumout\ & ( \datapath_inst|ALU_inst|z_flag~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Add0~61_sumout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Add0~53_sumout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Add0~49_sumout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_z_flag~7_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~57_sumout\,
	combout => \datapath_inst|ALU_inst|z_flag~3_combout\);

-- Location: LABCELL_X50_Y21_N0
\datapath_inst|ALU_inst|z_flag~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~6_combout\ = ( !\datapath_inst|ALU_inst|Mux13~0_combout\ & ( (!\datapath_inst|ALU_inst|Mux12~0_combout\ & (!\datapath_inst|ALU_inst|Mux3~0_combout\ & !\datapath_inst|ALU_inst|Mux2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux12~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux3~0_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux2~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux13~0_combout\,
	combout => \datapath_inst|ALU_inst|z_flag~6_combout\);

-- Location: LABCELL_X50_Y21_N18
\datapath_inst|ALU_inst|z_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~2_combout\ = ( \datapath_inst|ALU_inst|Add0~33_sumout\ & ( \datapath_inst|ALU_inst|Add0~41_sumout\ & ( (\datapath_inst|ALU_inst|z_flag~6_combout\ & !\datapath_inst|ALU_inst|Mux15~0_combout\) ) ) ) # ( 
-- !\datapath_inst|ALU_inst|Add0~33_sumout\ & ( \datapath_inst|ALU_inst|Add0~41_sumout\ & ( (\datapath_inst|ALU_inst|z_flag~6_combout\ & !\datapath_inst|ALU_inst|Mux15~0_combout\) ) ) ) # ( \datapath_inst|ALU_inst|Add0~33_sumout\ & ( 
-- !\datapath_inst|ALU_inst|Add0~41_sumout\ & ( (\datapath_inst|ALU_inst|z_flag~6_combout\ & !\datapath_inst|ALU_inst|Mux15~0_combout\) ) ) ) # ( !\datapath_inst|ALU_inst|Add0~33_sumout\ & ( !\datapath_inst|ALU_inst|Add0~41_sumout\ & ( 
-- (\datapath_inst|ALU_inst|z_flag~6_combout\ & ((!\datapath_inst|ALU_inst|Mux15~0_combout\) # ((!\datapath_inst|ALU_inst|Add0~45_sumout\ & !\datapath_inst|ALU_inst|Add0~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_z_flag~6_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Add0~45_sumout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Add0~37_sumout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Add0~33_sumout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~41_sumout\,
	combout => \datapath_inst|ALU_inst|z_flag~2_combout\);

-- Location: LABCELL_X50_Y25_N51
\datapath_inst|ALU_inst|z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~0_combout\ = ( !\datapath_inst|ALU_inst|Mux8~0_combout\ & ( !\datapath_inst|ALU_inst|Mux9~0_combout\ & ( (!\datapath_inst|ALU_inst|Mux15~0_combout\) # ((!\datapath_inst|ALU_inst|Add0~9_sumout\ & 
-- !\datapath_inst|ALU_inst|Add0~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_Add0~9_sumout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Add0~13_sumout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_Mux15~0_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_Mux8~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux9~0_combout\,
	combout => \datapath_inst|ALU_inst|z_flag~0_combout\);

-- Location: LABCELL_X50_Y23_N3
\datapath_inst|ALU_inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|Mux7~0_combout\ = ( \control|alu_op\(2) & ( \datapath_inst|ALU_inst|Add0~5_sumout\ & ( (\control|alu_op\(0) & (\control|alu_op\(1) & (!\datapath_inst|mux_ra|Mux7~0_combout\ $ (!\datapath_inst|mux_rb|Mux7~0_combout\)))) ) ) ) # ( 
-- !\control|alu_op\(2) & ( \datapath_inst|ALU_inst|Add0~5_sumout\ & ( (!\control|alu_op\(1)) # ((!\datapath_inst|mux_ra|Mux7~0_combout\ & (\datapath_inst|mux_rb|Mux7~0_combout\ & \control|alu_op\(0))) # (\datapath_inst|mux_ra|Mux7~0_combout\ & 
-- ((\control|alu_op\(0)) # (\datapath_inst|mux_rb|Mux7~0_combout\)))) ) ) ) # ( \control|alu_op\(2) & ( !\datapath_inst|ALU_inst|Add0~5_sumout\ & ( (\control|alu_op\(0) & (\control|alu_op\(1) & (!\datapath_inst|mux_ra|Mux7~0_combout\ $ 
-- (!\datapath_inst|mux_rb|Mux7~0_combout\)))) ) ) ) # ( !\control|alu_op\(2) & ( !\datapath_inst|ALU_inst|Add0~5_sumout\ & ( (\control|alu_op\(1) & ((!\datapath_inst|mux_ra|Mux7~0_combout\ & (\datapath_inst|mux_rb|Mux7~0_combout\ & \control|alu_op\(0))) # 
-- (\datapath_inst|mux_ra|Mux7~0_combout\ & ((\control|alu_op\(0)) # (\datapath_inst|mux_rb|Mux7~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000000011011111111000101110000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|mux_ra|ALT_INV_Mux7~0_combout\,
	datab => \datapath_inst|mux_rb|ALT_INV_Mux7~0_combout\,
	datac => \control|ALT_INV_alu_op\(0),
	datad => \control|ALT_INV_alu_op\(1),
	datae => \control|ALT_INV_alu_op\(2),
	dataf => \datapath_inst|ALU_inst|ALT_INV_Add0~5_sumout\,
	combout => \datapath_inst|ALU_inst|Mux7~0_combout\);

-- Location: LABCELL_X51_Y24_N6
\datapath_inst|ALU_inst|z_flag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \datapath_inst|ALU_inst|z_flag~4_combout\ = ( \datapath_inst|ALU_inst|z_flag~0_combout\ & ( !\datapath_inst|ALU_inst|Mux7~0_combout\ & ( (\datapath_inst|ALU_inst|z_flag~1_combout\ & (!\datapath_inst|ALU_inst|Mux6~0_combout\ & 
-- (\datapath_inst|ALU_inst|z_flag~3_combout\ & \datapath_inst|ALU_inst|z_flag~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath_inst|ALU_inst|ALT_INV_z_flag~1_combout\,
	datab => \datapath_inst|ALU_inst|ALT_INV_Mux6~0_combout\,
	datac => \datapath_inst|ALU_inst|ALT_INV_z_flag~3_combout\,
	datad => \datapath_inst|ALU_inst|ALT_INV_z_flag~2_combout\,
	datae => \datapath_inst|ALU_inst|ALT_INV_z_flag~0_combout\,
	dataf => \datapath_inst|ALU_inst|ALT_INV_Mux7~0_combout\,
	combout => \datapath_inst|ALU_inst|z_flag~4_combout\);

-- Location: LABCELL_X50_Y18_N6
\control|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|comb~0_combout\ = ( !\control|state.EXEC_MAX~q\ & ( (!\control|state.EXEC_SUBR~q\ & (!\control|state.EXEC_SRES~q\ & (!\control|state.EXEC_SZ~q\ & \reset~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.EXEC_SUBR~q\,
	datab => \control|ALT_INV_state.EXEC_SRES~q\,
	datac => \control|ALT_INV_state.EXEC_SZ~q\,
	datad => \ALT_INV_reset~input_o\,
	dataf => \control|ALT_INV_state.EXEC_MAX~q\,
	combout => \control|comb~0_combout\);

-- Location: LABCELL_X48_Y20_N18
\control|reset_alu\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|reset_alu~combout\ = ( \control|reset_alu~combout\ & ( !\control|comb~0_combout\ ) ) # ( !\control|reset_alu~combout\ & ( (!\control|WideOr28~0_combout\ & !\control|comb~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_WideOr28~0_combout\,
	datac => \control|ALT_INV_comb~0_combout\,
	dataf => \control|ALT_INV_reset_alu~combout\,
	combout => \control|reset_alu~combout\);

-- Location: FF_X51_Y24_N8
\datapath_inst|ALU_inst|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \datapath_inst|ALU_inst|z_flag~4_combout\,
	clrn => \control|ALT_INV_reset_alu~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath_inst|ALU_inst|z_flag~q\);

-- Location: IOIBUF_X18_Y81_N92
\sip_input[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(0),
	o => \sip_input[0]~input_o\);

-- Location: IOIBUF_X89_Y23_N4
\sip_input[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(1),
	o => \sip_input[1]~input_o\);

-- Location: IOIBUF_X32_Y81_N1
\sip_input[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(2),
	o => \sip_input[2]~input_o\);

-- Location: IOIBUF_X88_Y0_N53
\sip_input[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(3),
	o => \sip_input[3]~input_o\);

-- Location: IOIBUF_X89_Y15_N4
\sip_input[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(4),
	o => \sip_input[4]~input_o\);

-- Location: IOIBUF_X14_Y0_N35
\sip_input[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(5),
	o => \sip_input[5]~input_o\);

-- Location: IOIBUF_X24_Y81_N35
\sip_input[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(6),
	o => \sip_input[6]~input_o\);

-- Location: IOIBUF_X58_Y0_N75
\sip_input[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(7),
	o => \sip_input[7]~input_o\);

-- Location: IOIBUF_X89_Y16_N55
\sip_input[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(8),
	o => \sip_input[8]~input_o\);

-- Location: IOIBUF_X38_Y81_N35
\sip_input[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(9),
	o => \sip_input[9]~input_o\);

-- Location: IOIBUF_X89_Y11_N78
\sip_input[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(10),
	o => \sip_input[10]~input_o\);

-- Location: IOIBUF_X56_Y0_N35
\sip_input[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(11),
	o => \sip_input[11]~input_o\);

-- Location: IOIBUF_X84_Y0_N18
\sip_input[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(12),
	o => \sip_input[12]~input_o\);

-- Location: IOIBUF_X20_Y81_N52
\sip_input[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(13),
	o => \sip_input[13]~input_o\);

-- Location: IOIBUF_X6_Y81_N1
\sip_input[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(14),
	o => \sip_input[14]~input_o\);

-- Location: IOIBUF_X76_Y0_N18
\sip_input[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip_input(15),
	o => \sip_input[15]~input_o\);
END structure;


