#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 24 13:21:36 2022
# Process ID: 9152
# Current directory: C:/Users/vikto/Experiments/1BitFullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7948 C:\Users\vikto\Experiments\1BitFullAdder\1BitFullAdder.xpr
# Log file: C:/Users/vikto/Experiments/1BitFullAdder/vivado.log
# Journal file: C:/Users/vikto/Experiments/1BitFullAdder\vivado.jou
# Running On: DESKTOP-Q90JH2A, OS: Windows, CPU Frequency: 2594 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vikto/Experiments/1BitFullAdder/1BitFullAdder.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/vikto/experiments/1bitfulladder/1bitfulladder.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/vikto/experiments/1bitfulladder/1bitfulladder.srcs c:/Users/vikto/Experiments/IPs} [current_project]
update_ip_catalog
ipx::unload_core c:/users/vikto/experiments/1bitfulladder/1bitfulladder.srcs/component.xml
ipx::open_ipxact_file {c:\users\vikto\experiments\1bitfulladder\1bitfulladder.srcs\component.xml}
close_project
create_project 4BitAdder C:/Users/vikto/Experiments/4BitAdder -part xc7a100tcsg324-1
file mkdir C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/new/TopAdder.vhd w ]
add_files C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/new/TopAdder.vhd
import_files -fileset constrs_1 -force -norecurse C:/Users/vikto/Experiments/Reusables/Nexys-A7-100T-Master.xdc
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/vikto/Experiments [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
create_ip -name FullAdder -vendor xilinx.com -library user -version 1.0 -module_name FullAdder_0
generate_target {instantiation_template} [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci]
catch { config_ip_cache -export [get_ips -all FullAdder_0] }
export_ip_user_files -of_objects [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci]
launch_runs FullAdder_0_synth_1 -jobs 2
wait_on_run FullAdder_0_synth_1
wait_on_run FullAdder_0_synth_1
export_simulation -of_objects [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci] -directory C:/Users/vikto/Experiments/4BitAdder/4BitAdder.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/vikto/Experiments/4BitAdder/4BitAdder.ip_user_files -ipstatic_source_dir C:/Users/vikto/Experiments/4BitAdder/4BitAdder.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/vikto/Experiments/4BitAdder/4BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/vikto/Experiments/4BitAdder/4BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/vikto/Experiments/4BitAdder/4BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/vikto/Experiments/4BitAdder/4BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder -vendor xilinx.com -library user -version 1.0 -module_name FullAdder_1
generate_target {instantiation_template} [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1/FullAdder_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1/FullAdder_1.xci]
catch { config_ip_cache -export [get_ips -all FullAdder_1] }
export_ip_user_files -of_objects [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1/FullAdder_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1/FullAdder_1.xci]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FullAdder:1.0 FullAdder_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FullAdder:1.0 FullAdder_1
endgroup
set_property location {2 262 -144} [get_bd_cells FullAdder_1]
set_property location {1 259 -164} [get_bd_cells FullAdder_1]
connect_bd_net [get_bd_pins FullAdder_0/Cout] [get_bd_pins FullAdder_1/Cin]
set_property location {1.5 436 -13} [get_bd_cells FullAdder_1]
connect_bd_net [get_bd_pins FullAdder_1/A] [get_bd_pins FullAdder_1/B]
undo
set_property location {2 440 7} [get_bd_cells FullAdder_1]
set_property location {2 439 0} [get_bd_cells FullAdder_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FullAdder:1.0 FullAdder_2
endgroup
set_property location {3.5 585 -2} [get_bd_cells FullAdder_2]
connect_bd_net [get_bd_pins FullAdder_1/Cout] [get_bd_pins FullAdder_2/Cin]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FullAdder:1.0 FullAdder_3
endgroup
set_property location {4.5 747 1} [get_bd_cells FullAdder_3]
connect_bd_net [get_bd_pins FullAdder_2/Cout] [get_bd_pins FullAdder_3/Cin]
export_ip_user_files -of_objects  [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci] -no_script -reset -force -quiet
remove_files  -fileset FullAdder_0 c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0/FullAdder_0.xci
file delete -force c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_0
file delete -force c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/ip/FullAdder_0
export_ip_user_files -of_objects  [get_files c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1/FullAdder_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1/FullAdder_1.xci
file delete -force c:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/ip/FullAdder_1
file delete -force c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/ip/FullAdder_1
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_0/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_1/A]
endgroup
undo
connect_bd_net [get_bd_ports A_0] [get_bd_pins FullAdder_1/A]
undo
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_1/A]
endgroup
create_bd_port -dir I -from 3 -to 0 A
delete_bd_objs [get_bd_nets A_0_1]
delete_bd_objs [get_bd_ports A_0]
delete_bd_objs [get_bd_nets A_1_1] [get_bd_ports A_1]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_1/A]
delete_bd_objs [get_bd_nets A_1]
startgroup
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_1/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_2/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_3/A]
endgroup
delete_bd_objs [get_bd_nets A_1]
set_property location {98 -37} [get_bd_ports A]
set_property location {1.5 361 2} [get_bd_cells FullAdder_1]
undo
undo
set_property location {1.5 284 -4} [get_bd_cells FullAdder_0]
set_property location {108 3} [get_bd_ports A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder_1/A]
delete_bd_objs [get_bd_ports A]
delete_bd_objs [get_bd_nets A_1]
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_0/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_1/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_2/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_3/A]
endgroup
set_property location {-23 -123} [get_bd_ports A_3]
set_property location {-30 -65} [get_bd_ports A_0]
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_0/B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_1/B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_2/B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_3/B]
endgroup
set_property location {-14 93} [get_bd_ports B_2]
set_property location {-20 54} [get_bd_ports B_0]
set_property location {-20 111} [get_bd_ports B_3]
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_0/Cin]
endgroup
set_property location {-11 141} [get_bd_ports Cin_0]
set_property name Cin [get_bd_ports Cin_0]
set_property location {-47 11} [get_bd_ports Cin]
set_property location {-28 17} [get_bd_ports Cin]
set_property location {-27 -11} [get_bd_ports Cin]
set_property location {-30 38} [get_bd_ports B_0]
set_property location {-27 60} [get_bd_ports B_1]
set_property location {-30 75} [get_bd_ports B_2]
startgroup
set_property location {-28 97} [get_bd_ports B_3]
set_property location {-28 7} [get_bd_ports B_1]
set_property location {-28 57} [get_bd_ports B_2]
endgroup
undo
set_property location {-34 85} [get_bd_ports B_2]
set_property location {-30 56} [get_bd_ports B_1]
set_property location {-21 100} [get_bd_ports B_3]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_0/S]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_1/S]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_2/S]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_3/S]
endgroup
set_property location {973 21} [get_bd_ports S_3]
startgroup
make_bd_pins_external  [get_bd_pins FullAdder_3/Cout]
endgroup
set_property location {951 117} [get_bd_ports Cout_0]
set_property location {957 -37} [get_bd_ports Cout_0]
set_property location {953 21} [get_bd_ports S_3]
set_property location {953 -4} [get_bd_ports Cout_0]
save_bd_design
set_property location {961 -31} [get_bd_ports Cout_0]
set_property location {954 -11} [get_bd_ports S_3]
set_property location {957 9} [get_bd_ports S_2]
set_property location {957 31} [get_bd_ports S_1]
set_property location {965 53} [get_bd_ports S_0]
validate_bd_design
set_property name Cout [get_bd_ports Cout_0]
set_property location {984 -25} [get_bd_ports Cout]
set_property location {970 -35} [get_bd_ports Cout]
set_property location {959 -15} [get_bd_ports S_3]
save_bd_design
make_wrapper -files [get_files C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/vikto/Experiments/4BitAdder/4BitAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/new/TopAdder.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/new/TopAdder.vhd
file delete -force C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/new/TopAdder.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/vikto/Experiments/4BitAdder/4BitAdder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/vikto/Experiments/4BitAdder/4BitAdder.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
undo
ipx::package_project -root_dir c:/users/vikto/experiments/4bitadder -vendor xilinx.com -library user -taxonomy /UserIP
set_property name FourBitAdder [ipx::current_core]
set_property display_name FourBitAdder [ipx::current_core]
set_property description {} [ipx::current_core]
set_property description FourBitAdder [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/vikto/Experiments
close_bd_design [get_bd_designs design_1]
close_project
create_project BCDAdder C:/Users/vikto/Experiments/BCDAdder -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/vikto/Experiments/Reusables/Nexys-A7-100T-Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/vikto/Experiments [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FourBitAdder:1.0 FourBitAdder_0
endgroup
create_bd_cell -type hier hier_0
set_property screensize {174 270} [get_bd_cells hier_0]
set_property screensize {457 232} [get_bd_cells hier_0]
set_property screensize {283 72} [get_bd_cells hier_0]
set_property screensize {235 259} [get_bd_cells hier_0]
move_bd_cells [get_bd_cells hier_0] [get_bd_cells FourBitAdder_0]
move_bd_cells [get_bd_cells /] [get_bd_cells hier_0/FourBitAdder_0]
set_property location {1 86 246} [get_bd_cells hier_0]
delete_bd_objs [get_bd_cells hier_0]
close_bd_design [get_bd_designs design_1]
close_project
create_project Mux7Seg C:/Users/vikto/Experiments/Mux7Seg -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {C:/Users/vikto/Experiments/Reusables/mux_8x7seg.vhd C:/Users/vikto/Experiments/Reusables/decoder_4bit_to_7seg.vhd C:/Users/vikto/Experiments/Reusables/clk_divider.vhd}
import_files -force -norecurse
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/vikto/experiments/mux7seg/mux7seg.srcs/sources_1/imports/reusables -vendor xilinx.com -library user -taxonomy /UserIP
set_property name Mux8x7Seg [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/vikto/experiments/mux7seg/mux7seg.srcs/sources_1/imports/reusables [current_project]
update_ip_catalog
close_project
create_project DoubleDabber16Bits C:/Users/vikto/Experiments/DoubleDabber16Bits -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse C:/Users/vikto/Experiments/Reusables/DoubleDabbler16Bit.vhd
import_files -force -norecurse
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/vikto/experiments/doubledabber16bits/doubledabber16bits.srcs/sources_1/imports/reusables -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/vikto/experiments/doubledabber16bits/doubledabber16bits.srcs/sources_1/imports/reusables [current_project]
update_ip_catalog
close_project
open_project C:/Users/vikto/Experiments/BCDAdder/BCDAdder.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FourBitAdder:1.0 FourBitAdder_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Mux8x7Seg:1.0 Mux8x7Seg_0
endgroup
set_property location {2.5 412 -508} [get_bd_cells Mux8x7Seg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DoubleDabbler16Bit:1.0 DoubleDabbler16Bit_0
endgroup
set_property location {3 366 -237} [get_bd_cells DoubleDabbler16Bit_0]
set_property location {2.5 649 -269} [get_bd_cells Mux8x7Seg_0]
set_property location {1.5 235 -260} [get_bd_cells FourBitAdder_0]
set_property location {2 426 -269} [get_bd_cells DoubleDabbler16Bit_0]
connect_bd_net [get_bd_pins FourBitAdder_0/Cout] [get_bd_pins DoubleDabbler16Bit_0/BIN]
delete_bd_objs [get_bd_nets FourBitAdder_0_Cout]
set_property location {0.5 96 -245} [get_bd_cells FourBitAdder_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC PROPAGATED CONFIG.IN4_WIDTH.VALUE_SRC PROPAGATED CONFIG.IN5_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN5_WIDTH {11} \
  CONFIG.NUM_PORTS {6} \
] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins DoubleDabbler16Bit_0/BIN]
set_property location {2 299 -272} [get_bd_cells xlconcat_0]
set_property location {1 106 -274} [get_bd_cells FourBitAdder_0]
connect_bd_net [get_bd_pins FourBitAdder_0/Cout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins FourBitAdder_0/S_0] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins FourBitAdder_0/S_1] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins FourBitAdder_0/S_2] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins FourBitAdder_0/S_3] [get_bd_pins xlconcat_0/In4]
set_property location {1 100 -271} [get_bd_cells FourBitAdder_0]
set_property location {1 103 -270} [get_bd_cells FourBitAdder_0]
set_property location {1 106 -295} [get_bd_cells FourBitAdder_0]
set_property location {1 97 -255} [get_bd_cells FourBitAdder_0]
set_property location {1 104 -275} [get_bd_cells FourBitAdder_0]
set_property location {4 748 -244} [get_bd_cells Mux8x7Seg_0]
set_property location {4 740 -260} [get_bd_cells Mux8x7Seg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
delete_bd_objs [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins DoubleDabbler16Bit_0/BCD] [get_bd_pins Mux8x7Seg_0/d0]
connect_bd_net [get_bd_pins DoubleDabbler16Bit_0/BCD] [get_bd_pins Mux8x7Seg_0/d1]
delete_bd_objs [get_bd_nets DoubleDabbler16Bit_0_BCD]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {3 482 -376} [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list \
  CONFIG.IN0_WIDTH {4} \
  CONFIG.IN1_WIDTH {4} \
  CONFIG.IN2_WIDTH {12} \
  CONFIG.NUM_PORTS {3} \
] [get_bd_cells xlconcat_1]
set_property location {4.5 914 -250} [get_bd_cells Mux8x7Seg_0]
set_property location {3.5 716 -273} [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins xlconcat_1/In2] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins DoubleDabbler16Bit_0/BCD] [get_bd_pins xlconcat_1/In2]
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {19} \
  CONFIG.DIN_WIDTH {20} \
] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlconcat_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {19} \
  CONFIG.DIN_WIDTH {20} \
  CONFIG.DOUT_WIDTH {4} \
] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {3} \
  CONFIG.DIN_WIDTH {4} \
] [get_bd_cells xlslice_0]
set_property location {4 747 -342} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins DoubleDabbler16Bit_0/BCD] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins Mux8x7Seg_0/d0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {4 724 -245} [get_bd_cells xlslice_1]
set_property -dict [list \
  CONFIG.DIN_FROM {7} \
  CONFIG.DIN_TO {4} \
  CONFIG.DIN_WIDTH {8} \
] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins DoubleDabbler16Bit_0/BCD] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins Mux8x7Seg_0/d1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {1 -108 -341} [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_cells xlconcat_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
delete_bd_objs [get_bd_cells xlslice_2]
startgroup
make_bd_pins_external  [get_bd_pins Mux8x7Seg_0/CLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Mux8x7Seg_0/RESET]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/A_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/A_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/A_2]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/A_3]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/B_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/B_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/B_2]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/B_3]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FourBitAdder_0/Cin]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Mux8x7Seg_0/SEG]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Mux8x7Seg_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Mux8x7Seg_0/DP]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd}
set_property name RESET [get_bd_ports RESET_0]
set_property name CLK [get_bd_ports CLK_0]
set_property name DP [get_bd_ports DP_0]
set_property name AN [get_bd_ports AN_0]
set_property name SEG [get_bd_ports SEG_0]
set_property name A_0 [get_bd_ports A_0_0]
set_property name A_1 [get_bd_ports A_1_0]
set_property name A_2 [get_bd_ports A_2_0]
set_property name A_3 [get_bd_ports A_3_0]
set_property name B_0 [get_bd_ports B_0_0]
set_property name B_1 [get_bd_ports B_1_0]
set_property name B_2 [get_bd_ports B_2_0]
set_property name B_3 [get_bd_ports B_3_0]
set_property name Cin [get_bd_ports Cin_0]
save_bd_design
export_ip_user_files -of_objects  [get_files c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_cells DoubleDabbler16Bit_0]
delete_bd_objs [get_bd_nets FourBitAdder_0_S_3] [get_bd_nets FourBitAdder_0_Cout] [get_bd_nets FourBitAdder_0_S_0] [get_bd_nets FourBitAdder_0_S_1] [get_bd_nets FourBitAdder_0_S_2] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets DoubleDabbler16Bit_0_BCD] [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout] [get_bd_cells xlslice_1]
set_property location {-231 -460} [get_bd_ports CLK]
set_property location {-230 -442} [get_bd_ports RESET]
create_bd_cell -type hier Correction
set_property location {1.5 456 -210} [get_bd_cells Correction]
set_property screensize {214 266} [get_bd_cells Correction]
set_property location {2 397 -229} [get_bd_cells Correction]
set_property location {1.5 310 -237} [get_bd_cells Correction]
create_bd_port -dir I -from 4 -to 0 S
delete_bd_objs [get_bd_ports S]
create_bd_pin -dir I -type rst /Correction/rst
set_property screensize {204 156} [get_bd_cells Correction]
set_property name S [get_bd_pins Correction/rst]
undo
delete_bd_objs [get_bd_cells Correction]
create_bd_cell -type hier Corr
set_property location {2 295 -173} [get_bd_cells Corr]
delete_bd_objs [get_bd_cells Corr]
save_bd_design
close_bd_design [get_bd_designs design_1]
close_project
create_project BCDCorrector C:/Users/vikto/Experiments/BCDCorrector -part xc7a100tcsg324-1
file mkdir C:/Users/vikto/Experiments/BCDCorrector/BCDCorrector.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open C:/Users/vikto/Experiments/BCDCorrector/BCDCorrector.srcs/sources_1/new/BCDCorrector.vhd w ]
add_files C:/Users/vikto/Experiments/BCDCorrector/BCDCorrector.srcs/sources_1/new/BCDCorrector.vhd
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/vikto/experiments/bcdcorrector/bcdcorrector.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/vikto/experiments/bcdcorrector/bcdcorrector.srcs/sources_1/new [current_project]
update_ip_catalog
close_project
open_project C:/Users/vikto/Experiments/BCDAdder/BCDAdder.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BCDCorrector:1.0 BCDCorrector_0
endgroup
set_property location {2.5 343 -250} [get_bd_cells BCDCorrector_0]
set_property location {2.5 752 -268} [get_bd_cells Mux8x7Seg_0]
startgroup
set_property location {1173 -278} [get_bd_ports AN]
set_property location {1173 -258} [get_bd_ports DP]
set_property location {1173 -238} [get_bd_ports SEG]
endgroup
undo
undo
set_property location {3 1164 -237} [get_bd_cells Mux8x7Seg_0]
startgroup
set_property location {1295 -491} [get_bd_ports DP]
set_property location {1295 -511} [get_bd_ports SEG]
set_property location {1295 -241} [get_bd_ports AN]
endgroup
set_property location {1295 -221} [get_bd_ports DP]
set_property location {1293 -254} [get_bd_ports SEG]
set_property location {2.5 428 -245} [get_bd_cells BCDCorrector_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property CONFIG.NUM_PORTS {5} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins BCDCorrector_0/S]
connect_bd_net [get_bd_pins FourBitAdder_0/Cout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins FourBitAdder_0/S_0] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins FourBitAdder_0/S_1] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins FourBitAdder_0/S_2] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins FourBitAdder_0/S_3] [get_bd_pins xlconcat_0/In4]
set_property location {2 311 -267} [get_bd_cells xlconcat_0]
set_property location {3 500 -276} [get_bd_cells BCDCorrector_0]
set_property location {3 498 -272} [get_bd_cells BCDCorrector_0]
set_property location {-224 -329} [get_bd_ports A_1]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FourBitAdder:1.0 FourBitAdder_1
endgroup
set_property location {4 696 -222} [get_bd_cells FourBitAdder_1]
set_property location {4 685 -212} [get_bd_cells FourBitAdder_1]
set_property location {4 681 -206} [get_bd_cells FourBitAdder_1]
connect_bd_net [get_bd_pins FourBitAdder_0/Cout] [get_bd_pins FourBitAdder_1/Cin]
connect_bd_net [get_bd_pins FourBitAdder_0/S_0] [get_bd_pins FourBitAdder_1/B_0]
undo
connect_bd_net [get_bd_pins FourBitAdder_0/S_0] [get_bd_pins FourBitAdder_1/A_0]
connect_bd_net [get_bd_pins FourBitAdder_0/S_1] [get_bd_pins FourBitAdder_1/A_1]
connect_bd_net [get_bd_pins FourBitAdder_0/S_2] [get_bd_pins FourBitAdder_1/A_2]
connect_bd_net [get_bd_pins FourBitAdder_0/S_3] [get_bd_pins FourBitAdder_1/A_3]
set_property location {4 717 -355} [get_bd_cells FourBitAdder_1]
set_property location {5 1123 -604} [get_bd_cells Mux8x7Seg_0]
set_property location {4.5 847 -373} [get_bd_cells FourBitAdder_1]
set_property location {4 851 -359} [get_bd_cells FourBitAdder_1]
set_property location {4 854 -350} [get_bd_cells FourBitAdder_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property CONFIG.DIN_WIDTH {4} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins BCDCorrector_0/CorrS] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins FourBitAdder_1/B_0]
set_property location {4 726 -271} [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins BCDCorrector_0/CorrS] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins FourBitAdder_1/B_1]
set_property -dict [list \
  CONFIG.DIN_FROM {2} \
  CONFIG.DIN_TO {2} \
] [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins BCDCorrector_0/CorrS] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins FourBitAdder_1/B_2]
set_property -dict [list \
  CONFIG.DIN_FROM {3} \
  CONFIG.DIN_TO {3} \
] [get_bd_cells xlslice_3]
connect_bd_net [get_bd_pins BCDCorrector_0/CorrS] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins FourBitAdder_1/B_3]
save_bd_design
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_nets xlslice_3_Dout] [get_bd_nets xlslice_1_Dout] [get_bd_nets xlslice_2_Dout] [get_bd_cells FourBitAdder_1]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_cells xlslice_2]
delete_bd_objs [get_bd_nets BCDCorrector_0_CorrS] [get_bd_cells xlslice_3]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_cells BCDCorrector_0]
delete_bd_objs [get_bd_nets FourBitAdder_0_Cout] [get_bd_nets FourBitAdder_0_S_0] [get_bd_nets FourBitAdder_0_S_2] [get_bd_nets FourBitAdder_0_S_1] [get_bd_nets FourBitAdder_0_S_3] [get_bd_cells xlconcat_0]
set_property location {6 1146 -216} [get_bd_cells Mux8x7Seg_0]
set_property location {2 1163 -327} [get_bd_cells Mux8x7Seg_0]
set_property location {2 1160 -394} [get_bd_cells Mux8x7Seg_0]
set_property location {2 1167 -389} [get_bd_cells Mux8x7Seg_0]
set_property location {2 1171 -383} [get_bd_cells Mux8x7Seg_0]
set_property location {2 1170 -375} [get_bd_cells Mux8x7Seg_0]
set_property location {1309 -372} [get_bd_ports AN]
set_property location {1315 -392} [get_bd_ports SEG]
save_bd_design
close_bd_design [get_bd_designs design_1]
close_project
create_project DoubleDabbler12Bit C:/Users/vikto/Experiments/DoubleDabbler12Bit -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse C:/Users/vikto/Experiments/Reusables/DoubleDabbler12Bit.vhd
import_files -force -norecurse
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/vikto/experiments/doubledabbler12bit/doubledabbler12bit.srcs/sources_1/imports/reusables -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/vikto/experiments/doubledabbler12bit/doubledabbler12bit.srcs/sources_1/imports/reusables [current_project]
update_ip_catalog
close_project
open_project C:/Users/vikto/Experiments/BCDAdder/BCDAdder.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DoubleDabbler12Bit:1.0 DoubleDabbler12Bit_0
endgroup
set_property location {2.5 399 -276} [get_bd_cells DoubleDabbler12Bit_0]
set_property location {2.5 559 -269} [get_bd_cells DoubleDabbler12Bit_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property CONFIG.NUM_PORTS {5} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins FourBitAdder_0/Cout] [get_bd_pins xlconcat_0/In0]
delete_bd_objs [get_bd_nets FourBitAdder_0_Cout]
connect_bd_net [get_bd_pins FourBitAdder_0/Cout] [get_bd_pins xlconcat_0/In4]
connect_bd_net [get_bd_pins FourBitAdder_0/S_0] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins FourBitAdder_0/S_1] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins FourBitAdder_0/S_2] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins FourBitAdder_0/S_3] [get_bd_pins xlconcat_0/In3]
set_property location {2 367 -252} [get_bd_cells xlconcat_0]
set_property location {3.5 746 -278} [get_bd_cells DoubleDabbler12Bit_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins DoubleDabbler12Bit_0/hex_in]
connect_bd_net [get_bd_pins DoubleDabbler12Bit_0/bcd_uni] [get_bd_pins Mux8x7Seg_0/d0]
connect_bd_net [get_bd_pins DoubleDabbler12Bit_0/bcd_ten] [get_bd_pins Mux8x7Seg_0/d1]
connect_bd_net [get_bd_pins DoubleDabbler12Bit_0/bcd_hun] [get_bd_pins Mux8x7Seg_0/d2]
connect_bd_net [get_bd_pins DoubleDabbler12Bit_0/bcd_tho] [get_bd_pins Mux8x7Seg_0/d3]
set_property location {3.5 675 -256} [get_bd_cells DoubleDabbler12Bit_0]
set_property location {3 666 -254} [get_bd_cells DoubleDabbler12Bit_0]
save_bd_design
make_wrapper -files [get_files C:/Users/vikto/Experiments/BCDAdder/BCDAdder.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/vikto/Experiments/BCDAdder/BCDAdder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
