#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Sep 28 21:33:39 2025
# Process ID         : 16076
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/design_1_ber_test_gen_0_0_synth_1
# Command line       : vivado.exe -log design_1_ber_test_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ber_test_gen_0_0.tcl
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/design_1_ber_test_gen_0_0_synth_1/design_1_ber_test_gen_0_0.vds
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/design_1_ber_test_gen_0_0_synth_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 52740 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/2024_2/Vivado/2024.2/scripts/Vivado_init.tcl'
source design_1_ber_test_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/2024_2/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_ber_test_gen_0_0 -part xczu15eg-ffvb1156-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1758.215 ; gain = 190.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ber_test_gen_0_0' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ber_test_gen_0_0/synth/design_1_ber_test_gen_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ber_test_gen' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ber_test_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ber_test_gen' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ber_test_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ber_test_gen_0_0' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ber_test_gen_0_0/synth/design_1_ber_test_gen_0_0.v:53]
WARNING: [Synth 8-3848] Net data_i0 in module/entity ber_test_gen does not have driver. [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ber_test_gen.v:27]
WARNING: [Synth 8-3848] Net data_i1 in module/entity ber_test_gen does not have driver. [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/ber_test_gen.v:28]
WARNING: [Synth 8-7129] Port data_i0[63] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[62] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[61] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[60] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[59] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[58] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[57] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[56] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[55] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[54] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[53] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[52] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[51] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[50] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[49] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[48] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[47] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[46] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[45] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[44] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[43] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[42] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[41] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[40] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[39] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[38] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[37] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[36] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[35] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[34] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[33] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[32] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[31] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[30] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[29] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[28] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[27] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[26] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[25] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[24] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[23] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[22] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[21] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[20] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[19] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[18] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[17] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[16] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[15] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[14] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[13] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[12] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[11] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[10] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[9] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[8] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[7] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[6] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[5] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[4] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[3] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[2] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[1] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i0[0] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[63] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[62] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[61] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[60] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[59] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[58] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[57] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[56] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[55] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[54] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[53] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[52] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[51] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[50] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[49] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[48] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[47] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[46] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[45] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[44] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[43] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[42] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[41] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[40] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[39] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[38] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[37] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[36] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[35] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[34] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[33] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[32] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[31] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[30] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[29] in module ber_test_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i1[28] in module ber_test_gen is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.578 ; gain = 300.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.578 ; gain = 300.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.578 ; gain = 300.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1904.254 ; gain = 25.535
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1904.254 ; gain = 336.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1904.254 ; gain = 336.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1904.254 ; gain = 336.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1904.254 ; gain = 336.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_ber_test_gen_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.254 ; gain = 336.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.492 ; gain = 1016.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.492 ; gain = 1016.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2594.082 ; gain = 1026.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.797 ; gain = 1207.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.797 ; gain = 1243.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2810.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 34c6e2f0
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2810.797 ; gain = 2305.359
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/design_1_ber_test_gen_0_0_synth_1/design_1_ber_test_gen_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_ber_test_gen_0_0_utilization_synth.rpt -pb design_1_ber_test_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 21:34:07 2025...
