Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_CPU_func_synth xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.RS
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.CU
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.DataMem
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.divider
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.expand_truncation_imm
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsDecoder
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.MUX2to1RS__1
Compiling module xil_defaultlib.MUX2to1RS__2
Compiling module xil_defaultlib.MUX2to1RS
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCALU
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_func_synth
