<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Feb  4 11:39:55 2026" VIVADOVERSION="2025.2">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k325t" NAME="ethernet" PACKAGE="ffg676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_clk_0" SIGIS="clk" SIGNAME="External_Ports_axis_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="axis_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk_0" SIGIS="clk" SIGNAME="External_Ports_gtx_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="gtx_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axis_rxd_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axis_rxd_0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_rxd_0_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_rxd_0_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_rxd_0_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="phy_rst_n_0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="axi_ethernet_0_phy_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="phy_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="ref_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="rgmii_0_rd" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rgmii_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rgmii_0_rx_ctl" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_rx_ctl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rgmii_rx_ctl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rgmii_0_rxc" SIGIS="clk" SIGNAME="axi_ethernet_0_rgmii_rxc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rgmii_rxc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="rgmii_0_td" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_td">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rgmii_td"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rgmii_0_tx_ctl" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_tx_ctl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rgmii_tx_ctl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rgmii_0_txc" SIGIS="clk" SIGNAME="axi_ethernet_0_rgmii_txc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rgmii_txc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="17" NAME="s_axi_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_0_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_0_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="17" NAME="s_axi_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_0_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_0_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_0_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_0_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_0_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_0_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_0_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_0_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_clk_0" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_lite_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_txc_tvalid_0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_txd_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axis_txd_0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_txd_0_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_txd_0_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_txd_0_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_ethernet_0_m_axis_rxd" NAME="m_axis_rxd_0" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_axis_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxd_0_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxd_0_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxd_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxd_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxd_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_txd_0" NAME="s_axis_txd_0" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_axis_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txd_0_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txd_0_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txd_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txd_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txd_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_0" DATAWIDTH="32" NAME="s_axi_0" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_s_axi_lite_clk_0"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_ethernet_0_rgmii" NAME="rgmii_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD" PHYSICAL="rgmii_0_rd"/>
        <PORTMAP LOGICAL="RXC" PHYSICAL="rgmii_0_rxc"/>
        <PORTMAP LOGICAL="RX_CTL" PHYSICAL="rgmii_0_rx_ctl"/>
        <PORTMAP LOGICAL="TD" PHYSICAL="rgmii_0_td"/>
        <PORTMAP LOGICAL="TXC" PHYSICAL="rgmii_0_txc"/>
        <PORTMAP LOGICAL="TX_CTL" PHYSICAL="rgmii_0_tx_ctl"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="ethernet_axi_ethernet_0_0" BDTYPE="SBD" COREREVISION="0" DRIVERMODE="CORE" FULLNAME="/axi_ethernet_0" HWVERSION="8.0" INSTANCE="axi_ethernet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet" SIM_BD="ethernet_axi_ethernet_0_0" VLNV="xilinx.com:ip:axi_ethernet:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v8_0;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="ClockSelection" VALUE="Sync"/>
        <PARAMETER NAME="Component_Name" VALUE="ethernet_axi_ethernet_0_0"/>
        <PARAMETER NAME="DIFFCLK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_AVB" VALUE="false"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="false"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EnableAsyncSGMII" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Enable_Pfc" VALUE="false"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="GT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="GTinEx" VALUE="false"/>
        <PARAMETER NAME="IS_GT_WIZ_OLD" VALUE="0"/>
        <PARAMETER NAME="Include_IO" VALUE="true"/>
        <PARAMETER NAME="InstantiateBitslice0" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="1"/>
        <PARAMETER NAME="PHYADDR" VALUE="1"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE_DUMMY_PORT" VALUE="Custom"/>
        <PARAMETER NAME="PHY_TYPE" VALUE="RGMII"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="true"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="TIMER_CLK_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="true"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="0"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="VERSAL_GT_BOARD_FLOW" VALUE="0"/>
        <PARAMETER NAME="axiliteclkrate" VALUE="125"/>
        <PARAMETER NAME="axisclkrate" VALUE="125"/>
        <PARAMETER NAME="drpclkrate" VALUE="50.0"/>
        <PARAMETER NAME="gt_type" VALUE="GTH"/>
        <PARAMETER NAME="gtlocation" VALUE="X0Y0"/>
        <PARAMETER NAME="gtrefclkrate" VALUE="125"/>
        <PARAMETER NAME="gtrefclksrc" VALUE="clk0"/>
        <PARAMETER NAME="lvdsclkrate" VALUE="125"/>
        <PARAMETER NAME="processor_mode" VALUE="true"/>
        <PARAMETER NAME="rxlane0_placement" VALUE="DIFF_PAIR_0"/>
        <PARAMETER NAME="rxlane1_placement" VALUE="DIFF_PAIR_1"/>
        <PARAMETER NAME="rxnibblebitslice0used" VALUE="false"/>
        <PARAMETER NAME="speed_1_2p5" VALUE="1G"/>
        <PARAMETER NAME="tx_in_upper_nibble" VALUE="true"/>
        <PARAMETER NAME="txlane0_placement" VALUE="DIFF_PAIR_0"/>
        <PARAMETER NAME="txlane1_placement" VALUE="DIFF_PAIR_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="axi_rxd_arstn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="axi_rxs_arstn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="axi_txc_arstn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="axi_txd_arstn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_clk" SIGIS="clk" SIGNAME="External_Ports_axis_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="External_Ports_gtx_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtx_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk90_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk_out" SIGIS="clk"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="m_axis_rxd_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_rxd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="m_axis_rxd_0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="m_axis_rxd_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rxd_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="m_axis_rxd_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="m_axis_rxd_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_rxs_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_rxs_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_rxs_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_rxs_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_rxs_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="mdio_mdc" SIGIS="clk"/>
        <PORT DIR="I" NAME="mdio_mdio_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdio_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdio_t" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="phy_rst_n" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="axi_ethernet_0_phy_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phy_rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ref_clk" SIGIS="clk" SIGNAME="External_Ports_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rd" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="rgmii_0_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_rx_ctl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="rgmii_0_rx_ctl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="clk" SIGNAME="axi_ethernet_0_rgmii_rxc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="rgmii_0_rxc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rgmii_td" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_td">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="rgmii_0_td"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef" SIGNAME="axi_ethernet_0_rgmii_tx_ctl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="rgmii_0_tx_ctl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="clk" SIGNAME="axi_ethernet_0_rgmii_txc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="rgmii_0_txc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_clk" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axi_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_txc_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axis_txc_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_txc_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_txc_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_txc_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_txd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axis_txd_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_txd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axis_txd_0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axis_txd_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_txd_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axis_txd_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernet_imp" PORT="s_axis_txd_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_0" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_s_axi_lite_clk_0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_txd_0" NAME="s_axis_txd" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_axis_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_txc" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_axis_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txc_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txc_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txc_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txc_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txc_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_m_axis_rxd" NAME="m_axis_rxd" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_axis_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis_rxs" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernet_axis_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxs_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxs_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxs_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxs_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxs_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdio_mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_mdio_i"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_mdio_o"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_mdio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_rgmii" NAME="rgmii" TYPE="INITIATOR" VLNV="xilinx.com:interface:rgmii:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD" PHYSICAL="rgmii_rd"/>
            <PORTMAP LOGICAL="RXC" PHYSICAL="rgmii_rxc"/>
            <PORTMAP LOGICAL="RX_CTL" PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP LOGICAL="TD" PHYSICAL="rgmii_td"/>
            <PORTMAP LOGICAL="TXC" PHYSICAL="rgmii_txc"/>
            <PORTMAP LOGICAL="TX_CTL" PHYSICAL="rgmii_tx_ctl"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
