# customrisc
This is the Verilog implementation of multi-cycled non pipelined custom RISC ISA
