# RISC-V Reference SoC Tapeout Program VSD

This repository contains all the work I will be doing in the 10 weeks program offered by **VSD VLSI** starting from September 18 2025.

This repository documents my **week-by-week progress** with tasks inside each week.  



---

## Week 0 ‚Äî Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| **Task 0** | üõ†Ô∏è [Tools Installation](Week0/Task0/README.md) ‚Äî Installed **Iverilog**, **Yosys**, and **gtkWave** | ‚úÖ Done |



###  Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL ‚Üí GDSII flow experiments**.


##  Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for making this initiative possible.  




---
