m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simulation/modelsim
vsimpleRegister
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1596605936
!i10b 1
!s100 ;cg`=`IS97cUFl61a@MD^1
IDUF935Nzm84innLFVKKa22
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 simpleRegister_sv_unit
S1
R0
w1596594481
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1596605936.000000
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work {+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit}
Z8 tCvgOpt 0
nsimple@register
vsimpleRegister_tb
R1
R2
!i10b 1
!s100 BRQ_C8?aFZ;GP5V7oG>gT2
IFQU^3E=Yd^a`ZJ8K0h0ZY1
R3
!s105 simpleRegister_tb_sv_unit
S1
R0
w1596596096
8/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister_tb.sv
F/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit|/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister_tb.sv|
!i113 1
R6
R7
R8
nsimple@register_tb
