
[System]
ViewState = 3
Workbook = True
DocOpenDir = E:\sci\_chula\Term3\dig logic lab i\Lab9



[Drawing]
CurrentDir = D:\chula\Term4\emb\HW\pitchaya2\
SheetAdjustOnOpen = 1



[Libraries]
PreviewEnabled = True
LastOpen = D:\MyWorks\Chula Ле 2\Dig Comp Logic\logicworks 5\LogicWorks 5\Libs\LFLab.clf



[ModelWiz]
Dest = 0
Source = 0
Handler = 0
Library = -1



[ExportWiz]
Format = 0
OpenReport = False
DXFFormat = 0
DXFColour = 0
NumRFMFiles = 1
RFMFile1 = C:\Users\ASUS_KLA\Desktop\LogicWorks 5\Export Scripts\Generic PCB Netlist.rfm


