#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fff354c34c0 .scope module, "SIMPLE_TOP_tb" "SIMPLE_TOP_tb" 2 14;
 .timescale -9 -12;
v0x5fff354fd7c0_0 .var "ACLK", 0 0;
v0x5fff354fd880_0 .var "RADDR_DATA", 31 0;
L_0x727d8f0400a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fff354fd920_0 .net "RADDR_READY", 0 0, L_0x727d8f0400a8;  1 drivers
v0x5fff354fda20_0 .var "RADDR_VALID", 0 0;
v0x5fff354fdaf0_0 .net "RDATA_DATA", 63 0, L_0x5fff3550e570;  1 drivers
v0x5fff354fdb90_0 .var "RDATA_READY", 0 0;
v0x5fff354fdc60_0 .net "RDATA_VALID", 0 0, L_0x5fff354fe450;  1 drivers
v0x5fff354fdd30_0 .var "RESETN_ACLK", 0 0;
v0x5fff354fde00_0 .net "STATUS", 7 0, L_0x5fff3550e700;  1 drivers
v0x5fff354fded0_0 .var "WADDR_DATA", 31 0;
L_0x727d8f040018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fff354fdfa0_0 .net "WADDR_READY", 0 0, L_0x727d8f040018;  1 drivers
v0x5fff354fe070_0 .var "WADDR_VALID", 0 0;
v0x5fff354fe140_0 .var "WDATA_DATA", 63 0;
L_0x727d8f040060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fff354fe210_0 .net "WDATA_READY", 0 0, L_0x727d8f040060;  1 drivers
v0x5fff354fe2e0_0 .var "WDATA_VALID", 0 0;
E_0x5fff354bfeb0 .event posedge, v0x5fff354fc7f0_0;
S_0x5fff354c3650 .scope autofunction.vec4.s8, "calculate_parity_32bit" "calculate_parity_32bit" 2 63, 2 63 0, S_0x5fff354c34c0;
 .timescale -9 -12;
; Variable calculate_parity_32bit is vec4 return value of scope S_0x5fff354c3650
v0x5fff354fbca0_0 .var "data", 31 0;
v0x5fff354fbd80_0 .var/i "i", 31 0;
v0x5fff354fbe40_0 .var "parity", 3 0;
TD_SIMPLE_TOP_tb.calculate_parity_32bit ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fff354fbe40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff354fbd80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5fff354fbd80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5fff354fbe40_0;
    %load/vec4 v0x5fff354fbca0_0;
    %load/vec4 v0x5fff354fbd80_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0x5fff354fbe40_0, 0, 4;
    %load/vec4 v0x5fff354fbd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fff354fbd80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5fff354fbe40_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 8;
    %ret/vec4 0, 0, 8;  Assign to calculate_parity_32bit (store_vec4_to_lval)
    %end;
S_0x5fff354fbf20 .scope autofunction.vec4.s8, "calculate_parity_64bit" "calculate_parity_64bit" 2 75, 2 75 0, S_0x5fff354c34c0;
 .timescale -9 -12;
; Variable calculate_parity_64bit is vec4 return value of scope S_0x5fff354fbf20
v0x5fff354fc200_0 .var "data", 63 0;
v0x5fff354fc2e0_0 .var/i "i", 31 0;
v0x5fff354fc3a0_0 .var "parity", 6 0;
TD_SIMPLE_TOP_tb.calculate_parity_64bit ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5fff354fc3a0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fff354fc2e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5fff354fc2e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5fff354fc3a0_0;
    %load/vec4 v0x5fff354fc200_0;
    %load/vec4 v0x5fff354fc2e0_0;
    %part/s 1;
    %pad/u 7;
    %add;
    %store/vec4 v0x5fff354fc3a0_0, 0, 7;
    %load/vec4 v0x5fff354fc2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fff354fc2e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x5fff354fc3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 8;
    %ret/vec4 0, 0, 8;  Assign to calculate_parity_64bit (store_vec4_to_lval)
    %end;
S_0x5fff354fc480 .scope module, "dut" "SIMPLE_TOP" 2 44, 3 9 0, S_0x5fff354c34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ACLK";
    .port_info 1 /INPUT 1 "RESETN_ACLK";
    .port_info 2 /INPUT 1 "WADDR_VALID";
    .port_info 3 /INPUT 32 "WADDR_DATA";
    .port_info 4 /OUTPUT 1 "WADDR_READY";
    .port_info 5 /INPUT 1 "WDATA_VALID";
    .port_info 6 /INPUT 64 "WDATA_DATA";
    .port_info 7 /OUTPUT 1 "WDATA_READY";
    .port_info 8 /INPUT 1 "RADDR_VALID";
    .port_info 9 /INPUT 32 "RADDR_DATA";
    .port_info 10 /OUTPUT 1 "RADDR_READY";
    .port_info 11 /OUTPUT 1 "RDATA_VALID";
    .port_info 12 /OUTPUT 64 "RDATA_DATA";
    .port_info 13 /INPUT 1 "RDATA_READY";
    .port_info 14 /OUTPUT 8 "STATUS";
L_0x5fff354fe450 .functor BUFZ 1, v0x5fff354fda20_0, C4<0>, C4<0>, C4<0>;
L_0x5fff3550e700 .functor BUFZ 8, v0x5fff354fd500_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5fff354fc7f0_0 .net "ACLK", 0 0, v0x5fff354fd7c0_0;  1 drivers
v0x5fff354fc8d0_0 .net "RADDR_DATA", 31 0, v0x5fff354fd880_0;  1 drivers
v0x5fff354fc9b0_0 .net "RADDR_READY", 0 0, L_0x727d8f0400a8;  alias, 1 drivers
v0x5fff354fca50_0 .net "RADDR_VALID", 0 0, v0x5fff354fda20_0;  1 drivers
v0x5fff354fcb10_0 .net "RDATA_DATA", 63 0, L_0x5fff3550e570;  alias, 1 drivers
v0x5fff354fcc40_0 .net "RDATA_READY", 0 0, v0x5fff354fdb90_0;  1 drivers
v0x5fff354fcd00_0 .net "RDATA_VALID", 0 0, L_0x5fff354fe450;  alias, 1 drivers
v0x5fff354fcdc0_0 .net "RESETN_ACLK", 0 0, v0x5fff354fdd30_0;  1 drivers
v0x5fff354fce80_0 .net "STATUS", 7 0, L_0x5fff3550e700;  alias, 1 drivers
v0x5fff354fcf60_0 .net "WADDR_DATA", 31 0, v0x5fff354fded0_0;  1 drivers
v0x5fff354fd040_0 .net "WADDR_READY", 0 0, L_0x727d8f040018;  alias, 1 drivers
v0x5fff354fd100_0 .net "WADDR_VALID", 0 0, v0x5fff354fe070_0;  1 drivers
v0x5fff354fd1c0_0 .net "WDATA_DATA", 63 0, v0x5fff354fe140_0;  1 drivers
v0x5fff354fd2a0_0 .net "WDATA_READY", 0 0, L_0x727d8f040060;  alias, 1 drivers
v0x5fff354fd360_0 .net "WDATA_VALID", 0 0, v0x5fff354fe2e0_0;  1 drivers
L_0x727d8f0400f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fff354fd420_0 .net/2u *"_ivl_8", 31 0, L_0x727d8f0400f0;  1 drivers
v0x5fff354fd500_0 .var "status_counter", 7 0;
E_0x5fff354bf7e0/0 .event negedge, v0x5fff354fcdc0_0;
E_0x5fff354bf7e0/1 .event posedge, v0x5fff354fc7f0_0;
E_0x5fff354bf7e0 .event/or E_0x5fff354bf7e0/0, E_0x5fff354bf7e0/1;
L_0x5fff3550e570 .concat [ 32 32 0 0], v0x5fff354fd880_0, L_0x727d8f0400f0;
    .scope S_0x5fff354fc480;
T_2 ;
    %wait E_0x5fff354bf7e0;
    %load/vec4 v0x5fff354fcdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fff354fd500_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fff354fd100_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.5, 8;
    %load/vec4 v0x5fff354fd360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v0x5fff354fca50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5fff354fd500_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fff354fd500_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fff354c34c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fd7c0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5fff354fd7c0_0;
    %inv;
    %store/vec4 v0x5fff354fd7c0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5fff354c34c0;
T_4 ;
    %vpi_call 2 95 "$display", "\012%s", 32'b00000000000000000000111001001100 {0 0 0};
    %vpi_call 2 96 "$display", "SIMPLE_TOP MODULE TESTBENCH" {0 0 0};
    %vpi_call 2 97 "$display", "%s\012", 32'b00000000000000000000111001001100 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fe070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fe2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fda20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff354fdb90_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff354fdd30_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 111 "$display", "TEST 1: Write Address Transaction" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff354fe070_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5fff354fded0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5fff354fdfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 116 "$display", "  \342\234\205 WADDR_READY = 1" {0 0 0};
    %vpi_call 2 117 "$display", "  \342\234\205 WADDR_DATA = 0x%h", v0x5fff354fded0_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 119 "$display", "  \342\235\214 WADDR_READY = 0 (expected 1)" {0 0 0};
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fe070_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 125 "$display", "\012TEST 2: Write Data Transaction" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff354fe2e0_0, 0, 1;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 28036591, 0, 25;
    %store/vec4 v0x5fff354fe140_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0x5fff354fe210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 130 "$display", "  \342\234\205 WDATA_READY = 1" {0 0 0};
    %vpi_call 2 131 "$display", "  \342\234\205 WDATA_DATA = 0x%h", v0x5fff354fe140_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 133 "$display", "  \342\235\214 WDATA_READY = 0 (expected 1)" {0 0 0};
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fe2e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 139 "$display", "\012TEST 3: Read Address Transaction" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff354fda20_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5fff354fd880_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5fff354fd920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_call 2 144 "$display", "  \342\234\205 RADDR_READY = 1" {0 0 0};
    %vpi_call 2 145 "$display", "  \342\234\205 RADDR_DATA = 0x%h", v0x5fff354fd880_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 147 "$display", "  \342\235\214 RADDR_READY = 0 (expected 1)" {0 0 0};
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fda20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 153 "$display", "\012TEST 4: Read Data Response" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fff354fda20_0, 0, 1;
    %pushi/vec4 2882343476, 0, 32;
    %store/vec4 v0x5fff354fd880_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5fff354fdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call 2 158 "$display", "  \342\234\205 RDATA_VALID = 1" {0 0 0};
    %vpi_call 2 159 "$display", "  \342\234\205 RDATA_DATA = 0x%h (echoed from RADDR_DATA)", v0x5fff354fdaf0_0 {0 0 0};
    %load/vec4 v0x5fff354fdaf0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x5fff354fd880_0;
    %cmp/e;
    %jmp/0xz  T_4.8, 4;
    %vpi_call 2 162 "$display", "  \342\234\205 Read data correctly echoes address" {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 164 "$display", "  \342\235\214 Read data mismatch!" {0 0 0};
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 167 "$display", "  \342\235\214 RDATA_VALID = 0 (expected 1)" {0 0 0};
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fff354fda20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 173 "$display", "\012TEST 5: Status Counter" {0 0 0};
    %vpi_call 2 174 "$display", "  \342\204\271\357\270\217  STATUS = 0x%h (should be > 0 after transactions)", v0x5fff354fde00_0 {0 0 0};
    %load/vec4 v0x5fff354fde00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.10, 5;
    %vpi_call 2 176 "$display", "  \342\234\205 Status counter incremented" {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 2 178 "$display", "  \342\235\214 Status counter not incremented" {0 0 0};
T_4.11 ;
    %vpi_call 2 182 "$display", "\012TEST 6: Parity Calculations (Reference)" {0 0 0};
    %vpi_call 2 183 "$display", "  Example 32-bit data: 0xDEADBEEF" {0 0 0};
    %alloc S_0x5fff354c3650;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5fff354fbca0_0, 0, 32;
    %callf/vec4 TD_SIMPLE_TOP_tb.calculate_parity_32bit, S_0x5fff354c3650;
    %free S_0x5fff354c3650;
    %vpi_call 2 184 "$display", "  Parity = %d", S<0,vec4,u8> {1 0 0};
    %vpi_call 2 185 "$display", "  Example 64-bit data: 0x0123456789ABCDEF" {0 0 0};
    %alloc S_0x5fff354fbf20;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 28036591, 0, 25;
    %store/vec4 v0x5fff354fc200_0, 0, 64;
    %callf/vec4 TD_SIMPLE_TOP_tb.calculate_parity_64bit, S_0x5fff354fbf20;
    %free S_0x5fff354fbf20;
    %vpi_call 2 186 "$display", "  Parity = %d", S<0,vec4,u8> {1 0 0};
    %delay 20000, 0;
    %vpi_call 2 190 "$display", "\012%s", 32'b00000000000000000000111001001100 {0 0 0};
    %vpi_call 2 191 "$display", "TESTBENCH COMPLETE" {0 0 0};
    %vpi_call 2 192 "$display", "%s\012", 32'b00000000000000000000111001001100 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5fff354c34c0;
T_5 ;
    %wait E_0x5fff354bfeb0;
    %load/vec4 v0x5fff354fe070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5fff354fdfa0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 200 "$display", "[%0t] WADDR transaction: 0x%h", $time, v0x5fff354fded0_0 {0 0 0};
T_5.0 ;
    %load/vec4 v0x5fff354fe2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0x5fff354fe210_0;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %vpi_call 2 203 "$display", "[%0t] WDATA transaction: 0x%h", $time, v0x5fff354fe140_0 {0 0 0};
T_5.3 ;
    %load/vec4 v0x5fff354fda20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.8, 9;
    %load/vec4 v0x5fff354fd920_0;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %vpi_call 2 206 "$display", "[%0t] RADDR transaction: 0x%h", $time, v0x5fff354fd880_0 {0 0 0};
T_5.6 ;
    %load/vec4 v0x5fff354fdc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0x5fff354fdb90_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %vpi_call 2 209 "$display", "[%0t] RDATA transaction: 0x%h", $time, v0x5fff354fdaf0_0 {0 0 0};
T_5.9 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_modules/SIMPLE_TOP_tb.v";
    "axicrypt/RTL/SIMPLE_TOP.v";
