Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a382668fc58548b3a4853d18c15372a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_clock_enable_behav xil_defaultlib.cfg_tb_clock_enable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(n_periods=6)\]
Compiling architecture tb of entity xil_defaultlib.tb_clock_enable [tb_clock_enable]
Built simulation snapshot cfg_tb_clock_enable_behav
