Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 17 18:19:19 2025
| Host         : LOA-AsusVivoBook running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_Control_timing_summary_routed.rpt -pb ALU_Control_timing_summary_routed.pb -rpx ALU_Control_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_Control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUOp[2]
                            (input port)
  Destination:            OUTPUTAC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.252ns  (logic 5.234ns (42.719%)  route 7.018ns (57.281%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  ALUOp[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUOp[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ALUOp_IBUF[2]_inst/O
                         net (fo=5, routed)           4.322     5.778    ALUOp_IBUF[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.902 r  OUTPUTAC_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.159     6.061    OUTPUTAC_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.185 r  OUTPUTAC_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.538     8.722    OUTPUTAC_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.252 r  OUTPUTAC_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.252    OUTPUTAC[1]
    E19                                                               r  OUTPUTAC[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp[2]
                            (input port)
  Destination:            OUTPUTAC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 5.315ns (46.164%)  route 6.198ns (53.836%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  ALUOp[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUOp[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ALUOp_IBUF[2]_inst/O
                         net (fo=5, routed)           4.275     5.731    ALUOp_IBUF[2]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.152     5.883 r  OUTPUTAC_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     7.806    OUTPUTAC_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.513 r  OUTPUTAC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.513    OUTPUTAC[0]
    U16                                                               r  OUTPUTAC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp[0]
                            (input port)
  Destination:            OUTPUTAC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.242ns  (logic 5.086ns (45.241%)  route 6.156ns (54.759%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  ALUOp[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUOp[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ALUOp_IBUF[0]_inst/O
                         net (fo=4, routed)           4.288     5.741    ALUOp_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.124     5.865 r  OUTPUTAC_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.868     7.733    OUTPUTAC_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.242 r  OUTPUTAC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.242    OUTPUTAC[3]
    V19                                                               r  OUTPUTAC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp[2]
                            (input port)
  Destination:            OUTPUTAC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 5.081ns (45.290%)  route 6.138ns (54.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  ALUOp[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUOp[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ALUOp_IBUF[2]_inst/O
                         net (fo=5, routed)           4.275     5.731    ALUOp_IBUF[2]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.855 r  OUTPUTAC_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     7.718    OUTPUTAC_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.219 r  OUTPUTAC_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.219    OUTPUTAC[2]
    U19                                                               r  OUTPUTAC[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FUNCT[3]
                            (input port)
  Destination:            OUTPUTAC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.517ns (58.888%)  route 1.059ns (41.112%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  FUNCT[3] (IN)
                         net (fo=0)                   0.000     0.000    FUNCT[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FUNCT_IBUF[3]_inst/O
                         net (fo=6, routed)           0.491     0.708    FUNCT_IBUF[3]
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.753 r  OUTPUTAC_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.151     0.904    OUTPUTAC_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.949 r  OUTPUTAC_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.366    OUTPUTAC_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.576 r  OUTPUTAC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.576    OUTPUTAC[3]
    V19                                                               r  OUTPUTAC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FUNCT[3]
                            (input port)
  Destination:            OUTPUTAC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.509ns (57.411%)  route 1.119ns (42.589%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  FUNCT[3] (IN)
                         net (fo=0)                   0.000     0.000    FUNCT[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FUNCT_IBUF[3]_inst/O
                         net (fo=6, routed)           0.495     0.712    FUNCT_IBUF[3]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.757 r  OUTPUTAC_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.223     0.980    OUTPUTAC_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.025 r  OUTPUTAC_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.426    OUTPUTAC_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.628 r  OUTPUTAC_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.628    OUTPUTAC[2]
    U19                                                               r  OUTPUTAC[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FUNCT[1]
                            (input port)
  Destination:            OUTPUTAC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.588ns (58.264%)  route 1.138ns (41.736%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  FUNCT[1] (IN)
                         net (fo=0)                   0.000     0.000    FUNCT[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  FUNCT_IBUF[1]_inst/O
                         net (fo=5, routed)           0.459     0.688    FUNCT_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.733 r  OUTPUTAC_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.234     0.967    OUTPUTAC_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.046     1.013 r  OUTPUTAC_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.458    OUTPUTAC_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.726 r  OUTPUTAC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.726    OUTPUTAC[0]
    U16                                                               r  OUTPUTAC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FUNCT[1]
                            (input port)
  Destination:            OUTPUTAC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.550ns (55.736%)  route 1.231ns (44.264%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  FUNCT[1] (IN)
                         net (fo=0)                   0.000     0.000    FUNCT[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  FUNCT_IBUF[1]_inst/O
                         net (fo=5, routed)           0.448     0.677    FUNCT_IBUF[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.722 r  OUTPUTAC_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.058     0.780    OUTPUTAC_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.825 r  OUTPUTAC_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.726     1.550    OUTPUTAC_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.781 r  OUTPUTAC_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.781    OUTPUTAC[1]
    E19                                                               r  OUTPUTAC[1] (OUT)
  -------------------------------------------------------------------    -------------------





