#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf55840 .scope module, "testbench" "testbench" 2 22;
 .timescale 0 0;
v0xf8e540_0 .net "JRmuxOut", 31 0, v0xf824a0_0;  1 drivers
v0xf8e670_0 .net "PCplus4", 31 0, L_0xfa0240;  1 drivers
L_0x7fe4fef230f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xf8e7c0_0 .net/2u *"_s6", 31 0, L_0x7fe4fef230f0;  1 drivers
v0xf8e880_0 .net "adderResult", 31 0, v0xf846e0_0;  1 drivers
v0xf8e940_0 .net "aluAddress", 31 0, v0xf66750_0;  1 drivers
v0xf8ea50_0 .net "aluMuxOut", 31 0, v0xf842a0_0;  1 drivers
v0xf8eb60_0 .net "andResult", 0 0, v0xf84c90_0;  1 drivers
v0xf8ec50_0 .net "branchMuxResult", 31 0, v0xf85560_0;  1 drivers
v0xf8ed60_0 .var "clk", 0 0;
v0xf8ef20_0 .net "controlSignals", 10 0, v0xf86350_0;  1 drivers
v0xf8efe0_0 .net "currPC", 31 0, v0xf83590_0;  1 drivers
v0xf8f080_0 .net "dataMemRead", 31 0, v0xf89d40_0;  1 drivers
v0xf8f140_0 .net "instr", 31 0, v0xf8b230_0;  1 drivers
v0xf8f290_0 .net "instructionCount", 31 0, v0xf8b340_0;  1 drivers
v0xf8f350_0 .net "isJAL", 0 0, v0xf85cd0_0;  1 drivers
v0xf8f3f0_0 .net "isJR", 0 0, v0xf85dc0_0;  1 drivers
v0xf8f4e0_0 .net "jumpAddr", 31 0, L_0xfa0890;  1 drivers
v0xf8f690_0 .net "nextPC", 31 0, v0xf8ba40_0;  1 drivers
v0xf8f780_0 .net "readData1", 31 0, v0xf8c480_0;  1 drivers
v0xf8f890_0 .net "readData2", 31 0, v0xf8c550_0;  1 drivers
v0xf8f950_0 .net "regA0", 31 0, L_0xfa0c40;  1 drivers
v0xf8fa60_0 .net "regRA", 31 0, L_0xfa0cb0;  1 drivers
v0xf8fb70_0 .net "regV0", 31 0, L_0xfa02e0;  1 drivers
v0xf8fc80_0 .net "runStats", 0 0, v0xf8e270_0;  1 drivers
v0xf8fd70_0 .net "signExtendedValue", 31 0, v0xf8dca0_0;  1 drivers
v0xf8fe30_0 .net "syscall_control", 0 0, v0xf86430_0;  1 drivers
v0xf8ff20_0 .net "writeData", 31 0, v0xf8a530_0;  1 drivers
v0xf90030_0 .net "writeReg", 4 0, v0xf8d8f0_0;  1 drivers
v0xf90140_0 .net "zero", 0 0, v0xf81d80_0;  1 drivers
L_0xfa0a10 .part v0xf86350_0, 10, 1;
L_0xfa0b00 .part v0xf8b230_0, 16, 5;
L_0xfa0ba0 .part v0xf8b230_0, 11, 5;
L_0xfa0d20 .arith/sum 32, v0xf83590_0, L_0x7fe4fef230f0;
L_0xfa0e80 .part v0xf8b230_0, 21, 5;
L_0xfa1030 .part v0xf8b230_0, 16, 5;
L_0xfa10d0 .part v0xf86350_0, 2, 1;
L_0xfa1170 .part v0xf86350_0, 8, 1;
L_0xfa12a0 .part v0xf86350_0, 9, 1;
L_0xfa1340 .part v0xf86350_0, 1, 1;
L_0xfa1440 .part v0xf86350_0, 3, 3;
L_0xfa14e0 .part v0xf86350_0, 0, 1;
L_0xfa1690 .part v0xf86350_0, 7, 1;
L_0xfa1730 .part v0xf86350_0, 6, 1;
S_0xf51430 .scope module, "ALU_block" "alu" 2 99, 3 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 3 "aluOp"
    .port_info 3 /OUTPUT 32 "address"
    .port_info 4 /OUTPUT 1 "zero"
v0xf66750_0 .var "address", 31 0;
v0xf81ad0_0 .net "aluOp", 2 0, L_0xfa1440;  1 drivers
v0xf81bb0_0 .net "data1", 31 0, v0xf8c480_0;  alias, 1 drivers
v0xf81ca0_0 .net "data2", 31 0, v0xf842a0_0;  alias, 1 drivers
v0xf81d80_0 .var "zero", 0 0;
E_0xf52820 .event edge, v0xf81ad0_0, v0xf81bb0_0, v0xf81ca0_0, v0xf66750_0;
S_0xf81f30 .scope module, "JRmux" "mux" 2 68, 4 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0xf821f0_0 .net "controlSignal", 0 0, v0xf85dc0_0;  alias, 1 drivers
v0xf822d0_0 .net "input0", 31 0, L_0xfa0890;  alias, 1 drivers
v0xf823b0_0 .net "input1", 31 0, L_0xfa0cb0;  alias, 1 drivers
v0xf824a0_0 .var "muxOut", 31 0;
E_0xf82190 .event edge, v0xf821f0_0, v0xf822d0_0, v0xf823b0_0;
S_0xf82630 .scope module, "JumpAddr_block" "getJumpAddr" 2 62, 5 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0xf82850_0 .net "PCplus4", 31 0, L_0xfa0240;  alias, 1 drivers
v0xf82950_0 .net *"_s1", 3 0, L_0xfa03e0;  1 drivers
v0xf82a30_0 .net *"_s10", 29 0, L_0xfa0750;  1 drivers
L_0x7fe4fef230a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf82b20_0 .net *"_s15", 1 0, L_0x7fe4fef230a8;  1 drivers
v0xf82c00_0 .net *"_s3", 25 0, L_0xfa0480;  1 drivers
v0xf82d30_0 .net *"_s4", 25 0, L_0xfa0610;  1 drivers
v0xf82e10_0 .net *"_s6", 23 0, L_0xfa0520;  1 drivers
L_0x7fe4fef23060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf82ef0_0 .net *"_s8", 1 0, L_0x7fe4fef23060;  1 drivers
v0xf82fd0_0 .net "instr", 31 0, v0xf8b230_0;  alias, 1 drivers
v0xf83140_0 .net "jumpAddr", 31 0, L_0xfa0890;  alias, 1 drivers
L_0xfa03e0 .part L_0xfa0240, 28, 4;
L_0xfa0480 .part v0xf8b230_0, 0, 26;
L_0xfa0520 .part L_0xfa0480, 0, 24;
L_0xfa0610 .concat [ 2 24 0 0], L_0x7fe4fef23060, L_0xfa0520;
L_0xfa0750 .concat [ 26 4 0 0], L_0xfa0610, L_0xfa03e0;
L_0xfa0890 .concat [ 30 2 0 0], L_0xfa0750, L_0x7fe4fef230a8;
S_0xf83260 .scope module, "PC_block" "pc" 2 53, 6 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0xf834b0_0 .net "clk", 0 0, v0xf8ed60_0;  1 drivers
v0xf83590_0 .var "currPC", 31 0;
v0xf83670_0 .net "nextPC", 31 0, v0xf8ba40_0;  alias, 1 drivers
E_0xf83430 .event posedge, v0xf834b0_0;
S_0xf837e0 .scope module, "PCadd4" "add4" 2 56, 7 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0xf83a40_0 .net "PCplus4", 31 0, L_0xfa0240;  alias, 1 drivers
L_0x7fe4fef23018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xf83b20_0 .net/2u *"_s0", 31 0, L_0x7fe4fef23018;  1 drivers
v0xf83be0_0 .net "currPC", 31 0, v0xf83590_0;  alias, 1 drivers
L_0xfa0240 .arith/sum 32, v0xf83590_0, L_0x7fe4fef23018;
S_0xf83d20 .scope module, "aluMux" "mux" 2 96, 4 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0xf83ff0_0 .net "controlSignal", 0 0, L_0xfa1340;  1 drivers
v0xf840d0_0 .net "input0", 31 0, v0xf8c550_0;  alias, 1 drivers
v0xf841b0_0 .net "input1", 31 0, v0xf8dca0_0;  alias, 1 drivers
v0xf842a0_0 .var "muxOut", 31 0;
E_0xf83f90 .event edge, v0xf83ff0_0, v0xf840d0_0, v0xf841b0_0;
S_0xf84420 .scope module, "branchAdder" "adder" 2 80, 8 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcPlus4"
    .port_info 1 /INPUT 32 "signedImmediate"
    .port_info 2 /OUTPUT 32 "adderResult"
v0xf846e0_0 .var "adderResult", 31 0;
v0xf847e0_0 .net "pcPlus4", 31 0, L_0xfa0240;  alias, 1 drivers
v0xf848f0_0 .net "signedImmediate", 31 0, v0xf8dca0_0;  alias, 1 drivers
E_0xf84660 .event edge, v0xf82850_0, v0xf841b0_0;
S_0xf849f0 .scope module, "branchAnd" "andGate" 2 83, 9 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "andResult"
v0xf84c90_0 .var "andResult", 0 0;
v0xf84d70_0 .net "branch", 0 0, L_0xfa1170;  1 drivers
v0xf84e30_0 .net "zero", 0 0, v0xf81d80_0;  alias, 1 drivers
E_0xf84c10 .event edge, v0xf84d70_0, v0xf81d80_0;
S_0xf84f70 .scope module, "branchMux" "mux" 2 86, 4 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0xf852d0_0 .net "controlSignal", 0 0, v0xf84c90_0;  alias, 1 drivers
v0xf853c0_0 .net "input0", 31 0, L_0xfa0240;  alias, 1 drivers
v0xf85460_0 .net "input1", 31 0, v0xf846e0_0;  alias, 1 drivers
v0xf85560_0 .var "muxOut", 31 0;
E_0xf85270 .event edge, v0xf84c90_0, v0xf82850_0, v0xf846e0_0;
S_0xf856d0 .scope module, "control_block" "control" 2 65, 10 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "syscall"
    .port_info 2 /OUTPUT 11 "signals"
    .port_info 3 /OUTPUT 1 "isJR"
    .port_info 4 /OUTPUT 1 "isJAL"
v0xf85950_0 .var "ALUop", 2 0;
v0xf85a50_0 .var "ALUsrc", 0 0;
v0xf85b10_0 .var "branch", 0 0;
v0xf85be0_0 .net "instr", 31 0, v0xf8b230_0;  alias, 1 drivers
v0xf85cd0_0 .var "isJAL", 0 0;
v0xf85dc0_0 .var "isJR", 0 0;
v0xf85e60_0 .var "jump", 0 0;
v0xf85f00_0 .var "memRead", 0 0;
v0xf85fc0_0 .var "memToReg", 0 0;
v0xf86110_0 .var "memWrite", 0 0;
v0xf861d0_0 .var "regDst", 0 0;
v0xf86290_0 .var "regWrite", 0 0;
v0xf86350_0 .var "signals", 10 0;
v0xf86430_0 .var "syscall", 0 0;
E_0xf858d0 .event edge, v0xf82fd0_0;
S_0xf865c0 .scope module, "dataMem" "memReadWrite" 2 102, 11 1 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0xf87100_0 .net "address", 31 0, v0xf66750_0;  alias, 1 drivers
v0xf871f0_0 .net "clk", 0 0, v0xf8ed60_0;  alias, 1 drivers
v0xf87290 .array "mem", 536870655 536870911, 31 0;
v0xf89b70_0 .net "memRead", 0 0, L_0xfa1690;  1 drivers
v0xf89c30_0 .net "memWrite", 0 0, L_0xfa14e0;  1 drivers
v0xf89d40_0 .var "readData", 31 0;
v0xf89e20_0 .net "writeData", 31 0, v0xf8c550_0;  alias, 1 drivers
E_0xf86820 .event negedge, v0xf834b0_0;
v0xf87290_0 .array/port v0xf87290, 0;
v0xf87290_1 .array/port v0xf87290, 1;
E_0xf868a0/0 .event edge, v0xf89b70_0, v0xf66750_0, v0xf87290_0, v0xf87290_1;
v0xf87290_2 .array/port v0xf87290, 2;
v0xf87290_3 .array/port v0xf87290, 3;
v0xf87290_4 .array/port v0xf87290, 4;
v0xf87290_5 .array/port v0xf87290, 5;
E_0xf868a0/1 .event edge, v0xf87290_2, v0xf87290_3, v0xf87290_4, v0xf87290_5;
v0xf87290_6 .array/port v0xf87290, 6;
v0xf87290_7 .array/port v0xf87290, 7;
v0xf87290_8 .array/port v0xf87290, 8;
v0xf87290_9 .array/port v0xf87290, 9;
E_0xf868a0/2 .event edge, v0xf87290_6, v0xf87290_7, v0xf87290_8, v0xf87290_9;
v0xf87290_10 .array/port v0xf87290, 10;
v0xf87290_11 .array/port v0xf87290, 11;
v0xf87290_12 .array/port v0xf87290, 12;
v0xf87290_13 .array/port v0xf87290, 13;
E_0xf868a0/3 .event edge, v0xf87290_10, v0xf87290_11, v0xf87290_12, v0xf87290_13;
v0xf87290_14 .array/port v0xf87290, 14;
v0xf87290_15 .array/port v0xf87290, 15;
v0xf87290_16 .array/port v0xf87290, 16;
v0xf87290_17 .array/port v0xf87290, 17;
E_0xf868a0/4 .event edge, v0xf87290_14, v0xf87290_15, v0xf87290_16, v0xf87290_17;
v0xf87290_18 .array/port v0xf87290, 18;
v0xf87290_19 .array/port v0xf87290, 19;
v0xf87290_20 .array/port v0xf87290, 20;
v0xf87290_21 .array/port v0xf87290, 21;
E_0xf868a0/5 .event edge, v0xf87290_18, v0xf87290_19, v0xf87290_20, v0xf87290_21;
v0xf87290_22 .array/port v0xf87290, 22;
v0xf87290_23 .array/port v0xf87290, 23;
v0xf87290_24 .array/port v0xf87290, 24;
v0xf87290_25 .array/port v0xf87290, 25;
E_0xf868a0/6 .event edge, v0xf87290_22, v0xf87290_23, v0xf87290_24, v0xf87290_25;
v0xf87290_26 .array/port v0xf87290, 26;
v0xf87290_27 .array/port v0xf87290, 27;
v0xf87290_28 .array/port v0xf87290, 28;
v0xf87290_29 .array/port v0xf87290, 29;
E_0xf868a0/7 .event edge, v0xf87290_26, v0xf87290_27, v0xf87290_28, v0xf87290_29;
v0xf87290_30 .array/port v0xf87290, 30;
v0xf87290_31 .array/port v0xf87290, 31;
v0xf87290_32 .array/port v0xf87290, 32;
v0xf87290_33 .array/port v0xf87290, 33;
E_0xf868a0/8 .event edge, v0xf87290_30, v0xf87290_31, v0xf87290_32, v0xf87290_33;
v0xf87290_34 .array/port v0xf87290, 34;
v0xf87290_35 .array/port v0xf87290, 35;
v0xf87290_36 .array/port v0xf87290, 36;
v0xf87290_37 .array/port v0xf87290, 37;
E_0xf868a0/9 .event edge, v0xf87290_34, v0xf87290_35, v0xf87290_36, v0xf87290_37;
v0xf87290_38 .array/port v0xf87290, 38;
v0xf87290_39 .array/port v0xf87290, 39;
v0xf87290_40 .array/port v0xf87290, 40;
v0xf87290_41 .array/port v0xf87290, 41;
E_0xf868a0/10 .event edge, v0xf87290_38, v0xf87290_39, v0xf87290_40, v0xf87290_41;
v0xf87290_42 .array/port v0xf87290, 42;
v0xf87290_43 .array/port v0xf87290, 43;
v0xf87290_44 .array/port v0xf87290, 44;
v0xf87290_45 .array/port v0xf87290, 45;
E_0xf868a0/11 .event edge, v0xf87290_42, v0xf87290_43, v0xf87290_44, v0xf87290_45;
v0xf87290_46 .array/port v0xf87290, 46;
v0xf87290_47 .array/port v0xf87290, 47;
v0xf87290_48 .array/port v0xf87290, 48;
v0xf87290_49 .array/port v0xf87290, 49;
E_0xf868a0/12 .event edge, v0xf87290_46, v0xf87290_47, v0xf87290_48, v0xf87290_49;
v0xf87290_50 .array/port v0xf87290, 50;
v0xf87290_51 .array/port v0xf87290, 51;
v0xf87290_52 .array/port v0xf87290, 52;
v0xf87290_53 .array/port v0xf87290, 53;
E_0xf868a0/13 .event edge, v0xf87290_50, v0xf87290_51, v0xf87290_52, v0xf87290_53;
v0xf87290_54 .array/port v0xf87290, 54;
v0xf87290_55 .array/port v0xf87290, 55;
v0xf87290_56 .array/port v0xf87290, 56;
v0xf87290_57 .array/port v0xf87290, 57;
E_0xf868a0/14 .event edge, v0xf87290_54, v0xf87290_55, v0xf87290_56, v0xf87290_57;
v0xf87290_58 .array/port v0xf87290, 58;
v0xf87290_59 .array/port v0xf87290, 59;
v0xf87290_60 .array/port v0xf87290, 60;
v0xf87290_61 .array/port v0xf87290, 61;
E_0xf868a0/15 .event edge, v0xf87290_58, v0xf87290_59, v0xf87290_60, v0xf87290_61;
v0xf87290_62 .array/port v0xf87290, 62;
v0xf87290_63 .array/port v0xf87290, 63;
v0xf87290_64 .array/port v0xf87290, 64;
v0xf87290_65 .array/port v0xf87290, 65;
E_0xf868a0/16 .event edge, v0xf87290_62, v0xf87290_63, v0xf87290_64, v0xf87290_65;
v0xf87290_66 .array/port v0xf87290, 66;
v0xf87290_67 .array/port v0xf87290, 67;
v0xf87290_68 .array/port v0xf87290, 68;
v0xf87290_69 .array/port v0xf87290, 69;
E_0xf868a0/17 .event edge, v0xf87290_66, v0xf87290_67, v0xf87290_68, v0xf87290_69;
v0xf87290_70 .array/port v0xf87290, 70;
v0xf87290_71 .array/port v0xf87290, 71;
v0xf87290_72 .array/port v0xf87290, 72;
v0xf87290_73 .array/port v0xf87290, 73;
E_0xf868a0/18 .event edge, v0xf87290_70, v0xf87290_71, v0xf87290_72, v0xf87290_73;
v0xf87290_74 .array/port v0xf87290, 74;
v0xf87290_75 .array/port v0xf87290, 75;
v0xf87290_76 .array/port v0xf87290, 76;
v0xf87290_77 .array/port v0xf87290, 77;
E_0xf868a0/19 .event edge, v0xf87290_74, v0xf87290_75, v0xf87290_76, v0xf87290_77;
v0xf87290_78 .array/port v0xf87290, 78;
v0xf87290_79 .array/port v0xf87290, 79;
v0xf87290_80 .array/port v0xf87290, 80;
v0xf87290_81 .array/port v0xf87290, 81;
E_0xf868a0/20 .event edge, v0xf87290_78, v0xf87290_79, v0xf87290_80, v0xf87290_81;
v0xf87290_82 .array/port v0xf87290, 82;
v0xf87290_83 .array/port v0xf87290, 83;
v0xf87290_84 .array/port v0xf87290, 84;
v0xf87290_85 .array/port v0xf87290, 85;
E_0xf868a0/21 .event edge, v0xf87290_82, v0xf87290_83, v0xf87290_84, v0xf87290_85;
v0xf87290_86 .array/port v0xf87290, 86;
v0xf87290_87 .array/port v0xf87290, 87;
v0xf87290_88 .array/port v0xf87290, 88;
v0xf87290_89 .array/port v0xf87290, 89;
E_0xf868a0/22 .event edge, v0xf87290_86, v0xf87290_87, v0xf87290_88, v0xf87290_89;
v0xf87290_90 .array/port v0xf87290, 90;
v0xf87290_91 .array/port v0xf87290, 91;
v0xf87290_92 .array/port v0xf87290, 92;
v0xf87290_93 .array/port v0xf87290, 93;
E_0xf868a0/23 .event edge, v0xf87290_90, v0xf87290_91, v0xf87290_92, v0xf87290_93;
v0xf87290_94 .array/port v0xf87290, 94;
v0xf87290_95 .array/port v0xf87290, 95;
v0xf87290_96 .array/port v0xf87290, 96;
v0xf87290_97 .array/port v0xf87290, 97;
E_0xf868a0/24 .event edge, v0xf87290_94, v0xf87290_95, v0xf87290_96, v0xf87290_97;
v0xf87290_98 .array/port v0xf87290, 98;
v0xf87290_99 .array/port v0xf87290, 99;
v0xf87290_100 .array/port v0xf87290, 100;
v0xf87290_101 .array/port v0xf87290, 101;
E_0xf868a0/25 .event edge, v0xf87290_98, v0xf87290_99, v0xf87290_100, v0xf87290_101;
v0xf87290_102 .array/port v0xf87290, 102;
v0xf87290_103 .array/port v0xf87290, 103;
v0xf87290_104 .array/port v0xf87290, 104;
v0xf87290_105 .array/port v0xf87290, 105;
E_0xf868a0/26 .event edge, v0xf87290_102, v0xf87290_103, v0xf87290_104, v0xf87290_105;
v0xf87290_106 .array/port v0xf87290, 106;
v0xf87290_107 .array/port v0xf87290, 107;
v0xf87290_108 .array/port v0xf87290, 108;
v0xf87290_109 .array/port v0xf87290, 109;
E_0xf868a0/27 .event edge, v0xf87290_106, v0xf87290_107, v0xf87290_108, v0xf87290_109;
v0xf87290_110 .array/port v0xf87290, 110;
v0xf87290_111 .array/port v0xf87290, 111;
v0xf87290_112 .array/port v0xf87290, 112;
v0xf87290_113 .array/port v0xf87290, 113;
E_0xf868a0/28 .event edge, v0xf87290_110, v0xf87290_111, v0xf87290_112, v0xf87290_113;
v0xf87290_114 .array/port v0xf87290, 114;
v0xf87290_115 .array/port v0xf87290, 115;
v0xf87290_116 .array/port v0xf87290, 116;
v0xf87290_117 .array/port v0xf87290, 117;
E_0xf868a0/29 .event edge, v0xf87290_114, v0xf87290_115, v0xf87290_116, v0xf87290_117;
v0xf87290_118 .array/port v0xf87290, 118;
v0xf87290_119 .array/port v0xf87290, 119;
v0xf87290_120 .array/port v0xf87290, 120;
v0xf87290_121 .array/port v0xf87290, 121;
E_0xf868a0/30 .event edge, v0xf87290_118, v0xf87290_119, v0xf87290_120, v0xf87290_121;
v0xf87290_122 .array/port v0xf87290, 122;
v0xf87290_123 .array/port v0xf87290, 123;
v0xf87290_124 .array/port v0xf87290, 124;
v0xf87290_125 .array/port v0xf87290, 125;
E_0xf868a0/31 .event edge, v0xf87290_122, v0xf87290_123, v0xf87290_124, v0xf87290_125;
v0xf87290_126 .array/port v0xf87290, 126;
v0xf87290_127 .array/port v0xf87290, 127;
v0xf87290_128 .array/port v0xf87290, 128;
v0xf87290_129 .array/port v0xf87290, 129;
E_0xf868a0/32 .event edge, v0xf87290_126, v0xf87290_127, v0xf87290_128, v0xf87290_129;
v0xf87290_130 .array/port v0xf87290, 130;
v0xf87290_131 .array/port v0xf87290, 131;
v0xf87290_132 .array/port v0xf87290, 132;
v0xf87290_133 .array/port v0xf87290, 133;
E_0xf868a0/33 .event edge, v0xf87290_130, v0xf87290_131, v0xf87290_132, v0xf87290_133;
v0xf87290_134 .array/port v0xf87290, 134;
v0xf87290_135 .array/port v0xf87290, 135;
v0xf87290_136 .array/port v0xf87290, 136;
v0xf87290_137 .array/port v0xf87290, 137;
E_0xf868a0/34 .event edge, v0xf87290_134, v0xf87290_135, v0xf87290_136, v0xf87290_137;
v0xf87290_138 .array/port v0xf87290, 138;
v0xf87290_139 .array/port v0xf87290, 139;
v0xf87290_140 .array/port v0xf87290, 140;
v0xf87290_141 .array/port v0xf87290, 141;
E_0xf868a0/35 .event edge, v0xf87290_138, v0xf87290_139, v0xf87290_140, v0xf87290_141;
v0xf87290_142 .array/port v0xf87290, 142;
v0xf87290_143 .array/port v0xf87290, 143;
v0xf87290_144 .array/port v0xf87290, 144;
v0xf87290_145 .array/port v0xf87290, 145;
E_0xf868a0/36 .event edge, v0xf87290_142, v0xf87290_143, v0xf87290_144, v0xf87290_145;
v0xf87290_146 .array/port v0xf87290, 146;
v0xf87290_147 .array/port v0xf87290, 147;
v0xf87290_148 .array/port v0xf87290, 148;
v0xf87290_149 .array/port v0xf87290, 149;
E_0xf868a0/37 .event edge, v0xf87290_146, v0xf87290_147, v0xf87290_148, v0xf87290_149;
v0xf87290_150 .array/port v0xf87290, 150;
v0xf87290_151 .array/port v0xf87290, 151;
v0xf87290_152 .array/port v0xf87290, 152;
v0xf87290_153 .array/port v0xf87290, 153;
E_0xf868a0/38 .event edge, v0xf87290_150, v0xf87290_151, v0xf87290_152, v0xf87290_153;
v0xf87290_154 .array/port v0xf87290, 154;
v0xf87290_155 .array/port v0xf87290, 155;
v0xf87290_156 .array/port v0xf87290, 156;
v0xf87290_157 .array/port v0xf87290, 157;
E_0xf868a0/39 .event edge, v0xf87290_154, v0xf87290_155, v0xf87290_156, v0xf87290_157;
v0xf87290_158 .array/port v0xf87290, 158;
v0xf87290_159 .array/port v0xf87290, 159;
v0xf87290_160 .array/port v0xf87290, 160;
v0xf87290_161 .array/port v0xf87290, 161;
E_0xf868a0/40 .event edge, v0xf87290_158, v0xf87290_159, v0xf87290_160, v0xf87290_161;
v0xf87290_162 .array/port v0xf87290, 162;
v0xf87290_163 .array/port v0xf87290, 163;
v0xf87290_164 .array/port v0xf87290, 164;
v0xf87290_165 .array/port v0xf87290, 165;
E_0xf868a0/41 .event edge, v0xf87290_162, v0xf87290_163, v0xf87290_164, v0xf87290_165;
v0xf87290_166 .array/port v0xf87290, 166;
v0xf87290_167 .array/port v0xf87290, 167;
v0xf87290_168 .array/port v0xf87290, 168;
v0xf87290_169 .array/port v0xf87290, 169;
E_0xf868a0/42 .event edge, v0xf87290_166, v0xf87290_167, v0xf87290_168, v0xf87290_169;
v0xf87290_170 .array/port v0xf87290, 170;
v0xf87290_171 .array/port v0xf87290, 171;
v0xf87290_172 .array/port v0xf87290, 172;
v0xf87290_173 .array/port v0xf87290, 173;
E_0xf868a0/43 .event edge, v0xf87290_170, v0xf87290_171, v0xf87290_172, v0xf87290_173;
v0xf87290_174 .array/port v0xf87290, 174;
v0xf87290_175 .array/port v0xf87290, 175;
v0xf87290_176 .array/port v0xf87290, 176;
v0xf87290_177 .array/port v0xf87290, 177;
E_0xf868a0/44 .event edge, v0xf87290_174, v0xf87290_175, v0xf87290_176, v0xf87290_177;
v0xf87290_178 .array/port v0xf87290, 178;
v0xf87290_179 .array/port v0xf87290, 179;
v0xf87290_180 .array/port v0xf87290, 180;
v0xf87290_181 .array/port v0xf87290, 181;
E_0xf868a0/45 .event edge, v0xf87290_178, v0xf87290_179, v0xf87290_180, v0xf87290_181;
v0xf87290_182 .array/port v0xf87290, 182;
v0xf87290_183 .array/port v0xf87290, 183;
v0xf87290_184 .array/port v0xf87290, 184;
v0xf87290_185 .array/port v0xf87290, 185;
E_0xf868a0/46 .event edge, v0xf87290_182, v0xf87290_183, v0xf87290_184, v0xf87290_185;
v0xf87290_186 .array/port v0xf87290, 186;
v0xf87290_187 .array/port v0xf87290, 187;
v0xf87290_188 .array/port v0xf87290, 188;
v0xf87290_189 .array/port v0xf87290, 189;
E_0xf868a0/47 .event edge, v0xf87290_186, v0xf87290_187, v0xf87290_188, v0xf87290_189;
v0xf87290_190 .array/port v0xf87290, 190;
v0xf87290_191 .array/port v0xf87290, 191;
v0xf87290_192 .array/port v0xf87290, 192;
v0xf87290_193 .array/port v0xf87290, 193;
E_0xf868a0/48 .event edge, v0xf87290_190, v0xf87290_191, v0xf87290_192, v0xf87290_193;
v0xf87290_194 .array/port v0xf87290, 194;
v0xf87290_195 .array/port v0xf87290, 195;
v0xf87290_196 .array/port v0xf87290, 196;
v0xf87290_197 .array/port v0xf87290, 197;
E_0xf868a0/49 .event edge, v0xf87290_194, v0xf87290_195, v0xf87290_196, v0xf87290_197;
v0xf87290_198 .array/port v0xf87290, 198;
v0xf87290_199 .array/port v0xf87290, 199;
v0xf87290_200 .array/port v0xf87290, 200;
v0xf87290_201 .array/port v0xf87290, 201;
E_0xf868a0/50 .event edge, v0xf87290_198, v0xf87290_199, v0xf87290_200, v0xf87290_201;
v0xf87290_202 .array/port v0xf87290, 202;
v0xf87290_203 .array/port v0xf87290, 203;
v0xf87290_204 .array/port v0xf87290, 204;
v0xf87290_205 .array/port v0xf87290, 205;
E_0xf868a0/51 .event edge, v0xf87290_202, v0xf87290_203, v0xf87290_204, v0xf87290_205;
v0xf87290_206 .array/port v0xf87290, 206;
v0xf87290_207 .array/port v0xf87290, 207;
v0xf87290_208 .array/port v0xf87290, 208;
v0xf87290_209 .array/port v0xf87290, 209;
E_0xf868a0/52 .event edge, v0xf87290_206, v0xf87290_207, v0xf87290_208, v0xf87290_209;
v0xf87290_210 .array/port v0xf87290, 210;
v0xf87290_211 .array/port v0xf87290, 211;
v0xf87290_212 .array/port v0xf87290, 212;
v0xf87290_213 .array/port v0xf87290, 213;
E_0xf868a0/53 .event edge, v0xf87290_210, v0xf87290_211, v0xf87290_212, v0xf87290_213;
v0xf87290_214 .array/port v0xf87290, 214;
v0xf87290_215 .array/port v0xf87290, 215;
v0xf87290_216 .array/port v0xf87290, 216;
v0xf87290_217 .array/port v0xf87290, 217;
E_0xf868a0/54 .event edge, v0xf87290_214, v0xf87290_215, v0xf87290_216, v0xf87290_217;
v0xf87290_218 .array/port v0xf87290, 218;
v0xf87290_219 .array/port v0xf87290, 219;
v0xf87290_220 .array/port v0xf87290, 220;
v0xf87290_221 .array/port v0xf87290, 221;
E_0xf868a0/55 .event edge, v0xf87290_218, v0xf87290_219, v0xf87290_220, v0xf87290_221;
v0xf87290_222 .array/port v0xf87290, 222;
v0xf87290_223 .array/port v0xf87290, 223;
v0xf87290_224 .array/port v0xf87290, 224;
v0xf87290_225 .array/port v0xf87290, 225;
E_0xf868a0/56 .event edge, v0xf87290_222, v0xf87290_223, v0xf87290_224, v0xf87290_225;
v0xf87290_226 .array/port v0xf87290, 226;
v0xf87290_227 .array/port v0xf87290, 227;
v0xf87290_228 .array/port v0xf87290, 228;
v0xf87290_229 .array/port v0xf87290, 229;
E_0xf868a0/57 .event edge, v0xf87290_226, v0xf87290_227, v0xf87290_228, v0xf87290_229;
v0xf87290_230 .array/port v0xf87290, 230;
v0xf87290_231 .array/port v0xf87290, 231;
v0xf87290_232 .array/port v0xf87290, 232;
v0xf87290_233 .array/port v0xf87290, 233;
E_0xf868a0/58 .event edge, v0xf87290_230, v0xf87290_231, v0xf87290_232, v0xf87290_233;
v0xf87290_234 .array/port v0xf87290, 234;
v0xf87290_235 .array/port v0xf87290, 235;
v0xf87290_236 .array/port v0xf87290, 236;
v0xf87290_237 .array/port v0xf87290, 237;
E_0xf868a0/59 .event edge, v0xf87290_234, v0xf87290_235, v0xf87290_236, v0xf87290_237;
v0xf87290_238 .array/port v0xf87290, 238;
v0xf87290_239 .array/port v0xf87290, 239;
v0xf87290_240 .array/port v0xf87290, 240;
v0xf87290_241 .array/port v0xf87290, 241;
E_0xf868a0/60 .event edge, v0xf87290_238, v0xf87290_239, v0xf87290_240, v0xf87290_241;
v0xf87290_242 .array/port v0xf87290, 242;
v0xf87290_243 .array/port v0xf87290, 243;
v0xf87290_244 .array/port v0xf87290, 244;
v0xf87290_245 .array/port v0xf87290, 245;
E_0xf868a0/61 .event edge, v0xf87290_242, v0xf87290_243, v0xf87290_244, v0xf87290_245;
v0xf87290_246 .array/port v0xf87290, 246;
v0xf87290_247 .array/port v0xf87290, 247;
v0xf87290_248 .array/port v0xf87290, 248;
v0xf87290_249 .array/port v0xf87290, 249;
E_0xf868a0/62 .event edge, v0xf87290_246, v0xf87290_247, v0xf87290_248, v0xf87290_249;
v0xf87290_250 .array/port v0xf87290, 250;
v0xf87290_251 .array/port v0xf87290, 251;
v0xf87290_252 .array/port v0xf87290, 252;
v0xf87290_253 .array/port v0xf87290, 253;
E_0xf868a0/63 .event edge, v0xf87290_250, v0xf87290_251, v0xf87290_252, v0xf87290_253;
v0xf87290_254 .array/port v0xf87290, 254;
v0xf87290_255 .array/port v0xf87290, 255;
v0xf87290_256 .array/port v0xf87290, 256;
E_0xf868a0/64 .event edge, v0xf87290_254, v0xf87290_255, v0xf87290_256;
E_0xf868a0 .event/or E_0xf868a0/0, E_0xf868a0/1, E_0xf868a0/2, E_0xf868a0/3, E_0xf868a0/4, E_0xf868a0/5, E_0xf868a0/6, E_0xf868a0/7, E_0xf868a0/8, E_0xf868a0/9, E_0xf868a0/10, E_0xf868a0/11, E_0xf868a0/12, E_0xf868a0/13, E_0xf868a0/14, E_0xf868a0/15, E_0xf868a0/16, E_0xf868a0/17, E_0xf868a0/18, E_0xf868a0/19, E_0xf868a0/20, E_0xf868a0/21, E_0xf868a0/22, E_0xf868a0/23, E_0xf868a0/24, E_0xf868a0/25, E_0xf868a0/26, E_0xf868a0/27, E_0xf868a0/28, E_0xf868a0/29, E_0xf868a0/30, E_0xf868a0/31, E_0xf868a0/32, E_0xf868a0/33, E_0xf868a0/34, E_0xf868a0/35, E_0xf868a0/36, E_0xf868a0/37, E_0xf868a0/38, E_0xf868a0/39, E_0xf868a0/40, E_0xf868a0/41, E_0xf868a0/42, E_0xf868a0/43, E_0xf868a0/44, E_0xf868a0/45, E_0xf868a0/46, E_0xf868a0/47, E_0xf868a0/48, E_0xf868a0/49, E_0xf868a0/50, E_0xf868a0/51, E_0xf868a0/52, E_0xf868a0/53, E_0xf868a0/54, E_0xf868a0/55, E_0xf868a0/56, E_0xf868a0/57, E_0xf868a0/58, E_0xf868a0/59, E_0xf868a0/60, E_0xf868a0/61, E_0xf868a0/62, E_0xf868a0/63, E_0xf868a0/64;
S_0xf89fc0 .scope module, "dataMemMux" "mux" 2 105, 4 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0xf8a270_0 .net "controlSignal", 0 0, L_0xfa1730;  1 drivers
v0xf8a350_0 .net "input0", 31 0, v0xf66750_0;  alias, 1 drivers
v0xf8a460_0 .net "input1", 31 0, v0xf89d40_0;  alias, 1 drivers
v0xf8a530_0 .var "muxOut", 31 0;
E_0xf86740 .event edge, v0xf8a270_0, v0xf66750_0, v0xf89d40_0;
S_0xf8a6a0 .scope module, "finalStats" "statistics" 2 107, 12 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "runStats"
    .port_info 2 /INPUT 32 "instructionCount"
v0xf8a960_0 .net "clk", 0 0, v0xf8ed60_0;  alias, 1 drivers
v0xf8aa70_0 .var "clkCount", 31 0;
v0xf8ab50_0 .net "instructionCount", 31 0, v0xf8b340_0;  alias, 1 drivers
v0xf8ac10_0 .var/real "ipc", 0 0;
v0xf8acd0_0 .net "runStats", 0 0, v0xf8e270_0;  alias, 1 drivers
E_0xf8a8e0 .event edge, v0xf8acd0_0;
S_0xf8ae60 .scope module, "instructionMemory" "memory" 2 59, 13 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "instructionCount"
v0xf8b100_0 .net "currPC", 31 0, v0xf83590_0;  alias, 1 drivers
v0xf8b230_0 .var "instr", 31 0;
v0xf8b340_0 .var "instructionCount", 31 0;
v0xf8b3e0 .array "mem", 1048832 1048576, 31 0;
E_0xf8b080 .event edge, v0xf83590_0;
S_0xf8b500 .scope module, "jumpMux" "mux" 2 89, 4 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0xf8b7a0_0 .net "controlSignal", 0 0, L_0xfa12a0;  1 drivers
v0xf8b880_0 .net "input0", 31 0, v0xf85560_0;  alias, 1 drivers
v0xf8b940_0 .net "input1", 31 0, v0xf824a0_0;  alias, 1 drivers
v0xf8ba40_0 .var "muxOut", 31 0;
E_0xf8b740 .event edge, v0xf8b7a0_0, v0xf85560_0, v0xf824a0_0;
S_0xf8bb80 .scope module, "reg_block" "registers" 2 74, 14 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "isJAL"
    .port_info 2 /INPUT 32 "JALaddress"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "regWrite"
    .port_info 8 /OUTPUT 32 "readOut1"
    .port_info 9 /OUTPUT 32 "readOut2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0xf8c950_2 .array/port v0xf8c950, 2;
L_0xfa02e0 .functor BUFZ 32, v0xf8c950_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xf8c950_4 .array/port v0xf8c950, 4;
L_0xfa0c40 .functor BUFZ 32, v0xf8c950_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xf8c950_31 .array/port v0xf8c950, 31;
L_0xfa0cb0 .functor BUFZ 32, v0xf8c950_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xf8bf80_0 .net "JALaddress", 31 0, L_0xfa0d20;  1 drivers
v0xf8c080_0 .net "a0", 31 0, L_0xfa0c40;  alias, 1 drivers
v0xf8c160_0 .net "clk", 0 0, v0xf8ed60_0;  alias, 1 drivers
v0xf8c200_0 .var/i "i", 31 0;
v0xf8c2c0_0 .net "isJAL", 0 0, v0xf85cd0_0;  alias, 1 drivers
v0xf8c3b0_0 .net "ra", 31 0, L_0xfa0cb0;  alias, 1 drivers
v0xf8c480_0 .var "readOut1", 31 0;
v0xf8c550_0 .var "readOut2", 31 0;
v0xf8c640_0 .net "readReg1", 4 0, L_0xfa0e80;  1 drivers
v0xf8c7b0_0 .net "readReg2", 4 0, L_0xfa1030;  1 drivers
v0xf8c890_0 .net "regWrite", 0 0, L_0xfa10d0;  1 drivers
v0xf8c950 .array "reggies", 31 0, 31 0;
v0xf8cf20_0 .net "v0", 31 0, L_0xfa02e0;  alias, 1 drivers
v0xf8d000_0 .net "writeData", 31 0, v0xf8a530_0;  alias, 1 drivers
v0xf8d0c0_0 .net "writeReg", 4 0, v0xf8d8f0_0;  alias, 1 drivers
E_0xf8bf00 .event edge, v0xf8c7b0_0, v0xf8c640_0;
S_0xf8d390 .scope module, "registerMux" "regMux" 2 71, 15 5 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 5 "input0"
    .port_info 2 /INPUT 5 "input1"
    .port_info 3 /OUTPUT 5 "muxOut"
v0xf8d640_0 .net "controlSignal", 0 0, L_0xfa0a10;  1 drivers
v0xf8d720_0 .net "input0", 4 0, L_0xfa0b00;  1 drivers
v0xf8d800_0 .net "input1", 4 0, L_0xfa0ba0;  1 drivers
v0xf8d8f0_0 .var "muxOut", 4 0;
E_0xf85170 .event edge, v0xf8d640_0, v0xf8d720_0, v0xf8d800_0;
S_0xf8da70 .scope module, "signExtend_block" "signExtend" 2 92, 16 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "extendedImmediate"
v0xf8dca0_0 .var "extendedImmediate", 31 0;
v0xf8ddd0_0 .net "instr", 31 0, v0xf8b230_0;  alias, 1 drivers
S_0xf8def0 .scope module, "testSyscall" "callSys" 2 77, 17 4 0, S_0xf55840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 32 "v"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /OUTPUT 1 "runStats"
v0xf8e190_0 .net "a", 31 0, L_0xfa0c40;  alias, 1 drivers
v0xf8e270_0 .var "runStats", 0 0;
v0xf8e340_0 .net "syscall", 0 0, v0xf86430_0;  alias, 1 drivers
v0xf8e440_0 .net "v", 31 0, L_0xfa02e0;  alias, 1 drivers
E_0xf8e130 .event edge, v0xf86430_0, v0xf8cf20_0, v0xf8c080_0;
    .scope S_0xf83260;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0xf83590_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0xf83260;
T_1 ;
    %wait E_0xf83430;
    %vpi_func 6 13 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0xf83670_0;
    %store/vec4 v0xf83590_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf8ae60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf8b340_0, 0, 32;
    %vpi_call 13 10 "$readmemh", "fibonacciRefined.v", v0xf8b3e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xf8ae60;
T_3 ;
    %wait E_0xf8b080;
    %load/vec4 v0xf8b340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xf8b340_0, 0, 32;
    %load/vec4 v0xf8b100_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0xf8b3e0, 4;
    %store/vec4 v0xf8b230_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xf856d0;
T_4 ;
    %wait E_0xf858d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf861d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85fc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf86110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf86430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85cd0_0, 0, 1;
    %load/vec4 v0xf85be0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 10 92 "$display", "Command not found" {0 0 0};
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85e60_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85cd0_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf861d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %load/vec4 v0xf85be0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %vpi_call 10 64 "$display", "R-type not yet completed\012" {0 0 0};
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85dc0_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %vpi_call 10 58 "$display", "\000" {0 0 0};
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf861d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85fc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf86110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86430_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85b10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85b10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85fc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86110_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf86290_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xf85950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf85a50_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v0xf861d0_0;
    %load/vec4 v0xf85e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf85b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf85f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf85fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf85950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf86290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf85a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf86110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xf86350_0, 0, 11;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xf81f30;
T_5 ;
    %wait E_0xf82190;
    %load/vec4 v0xf821f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xf822d0_0;
    %store/vec4 v0xf824a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xf823b0_0;
    %store/vec4 v0xf824a0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xf8d390;
T_6 ;
    %wait E_0xf85170;
    %load/vec4 v0xf8d640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xf8d720_0;
    %store/vec4 v0xf8d8f0_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf8d800_0;
    %store/vec4 v0xf8d8f0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xf8bb80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf8c200_0, 0, 32;
T_7.0 ;
    %load/vec4 v0xf8c200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xf8c200_0;
    %store/vec4a v0xf8c950, 4, 0;
    %load/vec4 v0xf8c200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xf8c200_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf8bb80;
T_8 ;
    %wait E_0xf8bf00;
    %load/vec4 v0xf8c640_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf8c950, 4;
    %store/vec4 v0xf8c480_0, 0, 32;
    %load/vec4 v0xf8c7b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xf8c950, 4;
    %store/vec4 v0xf8c550_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xf8bb80;
T_9 ;
    %wait E_0xf86820;
    %load/vec4 v0xf8c890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xf8d0c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xf8c2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf8bf80_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xf8c950, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xf8d000_0;
    %load/vec4 v0xf8d0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xf8c950, 4, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xf8def0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8e270_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xf8def0;
T_11 ;
    %wait E_0xf8e130;
    %load/vec4 v0xf8e340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xf8e440_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 17 14 "$display", "print: %d", v0xf8e190_0 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xf8e440_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 17 17 "$display", "killing program" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8e270_0, 0, 1;
    %delay 1, 0;
    %vpi_call 17 19 "$finish" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xf84420;
T_12 ;
    %wait E_0xf84660;
    %load/vec4 v0xf847e0_0;
    %load/vec4 v0xf848f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0xf846e0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xf849f0;
T_13 ;
    %wait E_0xf84c10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf84c90_0, 0, 1;
    %load/vec4 v0xf84d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xf84e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf84c90_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xf84f70;
T_14 ;
    %wait E_0xf85270;
    %load/vec4 v0xf852d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0xf853c0_0;
    %store/vec4 v0xf85560_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xf85460_0;
    %store/vec4 v0xf85560_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xf8b500;
T_15 ;
    %wait E_0xf8b740;
    %load/vec4 v0xf8b7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0xf8b880_0;
    %store/vec4 v0xf8ba40_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xf8b940_0;
    %store/vec4 v0xf8ba40_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xf8da70;
T_16 ;
    %wait E_0xf858d0;
    %load/vec4 v0xf8ddd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0xf8ddd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xf8dca0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xf8ddd0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0xf8ddd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xf8dca0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xf83d20;
T_17 ;
    %wait E_0xf83f90;
    %load/vec4 v0xf83ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0xf840d0_0;
    %store/vec4 v0xf842a0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xf841b0_0;
    %store/vec4 v0xf842a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xf51430;
T_18 ;
    %wait E_0xf52820;
    %load/vec4 v0xf81ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %vpi_call 3 30 "$display", "command not found" {0 0 0};
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v0xf81bb0_0;
    %load/vec4 v0xf81ca0_0;
    %and;
    %store/vec4 v0xf66750_0, 0, 32;
    %jmp T_18.7;
T_18.1 ;
    %load/vec4 v0xf81bb0_0;
    %load/vec4 v0xf81ca0_0;
    %or;
    %store/vec4 v0xf66750_0, 0, 32;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0xf81bb0_0;
    %load/vec4 v0xf81ca0_0;
    %add;
    %store/vec4 v0xf66750_0, 0, 32;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0xf81bb0_0;
    %load/vec4 v0xf81ca0_0;
    %sub;
    %store/vec4 v0xf66750_0, 0, 32;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0xf81bb0_0;
    %load/vec4 v0xf81ca0_0;
    %cmp/u;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xf66750_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf66750_0, 0, 32;
T_18.9 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0xf81ca0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0xf66750_0, 0, 32;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0xf66750_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %pad/s 1;
    %store/vec4 v0xf81d80_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xf865c0;
T_19 ;
    %wait E_0xf868a0;
    %load/vec4 v0xf89b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0xf87100_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xf87290, 4;
    %store/vec4 v0xf89d40_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xf865c0;
T_20 ;
    %wait E_0xf86820;
    %load/vec4 v0xf89c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0xf89e20_0;
    %load/vec4 v0xf87100_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0xf87290, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xf89fc0;
T_21 ;
    %wait E_0xf86740;
    %load/vec4 v0xf8a270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0xf8a350_0;
    %store/vec4 v0xf8a530_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xf8a460_0;
    %store/vec4 v0xf8a530_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xf8a6a0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf8aa70_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0xf8a6a0;
T_23 ;
    %wait E_0xf83430;
    %load/vec4 v0xf8aa70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xf8aa70_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0xf8a6a0;
T_24 ;
    %wait E_0xf8a8e0;
    %load/vec4 v0xf8ab50_0;
    %load/vec4 v0xf8aa70_0;
    %div;
    %cvt/rv;
    %store/real v0xf8ac10_0;
    %vpi_call 12 22 "$monitor", $time, " time units,\012 clock cycles: %d,\012 number of instructions: %d,\012 Instructions per Clock Cycle: %f", v0xf8aa70_0, v0xf8ab50_0, v0xf8ac10_0 {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xf55840;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8ed60_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0xf55840;
T_26 ;
    %delay 10, 0;
    %load/vec4 v0xf8ed60_0;
    %inv;
    %store/vec4 v0xf8ed60_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0xf55840;
T_27 ;
    %vpi_call 2 115 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xf55840 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "myTest.v";
    "././alu.v";
    "././mux.v";
    "././getJumpAddr.v";
    "././pc.v";
    "././add4.v";
    "././adder.v";
    "././andGate.v";
    "././control.v";
    "././memReadWrite.v";
    "././statistics.v";
    "././memory.v";
    "././registers.v";
    "././regMux.v";
    "././signExtend.v";
    "././syscall.v";
