<profile>

<section name = "Vivado HLS Report for 'fifo'" level="0">
<item name = "Date">Mon Nov 18 16:03:58 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">tancoeff</item>
<item name = "Solution">tancoeff</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-fsgd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33, 1.534, 0.90</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4099, 4099, 4099, 4099, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 489, -</column>
<column name="Register">-, -, 73, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln6_fu_466_p2">+, 0, 0, 13, 13, 1</column>
<column name="buffer_num_fu_490_p2">+, 0, 0, 6, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_174">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_180">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_186">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_192">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_198">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_204">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_210">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_216">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_222">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_228">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_234">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_240">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_246">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_252">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_258">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_380">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_432">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_634">and, 0, 0, 2, 1, 1</column>
<column name="fifo_output_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_output_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp10_nbreadreq_fu_156_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp11_nbreadreq_fu_148_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp12_nbreadreq_fu_140_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp13_nbreadreq_fu_132_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp14_nbreadreq_fu_124_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp15_nbreadreq_fu_116_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp1_nbreadreq_fu_188_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp2_nbreadreq_fu_180_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp3_nbreadreq_fu_172_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp4_nbreadreq_fu_164_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp6_nbreadreq_fu_220_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp7_nbreadreq_fu_212_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp8_nbreadreq_fu_204_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp9_nbreadreq_fu_196_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_nbreadreq_fu_236_p3">and, 0, 0, 2, 1, 0</column>
<column name="fifo_output_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln6_fu_460_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="icmp_ln7_fu_472_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="buffer_num_0_mid2_fu_478_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_16_phi_fu_372_p32">85, 17, 1, 17</column>
<column name="ap_phi_reg_pp0_iter1_temp_V_reg_423">85, 17, 10, 170</column>
<column name="buffer_num_0_reg_358">9, 2, 5, 10</column>
<column name="fifo_input_line_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_input_line_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_output_V_V_1_data_out">9, 2, 16, 32</column>
<column name="fifo_output_V_V_1_state">15, 3, 2, 6</column>
<column name="fifo_output_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_347">9, 2, 13, 26</column>
<column name="tmp_16_reg_369">85, 17, 1, 17</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_V_reg_423">10, 0, 10, 0</column>
<column name="buffer_num_0_reg_358">5, 0, 5, 0</column>
<column name="fifo_output_V_V_1_payload_A">16, 0, 16, 0</column>
<column name="fifo_output_V_V_1_payload_B">16, 0, 16, 0</column>
<column name="fifo_output_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_output_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_output_V_V_1_state">2, 0, 2, 0</column>
<column name="indvar_flatten_reg_347">13, 0, 13, 0</column>
<column name="tmp_16_reg_369">1, 0, 1, 0</column>
<column name="tmp_16_reg_369_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fifo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fifo, return value</column>
<column name="fifo_input_line_0_V_V">in, 10, ap_none, fifo_input_line_0_V_V, pointer</column>
<column name="fifo_input_line_1_V_V_dout">in, 10, ap_fifo, fifo_input_line_1_V_V, pointer</column>
<column name="fifo_input_line_1_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_1_V_V, pointer</column>
<column name="fifo_input_line_1_V_V_read">out, 1, ap_fifo, fifo_input_line_1_V_V, pointer</column>
<column name="fifo_input_line_2_V_V_dout">in, 10, ap_fifo, fifo_input_line_2_V_V, pointer</column>
<column name="fifo_input_line_2_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_2_V_V, pointer</column>
<column name="fifo_input_line_2_V_V_read">out, 1, ap_fifo, fifo_input_line_2_V_V, pointer</column>
<column name="fifo_input_line_3_V_V_dout">in, 10, ap_fifo, fifo_input_line_3_V_V, pointer</column>
<column name="fifo_input_line_3_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_3_V_V, pointer</column>
<column name="fifo_input_line_3_V_V_read">out, 1, ap_fifo, fifo_input_line_3_V_V, pointer</column>
<column name="fifo_input_line_4_V_V_dout">in, 10, ap_fifo, fifo_input_line_4_V_V, pointer</column>
<column name="fifo_input_line_4_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_4_V_V, pointer</column>
<column name="fifo_input_line_4_V_V_read">out, 1, ap_fifo, fifo_input_line_4_V_V, pointer</column>
<column name="fifo_input_line_5_V_V_dout">in, 10, ap_fifo, fifo_input_line_5_V_V, pointer</column>
<column name="fifo_input_line_5_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_5_V_V, pointer</column>
<column name="fifo_input_line_5_V_V_read">out, 1, ap_fifo, fifo_input_line_5_V_V, pointer</column>
<column name="fifo_input_line_6_V_V_dout">in, 10, ap_fifo, fifo_input_line_6_V_V, pointer</column>
<column name="fifo_input_line_6_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_6_V_V, pointer</column>
<column name="fifo_input_line_6_V_V_read">out, 1, ap_fifo, fifo_input_line_6_V_V, pointer</column>
<column name="fifo_input_line_7_V_V_dout">in, 10, ap_fifo, fifo_input_line_7_V_V, pointer</column>
<column name="fifo_input_line_7_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_7_V_V, pointer</column>
<column name="fifo_input_line_7_V_V_read">out, 1, ap_fifo, fifo_input_line_7_V_V, pointer</column>
<column name="fifo_input_line_8_V_V_dout">in, 10, ap_fifo, fifo_input_line_8_V_V, pointer</column>
<column name="fifo_input_line_8_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_8_V_V, pointer</column>
<column name="fifo_input_line_8_V_V_read">out, 1, ap_fifo, fifo_input_line_8_V_V, pointer</column>
<column name="fifo_input_line_9_V_V_dout">in, 10, ap_fifo, fifo_input_line_9_V_V, pointer</column>
<column name="fifo_input_line_9_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_9_V_V, pointer</column>
<column name="fifo_input_line_9_V_V_read">out, 1, ap_fifo, fifo_input_line_9_V_V, pointer</column>
<column name="fifo_input_line_10_V_V_dout">in, 10, ap_fifo, fifo_input_line_10_V_V, pointer</column>
<column name="fifo_input_line_10_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_10_V_V, pointer</column>
<column name="fifo_input_line_10_V_V_read">out, 1, ap_fifo, fifo_input_line_10_V_V, pointer</column>
<column name="fifo_input_line_11_V_V_dout">in, 10, ap_fifo, fifo_input_line_11_V_V, pointer</column>
<column name="fifo_input_line_11_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_11_V_V, pointer</column>
<column name="fifo_input_line_11_V_V_read">out, 1, ap_fifo, fifo_input_line_11_V_V, pointer</column>
<column name="fifo_input_line_12_V_V_dout">in, 10, ap_fifo, fifo_input_line_12_V_V, pointer</column>
<column name="fifo_input_line_12_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_12_V_V, pointer</column>
<column name="fifo_input_line_12_V_V_read">out, 1, ap_fifo, fifo_input_line_12_V_V, pointer</column>
<column name="fifo_input_line_13_V_V_dout">in, 10, ap_fifo, fifo_input_line_13_V_V, pointer</column>
<column name="fifo_input_line_13_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_13_V_V, pointer</column>
<column name="fifo_input_line_13_V_V_read">out, 1, ap_fifo, fifo_input_line_13_V_V, pointer</column>
<column name="fifo_input_line_14_V_V_dout">in, 10, ap_fifo, fifo_input_line_14_V_V, pointer</column>
<column name="fifo_input_line_14_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_14_V_V, pointer</column>
<column name="fifo_input_line_14_V_V_read">out, 1, ap_fifo, fifo_input_line_14_V_V, pointer</column>
<column name="fifo_input_line_15_V_V_dout">in, 10, ap_fifo, fifo_input_line_15_V_V, pointer</column>
<column name="fifo_input_line_15_V_V_empty_n">in, 1, ap_fifo, fifo_input_line_15_V_V, pointer</column>
<column name="fifo_input_line_15_V_V_read">out, 1, ap_fifo, fifo_input_line_15_V_V, pointer</column>
<column name="fifo_output_V_V_TDATA">out, 16, axis, fifo_output_V_V, pointer</column>
<column name="fifo_output_V_V_TVALID">out, 1, axis, fifo_output_V_V, pointer</column>
<column name="fifo_output_V_V_TREADY">in, 1, axis, fifo_output_V_V, pointer</column>
</table>
</item>
</section>
</profile>
