- 👋 Hi, I’m @Oluwabukola746
- 👀 I’m interested in ASIC/FPGA Design and verification.
- 🌱 I’m currently learning Verilog, SystemVerilog, and UVM methodologies.
- 💞️ I’m looking to collaborate on innovative hardware design and verification projects. ...
- 📫 Reach me via email or connect on LinkedIn


<!---
Oluwabukola746/Oluwabukola746 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
