

================================================================
== Vitis HLS Report for 'dct_1d_1'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.088 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.36>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_7_val" [dct.cpp:8]   --->   Operation 11 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_6_val" [dct.cpp:8]   --->   Operation 12 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_5_val" [dct.cpp:8]   --->   Operation 13 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_4_val" [dct.cpp:8]   --->   Operation 14 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_3_val" [dct.cpp:8]   --->   Operation 15 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_2_val" [dct.cpp:8]   --->   Operation 16 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_1_val" [dct.cpp:8]   --->   Operation 17 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %src_0_val" [dct.cpp:8]   --->   Operation 18 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i16 %src_3_val_read" [dct.cpp:24]   --->   Operation 19 'sext' 'sext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i16 %src_4_val_read" [dct.cpp:11]   --->   Operation 20 'sext' 'sext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_7_val_read, i13 0" [dct.cpp:24]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "%tmp = add i16 %src_2_val_read, i16 %src_1_val_read" [dct.cpp:8]   --->   Operation 22 'add' 'tmp' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %src_5_val_read, i16 %src_6_val_read" [dct.cpp:8]   --->   Operation 23 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp218 = add i16 %tmp1, i16 %tmp" [dct.cpp:8]   --->   Operation 24 'add' 'tmp218' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_0_val_read, i13 4096" [dct.cpp:24]   --->   Operation 25 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%tmp5716 = add i16 %src_4_val_read, i16 %src_3_val_read" [dct.cpp:8]   --->   Operation 26 'add' 'tmp5716' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp5716, i13 0" [dct.cpp:8]   --->   Operation 27 'bitconcatenate' 'tmp6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i29 %tmp_4, i29 %shl_ln" [dct.cpp:24]   --->   Operation 28 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%tmp_10 = add i29 %add_ln24, i29 %tmp6" [dct.cpp:24]   --->   Operation 29 'add' 'tmp_10' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln24_11 = sext i16 %src_1_val_read" [dct.cpp:24]   --->   Operation 30 'sext' 'sext_ln24_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (5.58ns)   --->   "%mul_ln24 = mul i29 %sext_ln24_11, i29 9633" [dct.cpp:24]   --->   Operation 31 'mul' 'mul_ln24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln24_13 = sext i16 %src_7_val_read" [dct.cpp:24]   --->   Operation 32 'sext' 'sext_ln24_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_11)   --->   "%mul_ln24_2 = mul i29 %sext_ln24_13, i29 536859550" [dct.cpp:24]   --->   Operation 33 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_8)   --->   "%tmp4 = sub i17 %sext_ln24_3, i17 %sext_ln11_1" [dct.cpp:24]   --->   Operation 34 'sub' 'tmp4' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_8)   --->   "%tmp4_cast = sext i17 %tmp4" [dct.cpp:24]   --->   Operation 35 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_8)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 36 'mul' 'tmp5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln24_14 = sext i16 %src_2_val_read" [dct.cpp:24]   --->   Operation 37 'sext' 'sext_ln24_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (5.58ns)   --->   "%mul_ln24_3 = mul i29 %sext_ln24_14, i29 536859550" [dct.cpp:24]   --->   Operation 38 'mul' 'mul_ln24_3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln24_15 = sext i16 %src_5_val_read" [dct.cpp:24]   --->   Operation 39 'sext' 'sext_ln24_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln24_4 = mul i29 %sext_ln24_15, i29 11363" [dct.cpp:24]   --->   Operation 40 'mul' 'mul_ln24_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln24_17 = sext i16 %src_4_val_read" [dct.cpp:24]   --->   Operation 41 'sext' 'sext_ln24_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_19)   --->   "%mul_ln24_8 = mul i29 %sext_ln24_17, i29 536861280" [dct.cpp:24]   --->   Operation 42 'mul' 'mul_ln24_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_25)   --->   "%mul_ln24_12 = mul i29 %sext_ln24_17, i29 11363" [dct.cpp:24]   --->   Operation 43 'mul' 'mul_ln24_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.08>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dst_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %dst_offset" [dct.cpp:8]   --->   Operation 44 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 0" [dct.cpp:8]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %tmp_1" [dct.cpp:8]   --->   Operation 46 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln8" [dct.cpp:8]   --->   Operation 47 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %src_0_val_read" [dct.cpp:24]   --->   Operation 48 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i16 %src_1_val_read" [dct.cpp:24]   --->   Operation 49 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i16 %src_2_val_read" [dct.cpp:24]   --->   Operation 50 'sext' 'sext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i16 %src_4_val_read" [dct.cpp:11]   --->   Operation 51 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i16 %src_5_val_read" [dct.cpp:24]   --->   Operation 52 'sext' 'sext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i16 %src_5_val_read" [dct.cpp:24]   --->   Operation 53 'sext' 'sext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i16 %src_6_val_read" [dct.cpp:24]   --->   Operation 54 'sext' 'sext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i16 %src_7_val_read" [dct.cpp:24]   --->   Operation 55 'sext' 'sext_ln24_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln24_9 = sext i16 %src_7_val_read" [dct.cpp:24]   --->   Operation 56 'sext' 'sext_ln24_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp218, i13 0" [dct.cpp:8]   --->   Operation 57 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.46ns)   --->   "%add_ln26 = add i29 %tmp_10, i29 %tmp3" [dct.cpp:26]   --->   Operation 58 'add' 'add_ln26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26, i32 13, i32 28" [dct.cpp:26]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln, i6 %dst_addr" [dct.cpp:26]   --->   Operation 60 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_11)   --->   "%mul_ln24_2 = mul i29 %sext_ln24_13, i29 536859550" [dct.cpp:24]   --->   Operation 61 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_8)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 62 'mul' 'tmp5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.07ns)   --->   "%tmp7 = sub i17 %sext_ln24_2, i17 %sext_ln24_5" [dct.cpp:24]   --->   Operation 63 'sub' 'tmp7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp7_cast15 = sext i17 %tmp7" [dct.cpp:24]   --->   Operation 64 'sext' 'tmp7_cast15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26 = mul i29 %tmp7_cast15, i29 6436" [dct.cpp:26]   --->   Operation 65 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (2.07ns)   --->   "%tmp11 = sub i17 %sext_ln24_1, i17 %sext_ln24_2" [dct.cpp:24]   --->   Operation 66 'sub' 'tmp11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i17 %tmp11" [dct.cpp:24]   --->   Operation 67 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.10ns)   --->   "%tmp12 = sub i18 %tmp11_cast, i18 %sext_ln24_4" [dct.cpp:24]   --->   Operation 68 'sub' 'tmp12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.07ns)   --->   "%tmp17 = sub i17 %sext_ln24, i17 %sext_ln24_3" [dct.cpp:24]   --->   Operation 69 'sub' 'tmp17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17" [dct.cpp:24]   --->   Operation 70 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = sub i18 %tmp17_cast, i18 %sext_ln11" [dct.cpp:24]   --->   Operation 71 'sub' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp19 = add i18 %tmp18, i18 %sext_ln24_9" [dct.cpp:24]   --->   Operation 72 'add' 'tmp19' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19" [dct.cpp:24]   --->   Operation 73 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_13)   --->   "%mul_ln26_1 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 74 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln24_4 = mul i29 %sext_ln24_15, i29 11363" [dct.cpp:24]   --->   Operation 75 'mul' 'mul_ln24_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp22 = sub i17 %sext_ln11_1, i17 %sext_ln24_3" [dct.cpp:11]   --->   Operation 76 'sub' 'tmp22' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp22_cast = sext i17 %tmp22" [dct.cpp:11]   --->   Operation 77 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 78 'mul' 'tmp23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (2.07ns)   --->   "%tmp25 = sub i17 %sext_ln24_6, i17 %sext_ln24_1" [dct.cpp:24]   --->   Operation 79 'sub' 'tmp25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp25_cast17 = sext i17 %tmp25" [dct.cpp:24]   --->   Operation 80 'sext' 'tmp25_cast17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_17)   --->   "%mul_ln26_2 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 81 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (2.07ns)   --->   "%tmp27 = add i17 %sext_ln24_6, i17 %sext_ln24_5" [dct.cpp:24]   --->   Operation 82 'add' 'tmp27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i17 %tmp27" [dct.cpp:24]   --->   Operation 83 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty = trunc i17 %tmp27" [dct.cpp:24]   --->   Operation 84 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty, i13 0" [dct.cpp:24]   --->   Operation 85 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = sub i29 %tmp27_cast, i29 %p_shl1" [dct.cpp:24]   --->   Operation 86 'sub' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp, i13 0" [dct.cpp:26]   --->   Operation 87 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.46ns)   --->   "%sub_ln26 = sub i29 %tmp_10, i29 %p_shl" [dct.cpp:26]   --->   Operation 88 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i29 %sub_ln26, i29 %tmp28" [dct.cpp:26]   --->   Operation 89 'add' 'add_ln26_4' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_4, i32 13, i32 28" [dct.cpp:26]   --->   Operation 90 'partselect' 'trunc_ln26_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln24_16 = sext i16 %src_3_val_read" [dct.cpp:24]   --->   Operation 91 'sext' 'sext_ln24_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (5.58ns)   --->   "%mul_ln24_7 = mul i29 %sext_ln24_16, i29 9633" [dct.cpp:24]   --->   Operation 92 'mul' 'mul_ln24_7' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_19)   --->   "%mul_ln24_8 = mul i29 %sext_ln24_17, i29 536861280" [dct.cpp:24]   --->   Operation 93 'mul' 'mul_ln24_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (2.07ns)   --->   "%tmp35 = sub i17 %sext_ln24, i17 %sext_ln24_8" [dct.cpp:24]   --->   Operation 94 'sub' 'tmp35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i17 %tmp35" [dct.cpp:26]   --->   Operation 95 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_22)   --->   "%mul_ln26_3 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 96 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (2.07ns)   --->   "%tmp39 = sub i17 %sext_ln24_2, i17 %sext_ln24_1" [dct.cpp:24]   --->   Operation 97 'sub' 'tmp39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i17 %tmp39" [dct.cpp:24]   --->   Operation 98 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.10ns)   --->   "%tmp40 = add i18 %tmp39_cast, i18 %sext_ln24_4" [dct.cpp:24]   --->   Operation 99 'add' 'tmp40' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (5.58ns)   --->   "%mul_ln24_11 = mul i29 %sext_ln24_16, i29 536859550" [dct.cpp:24]   --->   Operation 100 'mul' 'mul_ln24_11' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_25)   --->   "%mul_ln24_12 = mul i29 %sext_ln24_17, i29 11363" [dct.cpp:24]   --->   Operation 101 'mul' 'mul_ln24_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 4" [dct.cpp:26]   --->   Operation 102 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %tmp_7" [dct.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr i16 %dst, i64 0, i64 %zext_ln26_3" [dct.cpp:26]   --->   Operation 104 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln24_10 = sext i16 %src_0_val_read" [dct.cpp:24]   --->   Operation 105 'sext' 'sext_ln24_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_9)   --->   "%mul_ln11 = mul i29 %sext_ln24_10, i29 11363" [dct.cpp:11]   --->   Operation 106 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln24_12 = sext i16 %src_6_val_read" [dct.cpp:24]   --->   Operation 107 'sext' 'sext_ln24_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (5.58ns)   --->   "%mul_ln24_1 = mul i29 %sext_ln24_12, i29 536861280" [dct.cpp:24]   --->   Operation 108 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_11)   --->   "%mul_ln24_2 = mul i29 %sext_ln24_13, i29 536859550" [dct.cpp:24]   --->   Operation 109 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_8)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 110 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26 = mul i29 %tmp7_cast15, i29 6436" [dct.cpp:26]   --->   Operation 111 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_8 = add i29 %mul_ln24, i29 %tmp5" [dct.cpp:26]   --->   Operation 112 'add' 'add_ln26_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_11 = add i29 %mul_ln24_2, i29 4096" [dct.cpp:26]   --->   Operation 113 'add' 'add_ln26_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_13)   --->   "%mul_ln26_1 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 114 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln24_4 = mul i29 %sext_ln24_15, i29 11363" [dct.cpp:24]   --->   Operation 115 'mul' 'mul_ln24_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (5.58ns)   --->   "%mul_ln24_5 = mul i29 %sext_ln24_13, i29 536861280" [dct.cpp:24]   --->   Operation 116 'mul' 'mul_ln24_5' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 117 'mul' 'tmp23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_17)   --->   "%mul_ln26_2 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 118 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_14 = add i29 %mul_ln24_3, i29 %mul_ln24_4" [dct.cpp:26]   --->   Operation 119 'add' 'add_ln26_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_4, i6 %dst_addr_4" [dct.cpp:26]   --->   Operation 120 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_19)   --->   "%mul_ln24_8 = mul i29 %sext_ln24_17, i29 536861280" [dct.cpp:24]   --->   Operation 121 'mul' 'mul_ln24_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp33 = mul i29 %tmp7_cast15, i29 2260" [dct.cpp:24]   --->   Operation 122 'mul' 'tmp33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_22)   --->   "%mul_ln26_3 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 123 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_19 = add i29 %mul_ln24_7, i29 %mul_ln24_8" [dct.cpp:26]   --->   Operation 124 'add' 'add_ln26_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_24)   --->   "%mul_ln26_4 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 125 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_25)   --->   "%mul_ln24_12 = mul i29 %sext_ln24_17, i29 11363" [dct.cpp:24]   --->   Operation 126 'mul' 'mul_ln24_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_27)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 127 'mul' 'tmp51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_28)   --->   "%mul_ln26_5 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 128 'mul' 'mul_ln26_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_25 = add i29 %mul_ln24_11, i29 %mul_ln24_12" [dct.cpp:26]   --->   Operation 129 'add' 'add_ln26_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i16 %src_6_val_read" [dct.cpp:24]   --->   Operation 130 'sext' 'sext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_9)   --->   "%mul_ln11 = mul i29 %sext_ln24_10, i29 11363" [dct.cpp:11]   --->   Operation 131 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26 = mul i29 %tmp7_cast15, i29 6436" [dct.cpp:26]   --->   Operation 132 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_8 = add i29 %mul_ln24, i29 %tmp5" [dct.cpp:26]   --->   Operation 133 'add' 'add_ln26_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_10 = add i29 %mul_ln24_1, i29 %mul_ln26" [dct.cpp:26]   --->   Operation 134 'add' 'add_ln26_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_11 = add i29 %mul_ln24_2, i29 4096" [dct.cpp:26]   --->   Operation 135 'add' 'add_ln26_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp13 = add i18 %tmp12, i18 %sext_ln24_7" [dct.cpp:24]   --->   Operation 136 'add' 'tmp13' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp13_cast = sext i18 %tmp13" [dct.cpp:24]   --->   Operation 137 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 138 'mul' 'tmp14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_13)   --->   "%mul_ln26_1 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 139 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_13 = add i29 %mul_ln26_1, i29 4096" [dct.cpp:26]   --->   Operation 140 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_15)   --->   "%mul_ln11_1 = mul i29 %sext_ln24_10, i29 9633" [dct.cpp:11]   --->   Operation 141 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_16)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 142 'mul' 'tmp23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_17)   --->   "%mul_ln26_2 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 143 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_14 = add i29 %mul_ln24_3, i29 %mul_ln24_4" [dct.cpp:26]   --->   Operation 144 'add' 'add_ln26_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_16 = add i29 %tmp23, i29 %mul_ln24_5" [dct.cpp:26]   --->   Operation 145 'add' 'add_ln26_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_17 = add i29 %mul_ln26_2, i29 4096" [dct.cpp:26]   --->   Operation 146 'add' 'add_ln26_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_20)   --->   "%mul_ln24_6 = mul i29 %sext_ln24_11, i29 536859550" [dct.cpp:24]   --->   Operation 147 'mul' 'mul_ln24_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (5.58ns)   --->   "%mul_ln24_9 = mul i29 %sext_ln24_12, i29 11363" [dct.cpp:24]   --->   Operation 148 'mul' 'mul_ln24_9' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp33 = mul i29 %tmp7_cast15, i29 2260" [dct.cpp:24]   --->   Operation 149 'mul' 'tmp33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_22)   --->   "%mul_ln26_3 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 150 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_19 = add i29 %mul_ln24_7, i29 %mul_ln24_8" [dct.cpp:26]   --->   Operation 151 'add' 'add_ln26_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_22 = add i29 %mul_ln26_3, i29 4096" [dct.cpp:26]   --->   Operation 152 'add' 'add_ln26_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp41 = sub i18 %tmp40, i18 %sext_ln24_7" [dct.cpp:24]   --->   Operation 153 'sub' 'tmp41' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp41_cast = sext i18 %tmp41" [dct.cpp:24]   --->   Operation 154 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 155 'mul' 'tmp42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_24)   --->   "%mul_ln26_4 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 156 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_26)   --->   "%mul_ln24_10 = mul i29 %sext_ln24_14, i29 9633" [dct.cpp:24]   --->   Operation 157 'mul' 'mul_ln24_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (5.58ns)   --->   "%mul_ln24_13 = mul i29 %sext_ln24_15, i29 536861280" [dct.cpp:24]   --->   Operation 158 'mul' 'mul_ln24_13' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_27)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 159 'mul' 'tmp51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_28)   --->   "%mul_ln26_5 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 160 'mul' 'mul_ln26_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_25 = add i29 %mul_ln24_11, i29 %mul_ln24_12" [dct.cpp:26]   --->   Operation 161 'add' 'add_ln26_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%mul_ln11 = mul i29 %sext_ln24_10, i29 11363" [dct.cpp:11]   --->   Operation 162 'mul' 'mul_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %add_ln26_8, i29 %mul_ln11" [dct.cpp:26]   --->   Operation 163 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_10 = add i29 %mul_ln24_1, i29 %mul_ln26" [dct.cpp:26]   --->   Operation 164 'add' 'add_ln26_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 165 'mul' 'tmp14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_13 = add i29 %mul_ln26_1, i29 4096" [dct.cpp:26]   --->   Operation 166 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_15)   --->   "%mul_ln11_1 = mul i29 %sext_ln24_10, i29 9633" [dct.cpp:11]   --->   Operation 167 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_16 = add i29 %tmp23, i29 %mul_ln24_5" [dct.cpp:26]   --->   Operation 168 'add' 'add_ln26_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_17 = add i29 %mul_ln26_2, i29 4096" [dct.cpp:26]   --->   Operation 169 'add' 'add_ln26_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_20)   --->   "%mul_ln24_6 = mul i29 %sext_ln24_11, i29 536859550" [dct.cpp:24]   --->   Operation 170 'mul' 'mul_ln24_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_21)   --->   "%tmp33 = mul i29 %tmp7_cast15, i29 2260" [dct.cpp:24]   --->   Operation 171 'mul' 'tmp33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_21 = add i29 %mul_ln24_9, i29 %tmp33" [dct.cpp:26]   --->   Operation 172 'add' 'add_ln26_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_22 = add i29 %mul_ln26_3, i29 4096" [dct.cpp:26]   --->   Operation 173 'add' 'add_ln26_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 174 'mul' 'tmp42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_24)   --->   "%mul_ln26_4 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 175 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_24 = add i29 %mul_ln26_4, i29 4096" [dct.cpp:26]   --->   Operation 176 'add' 'add_ln26_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_26)   --->   "%mul_ln24_10 = mul i29 %sext_ln24_14, i29 9633" [dct.cpp:24]   --->   Operation 177 'mul' 'mul_ln24_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_27)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 178 'mul' 'tmp51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_28)   --->   "%mul_ln26_5 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 179 'mul' 'mul_ln26_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_27 = add i29 %mul_ln24_13, i29 %tmp51" [dct.cpp:26]   --->   Operation 180 'add' 'add_ln26_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_28 = add i29 %mul_ln26_5, i29 4096" [dct.cpp:26]   --->   Operation 181 'add' 'add_ln26_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 182 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %add_ln26_8, i29 %mul_ln11" [dct.cpp:26]   --->   Operation 182 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_12 = add i29 %add_ln26_11, i29 %add_ln26_10" [dct.cpp:26]   --->   Operation 183 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i29 %add_ln26_12, i29 %add_ln26_9" [dct.cpp:26]   --->   Operation 184 'add' 'add_ln26_1' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_1, i32 13, i32 28" [dct.cpp:26]   --->   Operation 185 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_2)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 186 'mul' 'tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 187 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_2 = add i29 %add_ln26_13, i29 %tmp14" [dct.cpp:26]   --->   Operation 187 'add' 'add_ln26_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_15)   --->   "%mul_ln11_1 = mul i29 %sext_ln24_10, i29 9633" [dct.cpp:11]   --->   Operation 188 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_15 = add i29 %add_ln26_14, i29 %mul_ln11_1" [dct.cpp:26]   --->   Operation 189 'add' 'add_ln26_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_20)   --->   "%mul_ln24_6 = mul i29 %sext_ln24_11, i29 536859550" [dct.cpp:24]   --->   Operation 190 'mul' 'mul_ln24_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_20 = add i29 %add_ln26_19, i29 %mul_ln24_6" [dct.cpp:26]   --->   Operation 191 'add' 'add_ln26_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_21 = add i29 %mul_ln24_9, i29 %tmp33" [dct.cpp:26]   --->   Operation 192 'add' 'add_ln26_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_6)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 193 'mul' 'tmp42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_24 = add i29 %mul_ln26_4, i29 4096" [dct.cpp:26]   --->   Operation 194 'add' 'add_ln26_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_6 = add i29 %add_ln26_24, i29 %tmp42" [dct.cpp:26]   --->   Operation 195 'add' 'add_ln26_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_26)   --->   "%mul_ln24_10 = mul i29 %sext_ln24_14, i29 9633" [dct.cpp:24]   --->   Operation 196 'mul' 'mul_ln24_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_26 = add i29 %add_ln26_25, i29 %mul_ln24_10" [dct.cpp:26]   --->   Operation 197 'add' 'add_ln26_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_27 = add i29 %mul_ln24_13, i29 %tmp51" [dct.cpp:26]   --->   Operation 198 'add' 'add_ln26_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_28 = add i29 %mul_ln26_5, i29 4096" [dct.cpp:26]   --->   Operation 199 'add' 'add_ln26_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 2" [dct.cpp:26]   --->   Operation 200 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %tmp_3" [dct.cpp:26]   --->   Operation 201 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr i16 %dst, i64 0, i64 %zext_ln26_1" [dct.cpp:26]   --->   Operation 202 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_2 = add i29 %add_ln26_13, i29 %tmp14" [dct.cpp:26]   --->   Operation 203 'add' 'add_ln26_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_2, i32 13, i32 28" [dct.cpp:26]   --->   Operation 204 'partselect' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_2, i6 %dst_addr_2" [dct.cpp:26]   --->   Operation 205 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_15 = add i29 %add_ln26_14, i29 %mul_ln11_1" [dct.cpp:26]   --->   Operation 206 'add' 'add_ln26_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_18 = add i29 %add_ln26_17, i29 %add_ln26_16" [dct.cpp:26]   --->   Operation 207 'add' 'add_ln26_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_3 = add i29 %add_ln26_18, i29 %add_ln26_15" [dct.cpp:26]   --->   Operation 208 'add' 'add_ln26_3' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_3, i32 13, i32 28" [dct.cpp:26]   --->   Operation 209 'partselect' 'trunc_ln26_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_20 = add i29 %add_ln26_19, i29 %mul_ln24_6" [dct.cpp:26]   --->   Operation 210 'add' 'add_ln26_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_23 = add i29 %add_ln26_22, i29 %add_ln26_21" [dct.cpp:26]   --->   Operation 211 'add' 'add_ln26_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_5 = add i29 %add_ln26_23, i29 %add_ln26_20" [dct.cpp:26]   --->   Operation 212 'add' 'add_ln26_5' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_5, i32 13, i32 28" [dct.cpp:26]   --->   Operation 213 'partselect' 'trunc_ln26_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_6 = add i29 %add_ln26_24, i29 %tmp42" [dct.cpp:26]   --->   Operation 214 'add' 'add_ln26_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_6, i32 13, i32 28" [dct.cpp:26]   --->   Operation 215 'partselect' 'trunc_ln26_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_26 = add i29 %add_ln26_25, i29 %mul_ln24_10" [dct.cpp:26]   --->   Operation 216 'add' 'add_ln26_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_29 = add i29 %add_ln26_28, i29 %add_ln26_27" [dct.cpp:26]   --->   Operation 217 'add' 'add_ln26_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_7 = add i29 %add_ln26_29, i29 %add_ln26_26" [dct.cpp:26]   --->   Operation 218 'add' 'add_ln26_7' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_7, i32 13, i32 28" [dct.cpp:26]   --->   Operation 219 'partselect' 'trunc_ln26_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 1" [dct.cpp:26]   --->   Operation 220 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %tmp_2" [dct.cpp:26]   --->   Operation 221 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr i16 %dst, i64 0, i64 %zext_ln26" [dct.cpp:26]   --->   Operation 222 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 6" [dct.cpp:26]   --->   Operation 223 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i6 %tmp_9" [dct.cpp:26]   --->   Operation 224 'zext' 'zext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr i16 %dst, i64 0, i64 %zext_ln26_5" [dct.cpp:26]   --->   Operation 225 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_1, i6 %dst_addr_1" [dct.cpp:26]   --->   Operation 226 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 227 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_6, i6 %dst_addr_6" [dct.cpp:26]   --->   Operation 227 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 3" [dct.cpp:26]   --->   Operation 228 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %tmp_6" [dct.cpp:26]   --->   Operation 229 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr i16 %dst, i64 0, i64 %zext_ln26_2" [dct.cpp:26]   --->   Operation 230 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 5" [dct.cpp:26]   --->   Operation 231 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %tmp_8" [dct.cpp:26]   --->   Operation 232 'zext' 'zext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr i16 %dst, i64 0, i64 %zext_ln26_4" [dct.cpp:26]   --->   Operation 233 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_3, i6 %dst_addr_3" [dct.cpp:26]   --->   Operation 234 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 235 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_5, i6 %dst_addr_5" [dct.cpp:26]   --->   Operation 235 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 7" [dct.cpp:26]   --->   Operation 236 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %tmp_s" [dct.cpp:26]   --->   Operation 237 'zext' 'zext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr i16 %dst, i64 0, i64 %zext_ln26_6" [dct.cpp:26]   --->   Operation 238 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_7, i6 %dst_addr_7" [dct.cpp:26]   --->   Operation 239 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [dct.cpp:28]   --->   Operation 240 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_7_val_read  (read          ) [ 00100000000]
src_6_val_read  (read          ) [ 00111000000]
src_5_val_read  (read          ) [ 00100000000]
src_4_val_read  (read          ) [ 00100000000]
src_3_val_read  (read          ) [ 00100000000]
src_2_val_read  (read          ) [ 00100000000]
src_1_val_read  (read          ) [ 00100000000]
src_0_val_read  (read          ) [ 00110000000]
sext_ln24_3     (sext          ) [ 00100000000]
sext_ln11_1     (sext          ) [ 00100000000]
shl_ln          (bitconcatenate) [ 00000000000]
tmp             (add           ) [ 00100000000]
tmp1            (add           ) [ 00000000000]
tmp218          (add           ) [ 00100000000]
tmp_4           (bitconcatenate) [ 00000000000]
tmp5716         (add           ) [ 00000000000]
tmp6            (bitconcatenate) [ 00000000000]
add_ln24        (add           ) [ 00000000000]
tmp_10          (add           ) [ 00100000000]
sext_ln24_11    (sext          ) [ 01111110000]
mul_ln24        (mul           ) [ 00111000000]
sext_ln24_13    (sext          ) [ 00110000000]
tmp4            (sub           ) [ 00000000000]
tmp4_cast       (sext          ) [ 00110000000]
sext_ln24_14    (sext          ) [ 01111110000]
mul_ln24_3      (mul           ) [ 00111000000]
sext_ln24_15    (sext          ) [ 00111000000]
sext_ln24_17    (sext          ) [ 00110000000]
dst_offset_read (read          ) [ 01111111111]
tmp_1           (bitconcatenate) [ 00000000000]
zext_ln8        (zext          ) [ 00000000000]
dst_addr        (getelementptr ) [ 00000000000]
sext_ln24       (sext          ) [ 00000000000]
sext_ln24_1     (sext          ) [ 00000000000]
sext_ln24_2     (sext          ) [ 00000000000]
sext_ln11       (sext          ) [ 00000000000]
sext_ln24_4     (sext          ) [ 00000000000]
sext_ln24_5     (sext          ) [ 00000000000]
sext_ln24_6     (sext          ) [ 00000000000]
sext_ln24_8     (sext          ) [ 00000000000]
sext_ln24_9     (sext          ) [ 00000000000]
tmp3            (bitconcatenate) [ 00000000000]
add_ln26        (add           ) [ 00000000000]
trunc_ln        (partselect    ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
tmp7            (sub           ) [ 00000000000]
tmp7_cast15     (sext          ) [ 01011100000]
tmp11           (sub           ) [ 00000000000]
tmp11_cast      (sext          ) [ 00000000000]
tmp12           (sub           ) [ 00011000000]
tmp17           (sub           ) [ 00000000000]
tmp17_cast      (sext          ) [ 00000000000]
tmp18           (sub           ) [ 00000000000]
tmp19           (add           ) [ 00000000000]
tmp19_cast      (sext          ) [ 01011100000]
tmp22           (sub           ) [ 00000000000]
tmp22_cast      (sext          ) [ 00011000000]
tmp25           (sub           ) [ 00000000000]
tmp25_cast17    (sext          ) [ 01011100000]
tmp27           (add           ) [ 00000000000]
tmp27_cast      (sext          ) [ 00000000000]
empty           (trunc         ) [ 00000000000]
p_shl1          (bitconcatenate) [ 00000000000]
tmp28           (sub           ) [ 00000000000]
p_shl           (bitconcatenate) [ 00000000000]
sub_ln26        (sub           ) [ 00000000000]
add_ln26_4      (add           ) [ 00000000000]
trunc_ln26_4    (partselect    ) [ 00010000000]
sext_ln24_16    (sext          ) [ 00000000000]
mul_ln24_7      (mul           ) [ 00011000000]
tmp35           (sub           ) [ 00000000000]
sext_ln26       (sext          ) [ 01011100000]
tmp39           (sub           ) [ 00000000000]
tmp39_cast      (sext          ) [ 00000000000]
tmp40           (add           ) [ 00011000000]
mul_ln24_11     (mul           ) [ 00011000000]
tmp_7           (bitconcatenate) [ 00000000000]
zext_ln26_3     (zext          ) [ 00000000000]
dst_addr_4      (getelementptr ) [ 00000000000]
sext_ln24_10    (sext          ) [ 01101110000]
sext_ln24_12    (sext          ) [ 00001000000]
mul_ln24_1      (mul           ) [ 01001100000]
mul_ln24_2      (mul           ) [ 00001000000]
tmp5            (mul           ) [ 00001000000]
mul_ln24_4      (mul           ) [ 00001000000]
mul_ln24_5      (mul           ) [ 01001100000]
store_ln26      (store         ) [ 00000000000]
mul_ln24_8      (mul           ) [ 00001000000]
mul_ln24_12     (mul           ) [ 00001000000]
sext_ln24_7     (sext          ) [ 00000000000]
mul_ln26        (mul           ) [ 01000100000]
add_ln26_8      (add           ) [ 01100110000]
add_ln26_11     (add           ) [ 01100110000]
tmp13           (add           ) [ 00000000000]
tmp13_cast      (sext          ) [ 01100110000]
mul_ln26_1      (mul           ) [ 01000100000]
tmp23           (mul           ) [ 01000100000]
mul_ln26_2      (mul           ) [ 01000100000]
add_ln26_14     (add           ) [ 01110111000]
mul_ln24_9      (mul           ) [ 01100110000]
mul_ln26_3      (mul           ) [ 01000100000]
add_ln26_19     (add           ) [ 01110111000]
tmp41           (sub           ) [ 00000000000]
tmp41_cast      (sext          ) [ 01100110000]
mul_ln24_13     (mul           ) [ 01100110000]
add_ln26_25     (add           ) [ 01110111000]
mul_ln11        (mul           ) [ 00100010000]
add_ln26_10     (add           ) [ 00100010000]
add_ln26_13     (add           ) [ 00110011000]
add_ln26_16     (add           ) [ 00110011000]
add_ln26_17     (add           ) [ 00110011000]
tmp33           (mul           ) [ 00100010000]
add_ln26_22     (add           ) [ 00110011000]
mul_ln26_4      (mul           ) [ 00100010000]
tmp51           (mul           ) [ 00100010000]
mul_ln26_5      (mul           ) [ 00100010000]
add_ln26_9      (add           ) [ 00000000000]
add_ln26_12     (add           ) [ 00000000000]
add_ln26_1      (add           ) [ 00000000000]
trunc_ln26_1    (partselect    ) [ 00011001100]
tmp14           (mul           ) [ 00010001000]
mul_ln11_1      (mul           ) [ 00010001000]
mul_ln24_6      (mul           ) [ 00010001000]
add_ln26_21     (add           ) [ 00010001000]
tmp42           (mul           ) [ 00010001000]
add_ln26_24     (add           ) [ 00010001000]
mul_ln24_10     (mul           ) [ 00010001000]
add_ln26_27     (add           ) [ 00010001000]
add_ln26_28     (add           ) [ 00010001000]
tmp_3           (bitconcatenate) [ 00000000000]
zext_ln26_1     (zext          ) [ 00000000000]
dst_addr_2      (getelementptr ) [ 00000000000]
add_ln26_2      (add           ) [ 00000000000]
trunc_ln26_2    (partselect    ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
add_ln26_15     (add           ) [ 00000000000]
add_ln26_18     (add           ) [ 00000000000]
add_ln26_3      (add           ) [ 00000000000]
trunc_ln26_3    (partselect    ) [ 01001000110]
add_ln26_20     (add           ) [ 00000000000]
add_ln26_23     (add           ) [ 00000000000]
add_ln26_5      (add           ) [ 00000000000]
trunc_ln26_5    (partselect    ) [ 01001000110]
add_ln26_6      (add           ) [ 00000000000]
trunc_ln26_6    (partselect    ) [ 00001000100]
add_ln26_26     (add           ) [ 00000000000]
add_ln26_29     (add           ) [ 00000000000]
add_ln26_7      (add           ) [ 00000000000]
trunc_ln26_7    (partselect    ) [ 01101000111]
tmp_2           (bitconcatenate) [ 00000000000]
zext_ln26       (zext          ) [ 00000000000]
dst_addr_1      (getelementptr ) [ 00000000000]
tmp_9           (bitconcatenate) [ 00000000000]
zext_ln26_5     (zext          ) [ 00000000000]
dst_addr_6      (getelementptr ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
tmp_6           (bitconcatenate) [ 00000000000]
zext_ln26_2     (zext          ) [ 00000000000]
dst_addr_3      (getelementptr ) [ 00000000000]
tmp_8           (bitconcatenate) [ 00000000000]
zext_ln26_4     (zext          ) [ 00000000000]
dst_addr_5      (getelementptr ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
tmp_s           (bitconcatenate) [ 00000000000]
zext_ln26_6     (zext          ) [ 00000000000]
dst_addr_7      (getelementptr ) [ 00000000000]
store_ln26      (store         ) [ 00000000000]
ret_ln28        (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="src_7_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="src_6_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="src_5_val_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_val_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_4_val_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_val_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_3_val_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_val_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_2_val_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_val_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_1_val_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_val_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_0_val_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_0_val_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dst_offset_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="dst_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="6" slack="0"/>
<pin id="141" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="143" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 store_ln26/3 store_ln26/7 store_ln26/8 store_ln26/8 store_ln26/9 store_ln26/9 store_ln26/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="dst_addr_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_4/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="dst_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_2/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="dst_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_1/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dst_addr_6_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_6/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dst_addr_3_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_3/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="dst_addr_5_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_5/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="dst_addr_7_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_7/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln24_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln11_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="shl_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="29" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp218_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp218/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="29" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="13" slack="0"/>
<pin id="239" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp5716_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5716/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="29" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln24_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="29" slack="0"/>
<pin id="259" dir="0" index="1" bw="29" slack="0"/>
<pin id="260" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="29" slack="0"/>
<pin id="265" dir="0" index="1" bw="29" slack="0"/>
<pin id="266" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln24_11_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_11/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mul_ln24_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="15" slack="0"/>
<pin id="276" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln24_13_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_13/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln24_14_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_14/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mul_ln24_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="15" slack="0"/>
<pin id="290" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_3/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln24_15_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_15/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln24_17_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_17/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln24_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln24_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln24_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln11_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln24_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln24_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln24_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln24_8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln24_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_9/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="29" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="1"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln26_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="29" slack="1"/>
<pin id="350" dir="0" index="1" bw="29" slack="0"/>
<pin id="351" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="29" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp7_cast15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="17" slack="0"/>
<pin id="372" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast15/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp11_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp11_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="17" slack="0"/>
<pin id="382" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp12_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp17_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp17/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp17_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp17_cast/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp18_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="17" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="0"/>
<pin id="402" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp18/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp19_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="18" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp19_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="0"/>
<pin id="413" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp19_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp25_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp25/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp25_cast17_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="17" slack="0"/>
<pin id="423" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp25_cast17/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp27_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp27_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="0"/>
<pin id="433" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp27_cast/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="17" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_shl1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="29" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp28_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="17" slack="0"/>
<pin id="449" dir="0" index="1" bw="29" slack="0"/>
<pin id="450" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp28/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="29" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="29" slack="1"/>
<pin id="462" dir="0" index="1" bw="29" slack="0"/>
<pin id="463" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln26_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="29" slack="0"/>
<pin id="467" dir="0" index="1" bw="29" slack="0"/>
<pin id="468" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln26_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="29" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_4/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln24_16_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_16/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mul_ln24_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="15" slack="0"/>
<pin id="487" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_7/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp35_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp35/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln26_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="17" slack="0"/>
<pin id="498" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp39_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp39/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp39_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp39_cast/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp40_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp40/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="mul_ln24_11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="15" slack="0"/>
<pin id="519" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_11/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="1"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln26_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln24_10_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="2"/>
<pin id="536" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_10/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln24_12_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="2"/>
<pin id="539" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_12/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mul_ln24_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="15" slack="0"/>
<pin id="543" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mul_ln24_5_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="2"/>
<pin id="548" dir="0" index="1" bw="15" slack="0"/>
<pin id="549" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_5/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln24_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="3"/>
<pin id="553" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mul_ln24_9_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="1"/>
<pin id="556" dir="0" index="1" bw="15" slack="0"/>
<pin id="557" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_9/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="mul_ln24_13_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="3"/>
<pin id="561" dir="0" index="1" bw="15" slack="0"/>
<pin id="562" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_13/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln26_12_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="29" slack="2"/>
<pin id="566" dir="0" index="1" bw="29" slack="1"/>
<pin id="567" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln26_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="29" slack="0"/>
<pin id="570" dir="0" index="1" bw="29" slack="0"/>
<pin id="571" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln26_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="29" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="6" slack="0"/>
<pin id="578" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="3" slack="5"/>
<pin id="586" dir="0" index="2" bw="3" slack="0"/>
<pin id="587" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln26_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln26_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="29" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_2/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln26_18_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="29" slack="2"/>
<pin id="607" dir="0" index="1" bw="29" slack="2"/>
<pin id="608" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_18/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln26_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="29" slack="0"/>
<pin id="611" dir="0" index="1" bw="29" slack="0"/>
<pin id="612" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln26_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="29" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_3/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln26_23_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="29" slack="2"/>
<pin id="626" dir="0" index="1" bw="29" slack="1"/>
<pin id="627" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_23/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln26_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="29" slack="0"/>
<pin id="630" dir="0" index="1" bw="29" slack="0"/>
<pin id="631" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln26_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="0" index="1" bw="29" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_5/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln26_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="29" slack="0"/>
<pin id="646" dir="0" index="2" bw="5" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_6/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln26_29_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="29" slack="1"/>
<pin id="654" dir="0" index="1" bw="29" slack="1"/>
<pin id="655" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_29/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln26_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="29" slack="0"/>
<pin id="658" dir="0" index="1" bw="29" slack="0"/>
<pin id="659" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln26_7_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="0" index="1" bw="29" slack="0"/>
<pin id="664" dir="0" index="2" bw="5" slack="0"/>
<pin id="665" dir="0" index="3" bw="6" slack="0"/>
<pin id="666" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_7/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="0"/>
<pin id="673" dir="0" index="1" bw="3" slack="6"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln26_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_9_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="0" index="1" bw="3" slack="6"/>
<pin id="686" dir="0" index="2" bw="2" slack="0"/>
<pin id="687" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln26_5_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="0" index="1" bw="3" slack="7"/>
<pin id="698" dir="0" index="2" bw="3" slack="0"/>
<pin id="699" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln26_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="7"/>
<pin id="710" dir="0" index="2" bw="3" slack="0"/>
<pin id="711" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln26_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_s_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="0" index="1" bw="3" slack="8"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln26_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/10 "/>
</bind>
</comp>

<comp id="731" class="1007" name="grp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="15" slack="0"/>
<pin id="734" dir="0" index="2" bw="13" slack="0"/>
<pin id="735" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_2/1 add_ln26_11/3 "/>
</bind>
</comp>

<comp id="739" class="1007" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="0" index="1" bw="16" slack="0"/>
<pin id="742" dir="0" index="2" bw="12" slack="0"/>
<pin id="743" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="744" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp4/1 tmp4_cast/1 tmp5/1 add_ln26_8/3 "/>
</bind>
</comp>

<comp id="748" class="1007" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="14" slack="0"/>
<pin id="751" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="752" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_4/1 add_ln26_14/3 "/>
</bind>
</comp>

<comp id="755" class="1007" name="grp_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="0" index="1" bw="15" slack="0"/>
<pin id="758" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="759" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_8/1 add_ln26_19/3 "/>
</bind>
</comp>

<comp id="762" class="1007" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="14" slack="0"/>
<pin id="765" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="766" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_12/1 add_ln26_25/3 "/>
</bind>
</comp>

<comp id="769" class="1007" name="grp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="0"/>
<pin id="771" dir="0" index="1" bw="13" slack="0"/>
<pin id="772" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="773" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/2 add_ln26_10/4 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="18" slack="0"/>
<pin id="778" dir="0" index="1" bw="14" slack="0"/>
<pin id="779" dir="0" index="2" bw="13" slack="0"/>
<pin id="780" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_1/2 add_ln26_13/4 "/>
</bind>
</comp>

<comp id="784" class="1007" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="1"/>
<pin id="786" dir="0" index="1" bw="16" slack="1"/>
<pin id="787" dir="0" index="2" bw="13" slack="0"/>
<pin id="788" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp22/2 tmp22_cast/2 tmp23/2 add_ln26_16/4 "/>
</bind>
</comp>

<comp id="791" class="1007" name="grp_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="17" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="0" index="2" bw="13" slack="0"/>
<pin id="795" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_2/2 add_ln26_17/4 "/>
</bind>
</comp>

<comp id="799" class="1007" name="grp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="17" slack="0"/>
<pin id="801" dir="0" index="1" bw="13" slack="0"/>
<pin id="802" dir="0" index="2" bw="13" slack="0"/>
<pin id="803" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_3/2 add_ln26_22/4 "/>
</bind>
</comp>

<comp id="807" class="1007" name="grp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="0" index="1" bw="14" slack="0"/>
<pin id="810" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="811" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln11/3 add_ln26_9/5 "/>
</bind>
</comp>

<comp id="815" class="1007" name="grp_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="17" slack="1"/>
<pin id="817" dir="0" index="1" bw="12" slack="0"/>
<pin id="818" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="819" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp33/3 add_ln26_21/5 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="1"/>
<pin id="823" dir="0" index="1" bw="13" slack="0"/>
<pin id="824" dir="0" index="2" bw="13" slack="0"/>
<pin id="825" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_4/3 add_ln26_24/5 "/>
</bind>
</comp>

<comp id="828" class="1007" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="17" slack="1"/>
<pin id="830" dir="0" index="1" bw="13" slack="0"/>
<pin id="831" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="832" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp51/3 add_ln26_27/5 "/>
</bind>
</comp>

<comp id="834" class="1007" name="grp_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="17" slack="1"/>
<pin id="836" dir="0" index="1" bw="12" slack="0"/>
<pin id="837" dir="0" index="2" bw="13" slack="0"/>
<pin id="838" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_5/3 add_ln26_28/5 "/>
</bind>
</comp>

<comp id="841" class="1007" name="grp_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="18" slack="1"/>
<pin id="843" dir="0" index="1" bw="16" slack="0"/>
<pin id="844" dir="0" index="2" bw="13" slack="0"/>
<pin id="845" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="846" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp13/4 tmp13_cast/4 tmp14/4 add_ln26_2/6 "/>
</bind>
</comp>

<comp id="850" class="1007" name="grp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="0" index="1" bw="14" slack="0"/>
<pin id="853" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="854" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln11_1/4 add_ln26_15/6 "/>
</bind>
</comp>

<comp id="857" class="1007" name="grp_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="2"/>
<pin id="859" dir="0" index="1" bw="15" slack="0"/>
<pin id="860" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="861" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_6/4 add_ln26_20/6 "/>
</bind>
</comp>

<comp id="864" class="1007" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="18" slack="1"/>
<pin id="866" dir="0" index="1" bw="16" slack="0"/>
<pin id="867" dir="0" index="2" bw="14" slack="0"/>
<pin id="868" dir="0" index="3" bw="29" slack="0"/>
<pin id="869" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp41/4 tmp41_cast/4 tmp42/4 add_ln26_6/6 "/>
</bind>
</comp>

<comp id="874" class="1007" name="grp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="2"/>
<pin id="876" dir="0" index="1" bw="14" slack="0"/>
<pin id="877" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="878" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_10/4 add_ln26_26/6 "/>
</bind>
</comp>

<comp id="881" class="1005" name="src_7_val_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_7_val_read "/>
</bind>
</comp>

<comp id="887" class="1005" name="src_6_val_read_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_6_val_read "/>
</bind>
</comp>

<comp id="894" class="1005" name="src_5_val_read_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_5_val_read "/>
</bind>
</comp>

<comp id="900" class="1005" name="src_4_val_read_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_4_val_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="src_3_val_read_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_3_val_read "/>
</bind>
</comp>

<comp id="910" class="1005" name="src_2_val_read_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_2_val_read "/>
</bind>
</comp>

<comp id="915" class="1005" name="src_1_val_read_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_1_val_read "/>
</bind>
</comp>

<comp id="920" class="1005" name="src_0_val_read_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_0_val_read "/>
</bind>
</comp>

<comp id="926" class="1005" name="sext_ln24_3_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="17" slack="1"/>
<pin id="928" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="sext_ln11_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="17" slack="1"/>
<pin id="934" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="1"/>
<pin id="939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp218_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp218 "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_10_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="29" slack="1"/>
<pin id="949" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="953" class="1005" name="sext_ln24_11_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="29" slack="3"/>
<pin id="955" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln24_11 "/>
</bind>
</comp>

<comp id="958" class="1005" name="mul_ln24_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="29" slack="2"/>
<pin id="960" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="963" class="1005" name="sext_ln24_13_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="29" slack="1"/>
<pin id="965" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_13 "/>
</bind>
</comp>

<comp id="969" class="1005" name="sext_ln24_14_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="29" slack="3"/>
<pin id="971" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln24_14 "/>
</bind>
</comp>

<comp id="974" class="1005" name="mul_ln24_3_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="29" slack="2"/>
<pin id="976" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln24_3 "/>
</bind>
</comp>

<comp id="979" class="1005" name="sext_ln24_15_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="29" slack="1"/>
<pin id="981" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_15 "/>
</bind>
</comp>

<comp id="985" class="1005" name="sext_ln24_17_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="29" slack="1"/>
<pin id="987" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_17 "/>
</bind>
</comp>

<comp id="991" class="1005" name="dst_offset_read_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="1"/>
<pin id="993" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp7_cast15_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="29" slack="1"/>
<pin id="1004" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_cast15 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp12_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="18" slack="2"/>
<pin id="1010" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp19_cast_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="29" slack="1"/>
<pin id="1015" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp19_cast "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp25_cast17_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="29" slack="1"/>
<pin id="1021" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp25_cast17 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="trunc_ln26_4_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="1"/>
<pin id="1027" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_4 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="mul_ln24_7_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="29" slack="1"/>
<pin id="1032" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_7 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="sext_ln26_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="29" slack="1"/>
<pin id="1037" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp40_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="18" slack="2"/>
<pin id="1043" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp40 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="mul_ln24_11_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="29" slack="1"/>
<pin id="1048" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_11 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="sext_ln24_10_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="29" slack="1"/>
<pin id="1053" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_10 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sext_ln24_12_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="29" slack="1"/>
<pin id="1059" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_12 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="mul_ln24_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="29" slack="1"/>
<pin id="1064" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="mul_ln24_5_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="29" slack="1"/>
<pin id="1069" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_5 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln26_8_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="29" slack="1"/>
<pin id="1074" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_8 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="add_ln26_11_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="29" slack="2"/>
<pin id="1079" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_11 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="add_ln26_14_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="29" slack="2"/>
<pin id="1084" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_14 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="mul_ln24_9_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="29" slack="1"/>
<pin id="1089" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_9 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="add_ln26_19_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="29" slack="2"/>
<pin id="1094" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_19 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="mul_ln24_13_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="29" slack="1"/>
<pin id="1099" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_13 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="add_ln26_25_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="29" slack="2"/>
<pin id="1104" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_25 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="add_ln26_10_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="29" slack="1"/>
<pin id="1109" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_10 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="add_ln26_13_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="29" slack="1"/>
<pin id="1114" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_13 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="add_ln26_16_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="29" slack="2"/>
<pin id="1119" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_16 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="add_ln26_17_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="29" slack="2"/>
<pin id="1124" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_17 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln26_22_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="29" slack="2"/>
<pin id="1129" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_22 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="trunc_ln26_1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="2"/>
<pin id="1134" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="add_ln26_21_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="29" slack="1"/>
<pin id="1139" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_21 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="add_ln26_24_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="29" slack="1"/>
<pin id="1144" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_24 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln26_27_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="29" slack="1"/>
<pin id="1149" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_27 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="add_ln26_28_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="29" slack="1"/>
<pin id="1154" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_28 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="trunc_ln26_3_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="2"/>
<pin id="1159" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26_3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="trunc_ln26_5_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="2"/>
<pin id="1164" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26_5 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="trunc_ln26_6_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="1"/>
<pin id="1169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_6 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="trunc_ln26_7_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="3"/>
<pin id="1174" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln26_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="128" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="177" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="204"><net_src comp="98" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="92" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="74" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="104" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="110" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="86" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="80" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="116" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="92" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="98" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="235" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="209" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="249" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="110" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="74" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="104" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="86" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="92" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="122" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="363"><net_src comp="353" pin="4"/><net_sink comp="135" pin=4"/></net>

<net id="368"><net_src comp="320" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="329" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="317" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="320" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="326" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="314" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="323" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="338" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="332" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="317" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="332" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="329" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="22" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="431" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="439" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="447" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="314" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="335" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="320" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="317" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="326" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="481" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="30" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="40" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="36" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="558"><net_src comp="34" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="36" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="572"><net_src comp="564" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="48" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="50" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="601"><net_src comp="46" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="603"><net_src comp="50" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="604"><net_src comp="595" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="620"><net_src comp="46" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="50" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="46" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="628" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="50" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="649"><net_src comp="46" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="48" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="50" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="660"><net_src comp="652" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="667"><net_src comp="46" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="48" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="50" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="676"><net_src comp="40" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="681"><net_src comp="671" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="688"><net_src comp="40" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="66" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="683" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="700"><net_src comp="40" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="68" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="705"><net_src comp="695" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="712"><net_src comp="40" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="70" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="717"><net_src comp="707" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="724"><net_src comp="40" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="72" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="729"><net_src comp="719" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="736"><net_src comp="279" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="30" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="58" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="201" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="205" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="32" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="753"><net_src comp="293" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="34" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="297" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="36" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="767"><net_src comp="297" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="34" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="370" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="52" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="411" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="54" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="58" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="790"><net_src comp="52" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="421" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="32" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="496" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="52" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="58" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="812"><net_src comp="534" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="807" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="820"><net_src comp="32" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="60" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="58" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="52" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="32" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="58" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="847"><net_src comp="551" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="60" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="849"><net_src comp="841" pin="4"/><net_sink comp="595" pin=1"/></net>

<net id="855"><net_src comp="28" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="856"><net_src comp="850" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="862"><net_src comp="30" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="863"><net_src comp="857" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="870"><net_src comp="551" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="54" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="872"><net_src comp="821" pin="3"/><net_sink comp="864" pin=3"/></net>

<net id="873"><net_src comp="864" pin="4"/><net_sink comp="643" pin=1"/></net>

<net id="879"><net_src comp="28" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="874" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="884"><net_src comp="74" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="890"><net_src comp="80" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="897"><net_src comp="86" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="903"><net_src comp="92" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="908"><net_src comp="98" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="913"><net_src comp="104" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="918"><net_src comp="110" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="923"><net_src comp="116" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="929"><net_src comp="201" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="935"><net_src comp="205" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="940"><net_src comp="217" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="945"><net_src comp="229" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="950"><net_src comp="263" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="956"><net_src comp="269" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="961"><net_src comp="273" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="966"><net_src comp="279" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="972"><net_src comp="283" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="977"><net_src comp="287" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="982"><net_src comp="293" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="988"><net_src comp="297" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="994"><net_src comp="122" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="997"><net_src comp="991" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="998"><net_src comp="991" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="999"><net_src comp="991" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1005"><net_src comp="370" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1011"><net_src comp="384" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1016"><net_src comp="411" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1022"><net_src comp="421" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1028"><net_src comp="471" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="1033"><net_src comp="484" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1038"><net_src comp="496" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1044"><net_src comp="510" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1049"><net_src comp="516" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1054"><net_src comp="534" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1060"><net_src comp="537" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1065"><net_src comp="540" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1070"><net_src comp="546" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1075"><net_src comp="739" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1080"><net_src comp="731" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1085"><net_src comp="748" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1090"><net_src comp="554" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1095"><net_src comp="755" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1100"><net_src comp="559" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1105"><net_src comp="762" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1110"><net_src comp="769" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1115"><net_src comp="776" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1120"><net_src comp="784" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1125"><net_src comp="791" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1130"><net_src comp="799" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1135"><net_src comp="573" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="1140"><net_src comp="815" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1145"><net_src comp="821" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1150"><net_src comp="828" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1155"><net_src comp="834" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1160"><net_src comp="614" pin="4"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="1165"><net_src comp="633" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1170"><net_src comp="643" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1175"><net_src comp="661" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="135" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 7 8 9 10 }
 - Input state : 
	Port: dct_1d.1 : src_0_val | {1 }
	Port: dct_1d.1 : src_1_val | {1 }
	Port: dct_1d.1 : src_2_val | {1 }
	Port: dct_1d.1 : src_3_val | {1 }
	Port: dct_1d.1 : src_4_val | {1 }
	Port: dct_1d.1 : src_5_val | {1 }
	Port: dct_1d.1 : src_6_val | {1 }
	Port: dct_1d.1 : src_7_val | {1 }
	Port: dct_1d.1 : dst_offset | {2 }
  - Chain level:
	State 1
		tmp218 : 1
		tmp6 : 1
		add_ln24 : 1
		tmp_10 : 2
		mul_ln24 : 1
		mul_ln24_2 : 1
		tmp4 : 1
		tmp4_cast : 2
		tmp5 : 3
		mul_ln24_3 : 1
		mul_ln24_4 : 1
		mul_ln24_8 : 1
		mul_ln24_12 : 1
	State 2
		zext_ln8 : 1
		dst_addr : 2
		add_ln26 : 1
		trunc_ln : 2
		store_ln26 : 3
		tmp7 : 1
		tmp7_cast15 : 2
		mul_ln26 : 3
		tmp11 : 1
		tmp11_cast : 2
		tmp12 : 3
		tmp17 : 1
		tmp17_cast : 2
		tmp18 : 3
		tmp19 : 4
		tmp19_cast : 5
		mul_ln26_1 : 6
		tmp22_cast : 1
		tmp23 : 2
		tmp25 : 1
		tmp25_cast17 : 2
		mul_ln26_2 : 3
		tmp27 : 1
		tmp27_cast : 2
		empty : 2
		p_shl1 : 3
		tmp28 : 4
		sub_ln26 : 1
		add_ln26_4 : 5
		trunc_ln26_4 : 6
		mul_ln24_7 : 1
		tmp35 : 1
		sext_ln26 : 2
		mul_ln26_3 : 3
		tmp39 : 1
		tmp39_cast : 2
		tmp40 : 3
		mul_ln24_11 : 1
	State 3
		zext_ln26_3 : 1
		dst_addr_4 : 2
		mul_ln11 : 1
		mul_ln24_1 : 1
		add_ln26_8 : 1
		add_ln26_11 : 1
		add_ln26_14 : 1
		store_ln26 : 3
		add_ln26_19 : 1
		add_ln26_25 : 1
	State 4
		add_ln26_10 : 1
		tmp13 : 1
		tmp13_cast : 2
		tmp14 : 3
		add_ln26_13 : 1
		add_ln26_16 : 1
		add_ln26_17 : 1
		add_ln26_22 : 1
		tmp41 : 1
		tmp41_cast : 2
		tmp42 : 3
	State 5
		add_ln26_9 : 1
		add_ln26_21 : 1
		add_ln26_24 : 1
		add_ln26_27 : 1
		add_ln26_28 : 1
	State 6
		add_ln26_1 : 1
		trunc_ln26_1 : 2
		add_ln26_2 : 1
		add_ln26_15 : 1
		add_ln26_20 : 1
		add_ln26_6 : 1
		add_ln26_26 : 1
	State 7
		zext_ln26_1 : 1
		dst_addr_2 : 2
		trunc_ln26_2 : 1
		store_ln26 : 3
		add_ln26_3 : 1
		trunc_ln26_3 : 2
		add_ln26_5 : 1
		trunc_ln26_5 : 2
		trunc_ln26_6 : 1
		add_ln26_7 : 1
		trunc_ln26_7 : 2
	State 8
		zext_ln26 : 1
		dst_addr_1 : 2
		zext_ln26_5 : 1
		dst_addr_6 : 2
		store_ln26 : 3
		store_ln26 : 3
	State 9
		zext_ln26_2 : 1
		dst_addr_3 : 2
		zext_ln26_4 : 1
		dst_addr_5 : 2
		store_ln26 : 3
		store_ln26 : 3
	State 10
		zext_ln26_6 : 1
		dst_addr_7 : 2
		store_ln26 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_217         |    0    |    0    |    23   |
|          |         tmp1_fu_223         |    0    |    0    |    16   |
|          |        tmp218_fu_229        |    0    |    0    |    16   |
|          |        tmp5716_fu_243       |    0    |    0    |    23   |
|          |       add_ln24_fu_257       |    0    |    0    |    29   |
|          |        tmp_10_fu_263        |    0    |    0    |    29   |
|          |       add_ln26_fu_348       |    0    |    0    |    36   |
|          |         tmp19_fu_405        |    0    |    0    |    18   |
|          |         tmp27_fu_425        |    0    |    0    |    23   |
|    add   |      add_ln26_4_fu_465      |    0    |    0    |    29   |
|          |         tmp40_fu_510        |    0    |    0    |    24   |
|          |      add_ln26_12_fu_564     |    0    |    0    |    29   |
|          |      add_ln26_1_fu_568      |    0    |    0    |    29   |
|          |      add_ln26_18_fu_605     |    0    |    0    |    29   |
|          |      add_ln26_3_fu_609      |    0    |    0    |    29   |
|          |      add_ln26_23_fu_624     |    0    |    0    |    29   |
|          |      add_ln26_5_fu_628      |    0    |    0    |    29   |
|          |      add_ln26_29_fu_652     |    0    |    0    |    29   |
|          |      add_ln26_7_fu_656      |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp7_fu_364         |    0    |    0    |    23   |
|          |         tmp11_fu_374        |    0    |    0    |    23   |
|          |         tmp12_fu_384        |    0    |    0    |    24   |
|          |         tmp17_fu_390        |    0    |    0    |    23   |
|    sub   |         tmp18_fu_399        |    0    |    0    |    17   |
|          |         tmp25_fu_415        |    0    |    0    |    23   |
|          |         tmp28_fu_447        |    0    |    0    |    29   |
|          |       sub_ln26_fu_460       |    0    |    0    |    36   |
|          |         tmp35_fu_490        |    0    |    0    |    23   |
|          |         tmp39_fu_500        |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln24_fu_273       |    1    |    0    |    6    |
|          |      mul_ln24_3_fu_287      |    1    |    0    |    6    |
|          |      mul_ln24_7_fu_484      |    1    |    0    |    6    |
|    mul   |      mul_ln24_11_fu_516     |    1    |    0    |    6    |
|          |      mul_ln24_1_fu_540      |    1    |    0    |    6    |
|          |      mul_ln24_5_fu_546      |    1    |    0    |    6    |
|          |      mul_ln24_9_fu_554      |    1    |    0    |    6    |
|          |      mul_ln24_13_fu_559     |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_731         |    1    |    0    |    0    |
|          |          grp_fu_748         |    1    |    0    |    0    |
|          |          grp_fu_755         |    1    |    0    |    0    |
|          |          grp_fu_762         |    1    |    0    |    0    |
|          |          grp_fu_769         |    1    |    0    |    0    |
|          |          grp_fu_776         |    1    |    0    |    0    |
|          |          grp_fu_791         |    1    |    0    |    0    |
|  muladd  |          grp_fu_799         |    1    |    0    |    0    |
|          |          grp_fu_807         |    1    |    0    |    0    |
|          |          grp_fu_815         |    1    |    0    |    0    |
|          |          grp_fu_821         |    1    |    0    |    0    |
|          |          grp_fu_828         |    1    |    0    |    0    |
|          |          grp_fu_834         |    1    |    0    |    0    |
|          |          grp_fu_850         |    1    |    0    |    0    |
|          |          grp_fu_857         |    1    |    0    |    0    |
|          |          grp_fu_874         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_739         |    1    |    0    |    0    |
| submuladd|          grp_fu_784         |    1    |    0    |    0    |
|          |          grp_fu_864         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| addmuladd|          grp_fu_841         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  src_7_val_read_read_fu_74  |    0    |    0    |    0    |
|          |  src_6_val_read_read_fu_80  |    0    |    0    |    0    |
|          |  src_5_val_read_read_fu_86  |    0    |    0    |    0    |
|          |  src_4_val_read_read_fu_92  |    0    |    0    |    0    |
|   read   |  src_3_val_read_read_fu_98  |    0    |    0    |    0    |
|          |  src_2_val_read_read_fu_104 |    0    |    0    |    0    |
|          |  src_1_val_read_read_fu_110 |    0    |    0    |    0    |
|          |  src_0_val_read_read_fu_116 |    0    |    0    |    0    |
|          | dst_offset_read_read_fu_122 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln24_3_fu_201     |    0    |    0    |    0    |
|          |      sext_ln11_1_fu_205     |    0    |    0    |    0    |
|          |     sext_ln24_11_fu_269     |    0    |    0    |    0    |
|          |     sext_ln24_13_fu_279     |    0    |    0    |    0    |
|          |     sext_ln24_14_fu_283     |    0    |    0    |    0    |
|          |     sext_ln24_15_fu_293     |    0    |    0    |    0    |
|          |     sext_ln24_17_fu_297     |    0    |    0    |    0    |
|          |       sext_ln24_fu_314      |    0    |    0    |    0    |
|          |      sext_ln24_1_fu_317     |    0    |    0    |    0    |
|          |      sext_ln24_2_fu_320     |    0    |    0    |    0    |
|          |       sext_ln11_fu_323      |    0    |    0    |    0    |
|          |      sext_ln24_4_fu_326     |    0    |    0    |    0    |
|          |      sext_ln24_5_fu_329     |    0    |    0    |    0    |
|   sext   |      sext_ln24_6_fu_332     |    0    |    0    |    0    |
|          |      sext_ln24_8_fu_335     |    0    |    0    |    0    |
|          |      sext_ln24_9_fu_338     |    0    |    0    |    0    |
|          |      tmp7_cast15_fu_370     |    0    |    0    |    0    |
|          |      tmp11_cast_fu_380      |    0    |    0    |    0    |
|          |      tmp17_cast_fu_395      |    0    |    0    |    0    |
|          |      tmp19_cast_fu_411      |    0    |    0    |    0    |
|          |     tmp25_cast17_fu_421     |    0    |    0    |    0    |
|          |      tmp27_cast_fu_431      |    0    |    0    |    0    |
|          |     sext_ln24_16_fu_481     |    0    |    0    |    0    |
|          |       sext_ln26_fu_496      |    0    |    0    |    0    |
|          |      tmp39_cast_fu_506      |    0    |    0    |    0    |
|          |     sext_ln24_10_fu_534     |    0    |    0    |    0    |
|          |     sext_ln24_12_fu_537     |    0    |    0    |    0    |
|          |      sext_ln24_7_fu_551     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_209        |    0    |    0    |    0    |
|          |         tmp_4_fu_235        |    0    |    0    |    0    |
|          |         tmp6_fu_249         |    0    |    0    |    0    |
|          |         tmp_1_fu_301        |    0    |    0    |    0    |
|          |         tmp3_fu_341         |    0    |    0    |    0    |
|          |        p_shl1_fu_439        |    0    |    0    |    0    |
|bitconcatenate|         p_shl_fu_453        |    0    |    0    |    0    |
|          |         tmp_7_fu_522        |    0    |    0    |    0    |
|          |         tmp_3_fu_583        |    0    |    0    |    0    |
|          |         tmp_2_fu_671        |    0    |    0    |    0    |
|          |         tmp_9_fu_683        |    0    |    0    |    0    |
|          |         tmp_6_fu_695        |    0    |    0    |    0    |
|          |         tmp_8_fu_707        |    0    |    0    |    0    |
|          |         tmp_s_fu_719        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln8_fu_309       |    0    |    0    |    0    |
|          |      zext_ln26_3_fu_529     |    0    |    0    |    0    |
|          |      zext_ln26_1_fu_590     |    0    |    0    |    0    |
|   zext   |       zext_ln26_fu_678      |    0    |    0    |    0    |
|          |      zext_ln26_5_fu_690     |    0    |    0    |    0    |
|          |      zext_ln26_2_fu_702     |    0    |    0    |    0    |
|          |      zext_ln26_4_fu_714     |    0    |    0    |    0    |
|          |      zext_ln26_6_fu_726     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_353       |    0    |    0    |    0    |
|          |     trunc_ln26_4_fu_471     |    0    |    0    |    0    |
|          |     trunc_ln26_1_fu_573     |    0    |    0    |    0    |
|partselect|     trunc_ln26_2_fu_595     |    0    |    0    |    0    |
|          |     trunc_ln26_3_fu_614     |    0    |    0    |    0    |
|          |     trunc_ln26_5_fu_633     |    0    |    0    |    0    |
|          |     trunc_ln26_6_fu_643     |    0    |    0    |    0    |
|          |     trunc_ln26_7_fu_661     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         empty_fu_435        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    28   |    0    |   790   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln26_10_reg_1107 |   29   |
|  add_ln26_11_reg_1077 |   29   |
|  add_ln26_13_reg_1112 |   29   |
|  add_ln26_14_reg_1082 |   29   |
|  add_ln26_16_reg_1117 |   29   |
|  add_ln26_17_reg_1122 |   29   |
|  add_ln26_19_reg_1092 |   29   |
|  add_ln26_21_reg_1137 |   29   |
|  add_ln26_22_reg_1127 |   29   |
|  add_ln26_24_reg_1142 |   29   |
|  add_ln26_25_reg_1102 |   29   |
|  add_ln26_27_reg_1147 |   29   |
|  add_ln26_28_reg_1152 |   29   |
|  add_ln26_8_reg_1072  |   29   |
|dst_offset_read_reg_991|    3   |
|  mul_ln24_11_reg_1046 |   29   |
|  mul_ln24_13_reg_1097 |   29   |
|  mul_ln24_1_reg_1062  |   29   |
|   mul_ln24_3_reg_974  |   29   |
|  mul_ln24_5_reg_1067  |   29   |
|  mul_ln24_7_reg_1030  |   29   |
|  mul_ln24_9_reg_1087  |   29   |
|    mul_ln24_reg_958   |   29   |
|  sext_ln11_1_reg_932  |   17   |
| sext_ln24_10_reg_1051 |   29   |
|  sext_ln24_11_reg_953 |   29   |
| sext_ln24_12_reg_1057 |   29   |
|  sext_ln24_13_reg_963 |   29   |
|  sext_ln24_14_reg_969 |   29   |
|  sext_ln24_15_reg_979 |   29   |
|  sext_ln24_17_reg_985 |   29   |
|  sext_ln24_3_reg_926  |   17   |
|   sext_ln26_reg_1035  |   29   |
| src_0_val_read_reg_920|   16   |
| src_1_val_read_reg_915|   16   |
| src_2_val_read_reg_910|   16   |
| src_3_val_read_reg_905|   16   |
| src_4_val_read_reg_900|   16   |
| src_5_val_read_reg_894|   16   |
| src_6_val_read_reg_887|   16   |
| src_7_val_read_reg_881|   16   |
|     tmp12_reg_1008    |   18   |
|  tmp19_cast_reg_1013  |   29   |
|     tmp218_reg_942    |   16   |
| tmp25_cast17_reg_1019 |   29   |
|     tmp40_reg_1041    |   18   |
|  tmp7_cast15_reg_1002 |   29   |
|     tmp_10_reg_947    |   29   |
|      tmp_reg_937      |   16   |
| trunc_ln26_1_reg_1132 |   16   |
| trunc_ln26_3_reg_1157 |   16   |
| trunc_ln26_4_reg_1025 |   16   |
| trunc_ln26_5_reg_1162 |   16   |
| trunc_ln26_6_reg_1167 |   16   |
| trunc_ln26_7_reg_1172 |   16   |
+-----------------------+--------+
|         Total         |  1315  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_135 |  p0  |   4  |   6  |   24   ||    0    ||    20   |
| grp_access_fu_135 |  p1  |   4  |  16  |   64   ||    0    ||    20   |
| grp_access_fu_135 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_135 |  p4  |   4  |   6  |   24   ||    0    ||    20   |
|     grp_fu_731    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_739    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_748    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_755    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_762    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_769    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|     grp_fu_776    |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|     grp_fu_784    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_791    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_799    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_807    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_815    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_828    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_841    |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|     grp_fu_850    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_857    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_864    |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|     grp_fu_874    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   791  || 36.4869 ||    0    ||   267   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |    0   |   790  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   36   |    0   |   267  |
|  Register |    -   |    -   |  1315  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   36   |  1315  |  1057  |
+-----------+--------+--------+--------+--------+
