
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/askyvalos/dfx_genesys/dfx_genesys.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/askyvalos/dfx_genesys/dfx_genesys.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1875939
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/askyvalos/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clkin1', assumed default net type 'wire' [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/clocks.v:47]
INFO: [Synth 8-11241] undeclared symbol 'LOCKED', assumed default net type 'wire' [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/clocks.v:130]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.234 ; gain = 373.738 ; free physical = 3483 ; free virtual = 116563
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3457.203; parent = 2495.238; children = 961.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/top.v:58]
INFO: [Synth 8-6157] synthesizing module 'clocks' [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/clocks.v:35]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/askyvalos/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/home/askyvalos/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [/home/askyvalos/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80584]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (0#1) [/home/askyvalos/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80584]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/askyvalos/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/askyvalos/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (0#1) [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/clocks.v:35]
INFO: [Synth 8-6157] synthesizing module 'count' [/home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/.Xil/Vivado-1875683-tom-tom/realtime/count_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [/home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/.Xil/Vivado-1875683-tom-tom/realtime/count_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/top.v:58]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/askyvalos/files/ug947-vivado-partial-reconfiguration-tutorial/led_shift_count_7s/Sources/hdl/top/top.v:108]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2569.203 ; gain = 447.707 ; free physical = 3552 ; free virtual = 116633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3531.172; parent = 2569.207; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2587.016 ; gain = 465.520 ; free physical = 3558 ; free virtual = 116639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3548.984; parent = 2587.020; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2587.016 ; gain = 465.520 ; free physical = 3559 ; free virtual = 116640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3548.984; parent = 2587.020; children = 961.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.953 ; gain = 0.000 ; free physical = 3560 ; free virtual = 116641
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/askyvalos/dfx_genesys/dfx_genesys.runs/count_down_synth_1/count/count_in_context.xdc] for cell 'inst_count'
Finished Parsing XDC File [/home/askyvalos/dfx_genesys/dfx_genesys.runs/count_down_synth_1/count/count_in_context.xdc] for cell 'inst_count'
Parsing XDC File [/home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [/home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [/home/askyvalos/files/digilent-xdc-master/Genesys-2-Master.xdc]
Finished Parsing XDC File [/home/askyvalos/files/digilent-xdc-master/Genesys-2-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/askyvalos/files/digilent-xdc-master/Genesys-2-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/askyvalos/dfx_genesys/dfx_genesys.srcs/constrs_1/new/pblock_dfx_genesys.xdc]
Finished Parsing XDC File [/home/askyvalos/dfx_genesys/dfx_genesys.srcs/constrs_1/new/pblock_dfx_genesys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/askyvalos/dfx_genesys/dfx_genesys.srcs/constrs_1/new/pblock_dfx_genesys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.891 ; gain = 0.000 ; free physical = 3480 ; free virtual = 116561
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  MMCM_ADV => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.891 ; gain = 0.000 ; free physical = 3480 ; free virtual = 116561
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/askyvalos/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3579 ; free virtual = 116660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3579 ; free virtual = 116660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_count. (constraint file  /home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for inst_count. (constraint file  /home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/hd_reconfig.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3579 ; free virtual = 116660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3576 ; free virtual = 116657
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3568 ; free virtual = 116654
Synthesis current peak Physical Memory [PSS] (MB): peak = 1911.774; parent = 1710.926; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3453 ; free virtual = 116539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1989.392; parent = 1788.850; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3453 ; free virtual = 116539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1989.497; parent = 1788.955; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3445 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1989.837; parent = 1789.295; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1989.997; parent = 1789.455; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1990.013; parent = 1789.471; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1990.028; parent = 1789.486; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1990.044; parent = 1789.502; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1990.044; parent = 1789.502; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1990.060; parent = 1789.518; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |count         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |count    |     1|
|2     |BUFG     |     2|
|3     |MMCM_ADV |     1|
|4     |IBUF     |     1|
|5     |IBUFGDS  |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3446 ; free virtual = 116531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1990.091; parent = 1789.549; children = 200.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3596.844; parent = 2634.879; children = 961.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.891 ; gain = 465.520 ; free physical = 3498 ; free virtual = 116583
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.891 ; gain = 545.395 ; free physical = 3498 ; free virtual = 116583
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.891 ; gain = 0.000 ; free physical = 3497 ; free virtual = 116583
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.891 ; gain = 0.000 ; free physical = 3549 ; free virtual = 116634
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  MMCM_ADV => MMCME2_ADV: 1 instance 

Synth Design complete, checksum: 5f09e13b
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.891 ; gain = 914.227 ; free physical = 3748 ; free virtual = 116833
INFO: [Common 17-1381] The checkpoint '/home/askyvalos/dfx_genesys/dfx_genesys.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 13:07:26 2023...
