# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:05:15 on Dec 02,2024
# vlog -reportprogress 300 "+acc" -incr ../../rtl/FIFO/FIFO.v 
# -- Skipping module rshiftregne
# -- Skipping module fifo_interface
# -- Skipping module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 22:05:15 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:05:15 on Dec 02,2024
# vlog -reportprogress 300 "+acc" -incr tb_FIFO.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:05:15 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t ps -lib work testbench 
# Start time: 22:05:15 on Dec 02,2024
# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.27.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.testbench
# Loading work.FIFO
# Loading work.fifo_interface
# Loading work.rshiftregne
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'FIFO'.  Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/FIFO File: tb_FIFO.v Line: 22
# ** Warning: (vsim-3722) tb_FIFO.v(22): [TFMPC] - Missing connection for port 'load_ext'.
# ** Warning: (vsim-3722) tb_FIFO.v(22): [TFMPC] - Missing connection for port 'start_ext'.
# ** Note: $finish    : tb_FIFO.v(89)
#    Time: 31120 us  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_FIFO.v line 89
