<stg><name>matrix_mult</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
entry:2 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %store_ln0 = store i2 0, i2 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:11 %store_ln0 = store i2 0, i2 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:12 %store_ln0 = store i2 0, i2 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln0 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc22:0 %icmp_ln104 = phi i1 0, void %entry, i1 %icmp_ln10, void %for.inc22

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc22:1 %indvar_flatten1_load = load i2 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc22:2 %i2_load = load i2 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc22:3 %j3_load = load i2 %j3

]]></Node>
<StgValue><ssdm name="j3_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:4 %add_ln8 = add i2 %i2_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22:7 %select_ln8 = select i1 %icmp_ln104, i2 0, i2 %j3_load

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22:8 %i = select i1 %icmp_ln104, i2 %add_ln8, i2 %i2_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2">
<![CDATA[
for.inc22:9 %empty = trunc i2 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:10 %empty_4 = shl i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="2">
<![CDATA[
for.inc22:11 %tmp_cast = zext i2 %empty_4

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:12 %A_addr = getelementptr i32 %A, i64 0, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22:13 %tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="2">
<![CDATA[
for.inc22:14 %tmp_1_cast = zext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:15 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:16 %A_load = load i2 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:17 %A_load_1 = load i2 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="2">
<![CDATA[
for.inc22:18 %zext_ln10 = zext i2 %select_ln8

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:19 %B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22:20 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i2, i2 %select_ln8, i2 1

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22:21 %xor_ln16 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2">
<![CDATA[
for.inc22:22 %trunc_ln16 = trunc i2 %select_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22:23 %add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln16, i1 %trunc_ln16

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="2">
<![CDATA[
for.inc22:24 %zext_ln16 = zext i2 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:25 %B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:26 %add_ln18 = add i2 %empty_4, i2 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:30 %B_load = load i2 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:31 %B_load_1 = load i2 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:36 %j = add i2 %select_ln8, i2 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:37 %add_ln8_1 = add i2 %indvar_flatten1_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:38 %icmp_ln10 = icmp_eq  i2 %j, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22:39 %icmp_ln8 = icmp_eq  i2 %indvar_flatten1_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:40 %store_ln10 = store i2 %j, i2 %j3

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:41 %store_ln8 = store i2 %i, i2 %i2

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:42 %store_ln8 = store i2 %add_ln8_1, i2 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22:43 %br_ln8 = br i1 %icmp_ln8, void %for.inc22, void %for.end24

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:16 %A_load = load i2 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:17 %A_load_1 = load i2 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:30 %B_load = load i2 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="2">
<![CDATA[
for.inc22:31 %B_load_1 = load i2 %B_addr_1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:32 %mul_ln16 = mul i32 %B_load, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:33 %mul_ln16_1 = mul i32 %B_load_1, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln16_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="2">
<![CDATA[
for.inc22:27 %zext_ln18 = zext i2 %add_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:28 %AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22:29 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:34 %ABij = add i32 %mul_ln16_1, i32 %mul_ln16

]]></Node>
<StgValue><ssdm name="ABij"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.inc22:35 %store_ln18 = store i32 %ABij, i2 %AB_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end24:0 %ret_ln21 = ret

]]></Node>
<StgValue><ssdm name="ret_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="AB" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="indvar_flatten1" fromId="85" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_85" to="i2" fromId="85" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_85" to="j3" fromId="85" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln5" fromId="89" toId="10">
</dataflow>
<dataflow id="92" from="empty_1" to="spectopmodule_ln5" fromId="91" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="A" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="116" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="117" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="120" from="A" to="specbitsmap_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="122" from="B" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="123" from="empty" to="specinterface_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="138" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="142" from="B" to="specbitsmap_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="144" from="AB" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="145" from="empty" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="150" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="160" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="162" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="164" from="AB" to="specbitsmap_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln0" fromId="165" toId="17">
</dataflow>
<dataflow id="167" from="j3" to="store_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_165" to="store_ln0" fromId="165" toId="18">
</dataflow>
<dataflow id="169" from="i2" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="170" from="StgValue_165" to="store_ln0" fromId="165" toId="19">
</dataflow>
<dataflow id="171" from="indvar_flatten1" to="store_ln0" fromId="7" toId="19">
</dataflow>
<dataflow id="173" from="StgValue_172" to="icmp_ln104" fromId="172" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln0" to="icmp_ln104" fromId="20" toId="21">
</dataflow>
<dataflow id="175" from="icmp_ln10" to="icmp_ln104" fromId="50" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln8" to="icmp_ln104" fromId="55" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="177" from="indvar_flatten1" to="indvar_flatten1_load" fromId="7" toId="22">
</dataflow>
<dataflow id="178" from="i2" to="i2_load" fromId="8" toId="23">
</dataflow>
<dataflow id="179" from="j3" to="j3_load" fromId="9" toId="24">
</dataflow>
<dataflow id="180" from="i2_load" to="add_ln8" fromId="23" toId="25">
</dataflow>
<dataflow id="182" from="StgValue_181" to="add_ln8" fromId="181" toId="25">
</dataflow>
<dataflow id="183" from="icmp_ln104" to="select_ln8" fromId="21" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_165" to="select_ln8" fromId="165" toId="26">
</dataflow>
<dataflow id="185" from="j3_load" to="select_ln8" fromId="24" toId="26">
</dataflow>
<dataflow id="186" from="icmp_ln104" to="i" fromId="21" toId="27">
</dataflow>
<dataflow id="187" from="add_ln8" to="i" fromId="25" toId="27">
</dataflow>
<dataflow id="188" from="i2_load" to="i" fromId="23" toId="27">
</dataflow>
<dataflow id="189" from="i" to="empty" fromId="27" toId="28">
</dataflow>
<dataflow id="190" from="i" to="empty_4" fromId="27" toId="29">
</dataflow>
<dataflow id="191" from="StgValue_181" to="empty_4" fromId="181" toId="29">
</dataflow>
<dataflow id="192" from="empty_4" to="tmp_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="193" from="A" to="A_addr" fromId="82" toId="31">
</dataflow>
<dataflow id="195" from="StgValue_194" to="A_addr" fromId="194" toId="31">
</dataflow>
<dataflow id="196" from="tmp_cast" to="A_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="tmp_1" fromId="197" toId="32">
</dataflow>
<dataflow id="199" from="empty" to="tmp_1" fromId="28" toId="32">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp_1" fromId="200" toId="32">
</dataflow>
<dataflow id="202" from="tmp_1" to="tmp_1_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="203" from="A" to="A_addr_1" fromId="82" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_194" to="A_addr_1" fromId="194" toId="34">
</dataflow>
<dataflow id="205" from="tmp_1_cast" to="A_addr_1" fromId="33" toId="34">
</dataflow>
<dataflow id="206" from="A_addr" to="A_load" fromId="31" toId="35">
</dataflow>
<dataflow id="207" from="A_addr_1" to="A_load_1" fromId="34" toId="36">
</dataflow>
<dataflow id="208" from="select_ln8" to="zext_ln10" fromId="26" toId="37">
</dataflow>
<dataflow id="209" from="B" to="B_addr" fromId="83" toId="38">
</dataflow>
<dataflow id="210" from="StgValue_194" to="B_addr" fromId="194" toId="38">
</dataflow>
<dataflow id="211" from="zext_ln10" to="B_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="213" from="_ssdm_op_BitSelect.i1.i2.i2" to="bit_sel" fromId="212" toId="39">
</dataflow>
<dataflow id="214" from="select_ln8" to="bit_sel" fromId="26" toId="39">
</dataflow>
<dataflow id="215" from="StgValue_181" to="bit_sel" fromId="181" toId="39">
</dataflow>
<dataflow id="216" from="bit_sel" to="xor_ln16" fromId="39" toId="40">
</dataflow>
<dataflow id="217" from="StgValue_200" to="xor_ln16" fromId="200" toId="40">
</dataflow>
<dataflow id="218" from="select_ln8" to="trunc_ln16" fromId="26" toId="41">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="add_ln" fromId="197" toId="42">
</dataflow>
<dataflow id="220" from="xor_ln16" to="add_ln" fromId="40" toId="42">
</dataflow>
<dataflow id="221" from="trunc_ln16" to="add_ln" fromId="41" toId="42">
</dataflow>
<dataflow id="222" from="add_ln" to="zext_ln16" fromId="42" toId="43">
</dataflow>
<dataflow id="223" from="B" to="B_addr_1" fromId="83" toId="44">
</dataflow>
<dataflow id="224" from="StgValue_194" to="B_addr_1" fromId="194" toId="44">
</dataflow>
<dataflow id="225" from="zext_ln16" to="B_addr_1" fromId="43" toId="44">
</dataflow>
<dataflow id="226" from="empty_4" to="add_ln18" fromId="29" toId="45">
</dataflow>
<dataflow id="227" from="select_ln8" to="add_ln18" fromId="26" toId="45">
</dataflow>
<dataflow id="228" from="B_addr" to="B_load" fromId="38" toId="46">
</dataflow>
<dataflow id="229" from="B_addr_1" to="B_load_1" fromId="44" toId="47">
</dataflow>
<dataflow id="230" from="select_ln8" to="j" fromId="26" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_181" to="j" fromId="181" toId="48">
</dataflow>
<dataflow id="232" from="indvar_flatten1_load" to="add_ln8_1" fromId="22" toId="49">
</dataflow>
<dataflow id="233" from="StgValue_181" to="add_ln8_1" fromId="181" toId="49">
</dataflow>
<dataflow id="234" from="j" to="icmp_ln10" fromId="48" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_235" to="icmp_ln10" fromId="235" toId="50">
</dataflow>
<dataflow id="237" from="indvar_flatten1_load" to="icmp_ln8" fromId="22" toId="51">
</dataflow>
<dataflow id="239" from="StgValue_238" to="icmp_ln8" fromId="238" toId="51">
</dataflow>
<dataflow id="240" from="j" to="store_ln10" fromId="48" toId="52">
</dataflow>
<dataflow id="241" from="j3" to="store_ln10" fromId="9" toId="52">
</dataflow>
<dataflow id="242" from="i" to="store_ln8" fromId="27" toId="53">
</dataflow>
<dataflow id="243" from="i2" to="store_ln8" fromId="8" toId="53">
</dataflow>
<dataflow id="244" from="add_ln8_1" to="store_ln8" fromId="49" toId="54">
</dataflow>
<dataflow id="245" from="indvar_flatten1" to="store_ln8" fromId="7" toId="54">
</dataflow>
<dataflow id="246" from="icmp_ln8" to="br_ln8" fromId="51" toId="55">
</dataflow>
<dataflow id="247" from="A_addr" to="A_load" fromId="31" toId="56">
</dataflow>
<dataflow id="248" from="A_addr_1" to="A_load_1" fromId="34" toId="57">
</dataflow>
<dataflow id="249" from="B_addr" to="B_load" fromId="38" toId="58">
</dataflow>
<dataflow id="250" from="B_addr_1" to="B_load_1" fromId="44" toId="59">
</dataflow>
<dataflow id="251" from="B_load" to="mul_ln16" fromId="58" toId="60">
</dataflow>
<dataflow id="252" from="A_load" to="mul_ln16" fromId="56" toId="60">
</dataflow>
<dataflow id="253" from="B_load_1" to="mul_ln16_1" fromId="59" toId="61">
</dataflow>
<dataflow id="254" from="A_load_1" to="mul_ln16_1" fromId="57" toId="61">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="255" toId="62">
</dataflow>
<dataflow id="258" from="row_col_str" to="specloopname_ln0" fromId="257" toId="62">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="259" toId="63">
</dataflow>
<dataflow id="262" from="StgValue_261" to="speclooptripcount_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="263" from="StgValue_261" to="speclooptripcount_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="264" from="StgValue_261" to="speclooptripcount_ln0" fromId="261" toId="63">
</dataflow>
<dataflow id="265" from="add_ln18" to="zext_ln18" fromId="45" toId="64">
</dataflow>
<dataflow id="266" from="AB" to="AB_addr" fromId="84" toId="65">
</dataflow>
<dataflow id="267" from="StgValue_194" to="AB_addr" fromId="194" toId="65">
</dataflow>
<dataflow id="268" from="zext_ln18" to="AB_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecPipeline" to="specpipeline_ln11" fromId="269" toId="66">
</dataflow>
<dataflow id="271" from="StgValue_85" to="specpipeline_ln11" fromId="85" toId="66">
</dataflow>
<dataflow id="272" from="StgValue_98" to="specpipeline_ln11" fromId="98" toId="66">
</dataflow>
<dataflow id="273" from="StgValue_98" to="specpipeline_ln11" fromId="98" toId="66">
</dataflow>
<dataflow id="274" from="StgValue_98" to="specpipeline_ln11" fromId="98" toId="66">
</dataflow>
<dataflow id="275" from="empty_0" to="specpipeline_ln11" fromId="101" toId="66">
</dataflow>
<dataflow id="276" from="mul_ln16_1" to="ABij" fromId="61" toId="67">
</dataflow>
<dataflow id="277" from="mul_ln16" to="ABij" fromId="60" toId="67">
</dataflow>
<dataflow id="278" from="ABij" to="store_ln18" fromId="67" toId="68">
</dataflow>
<dataflow id="279" from="AB_addr" to="store_ln18" fromId="65" toId="68">
</dataflow>
<dataflow id="280" from="icmp_ln8" to="StgValue_5" fromId="51" toId="5">
</dataflow>
<dataflow id="281" from="icmp_ln8" to="StgValue_2" fromId="51" toId="2">
</dataflow>
<dataflow id="282" from="icmp_ln8" to="StgValue_3" fromId="51" toId="3">
</dataflow>
<dataflow id="283" from="icmp_ln8" to="StgValue_4" fromId="51" toId="4">
</dataflow>
</dataflows>


</stg>
