$date
	Thu Oct 27 10:10:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 3 " in [2:0] $end
$var integer 32 # i [31:0] $end
$scope module e0 $end
$var wire 1 $ en $end
$var wire 3 % in [2:0] $end
$var wire 1 ! out $end
$var wire 4 & temp3 [3:0] $end
$var wire 4 ' temp2 [3:0] $end
$var wire 4 ( temp1 [3:0] $end
$scope module d0 $end
$var wire 1 ) en $end
$var wire 2 * w [1:0] $end
$var reg 4 + y [3:0] $end
$upscope $end
$scope module d1 $end
$var wire 1 , en $end
$var wire 2 - w [1:0] $end
$var reg 4 . y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 .
b0 -
0,
b111 +
b0 *
1)
b111 (
b1111 '
bz &
b0 %
1$
b0 #
b0 "
0!
$end
#20
b1011 (
b1011 +
b1 *
b1 -
b1 "
b1 %
b1 #
#40
b1101 (
b1101 +
b10 *
b10 -
b10 "
b10 %
b10 #
#60
1!
b1110 (
b1110 +
b11 *
b11 -
b11 "
b11 %
b11 #
#80
0!
0)
b1111 (
b1111 +
b111 '
b111 .
1,
b0 *
b0 -
b100 "
b100 %
b100 #
#100
1!
b1011 '
b1011 .
b1 *
b1 -
b101 "
b101 %
b101 #
#120
b1101 '
b1101 .
b10 *
b10 -
b110 "
b110 %
b110 #
#140
b1110 '
b1110 .
b11 *
b11 -
b111 "
b111 %
b111 #
#160
b1000 #
