// Seed: 4156788273
module module_0 (
    input tri1 id_0,
    input tri id_1
    , id_15,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri1 id_13
);
  integer id_16, id_17;
  id_18(
      id_16
  );
  wire id_19, id_20;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    output uwire id_7,
    input supply1 id_8
);
  wire  id_10;
  uwire id_11 = id_6;
  module_0(
      id_11, id_6, id_0, id_11, id_6, id_11, id_3, id_8, id_8, id_11, id_1, id_8, id_8, id_3
  );
endmodule
