;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* dirA */
dirA__0__DM__MASK EQU 0x07
dirA__0__DM__SHIFT EQU 0
dirA__0__DR EQU CYREG_PRT2_DR
dirA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
dirA__0__HSIOM_MASK EQU 0x0000000F
dirA__0__HSIOM_SHIFT EQU 0
dirA__0__INTCFG EQU CYREG_PRT2_INTCFG
dirA__0__INTSTAT EQU CYREG_PRT2_INTSTAT
dirA__0__MASK EQU 0x01
dirA__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
dirA__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
dirA__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
dirA__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
dirA__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
dirA__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
dirA__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
dirA__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
dirA__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
dirA__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
dirA__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
dirA__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
dirA__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
dirA__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
dirA__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
dirA__0__PC EQU CYREG_PRT2_PC
dirA__0__PC2 EQU CYREG_PRT2_PC2
dirA__0__PORT EQU 2
dirA__0__PS EQU CYREG_PRT2_PS
dirA__0__SHIFT EQU 0
dirA__DR EQU CYREG_PRT2_DR
dirA__INTCFG EQU CYREG_PRT2_INTCFG
dirA__INTSTAT EQU CYREG_PRT2_INTSTAT
dirA__MASK EQU 0x01
dirA__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
dirA__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
dirA__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
dirA__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
dirA__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
dirA__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
dirA__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
dirA__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
dirA__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
dirA__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
dirA__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
dirA__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
dirA__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
dirA__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
dirA__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
dirA__PC EQU CYREG_PRT2_PC
dirA__PC2 EQU CYREG_PRT2_PC2
dirA__PORT EQU 2
dirA__PS EQU CYREG_PRT2_PS
dirA__SHIFT EQU 0

/* dirB */
dirB__0__DM__MASK EQU 0x38
dirB__0__DM__SHIFT EQU 3
dirB__0__DR EQU CYREG_PRT2_DR
dirB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
dirB__0__HSIOM_MASK EQU 0x000000F0
dirB__0__HSIOM_SHIFT EQU 4
dirB__0__INTCFG EQU CYREG_PRT2_INTCFG
dirB__0__INTSTAT EQU CYREG_PRT2_INTSTAT
dirB__0__MASK EQU 0x02
dirB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
dirB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
dirB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
dirB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
dirB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
dirB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
dirB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
dirB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
dirB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
dirB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
dirB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
dirB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
dirB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
dirB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
dirB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
dirB__0__PC EQU CYREG_PRT2_PC
dirB__0__PC2 EQU CYREG_PRT2_PC2
dirB__0__PORT EQU 2
dirB__0__PS EQU CYREG_PRT2_PS
dirB__0__SHIFT EQU 1
dirB__DR EQU CYREG_PRT2_DR
dirB__INTCFG EQU CYREG_PRT2_INTCFG
dirB__INTSTAT EQU CYREG_PRT2_INTSTAT
dirB__MASK EQU 0x02
dirB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
dirB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
dirB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
dirB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
dirB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
dirB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
dirB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
dirB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
dirB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
dirB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
dirB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
dirB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
dirB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
dirB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
dirB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
dirB__PC EQU CYREG_PRT2_PC
dirB__PC2 EQU CYREG_PRT2_PC2
dirB__PORT EQU 2
dirB__PS EQU CYREG_PRT2_PS
dirB__SHIFT EQU 1

/* pwmA */
pwmA__0__DM__MASK EQU 0x1C0
pwmA__0__DM__SHIFT EQU 6
pwmA__0__DR EQU CYREG_PRT2_DR
pwmA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pwmA__0__HSIOM_MASK EQU 0x00000F00
pwmA__0__HSIOM_SHIFT EQU 8
pwmA__0__INTCFG EQU CYREG_PRT2_INTCFG
pwmA__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pwmA__0__MASK EQU 0x04
pwmA__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pwmA__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pwmA__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pwmA__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pwmA__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pwmA__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pwmA__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pwmA__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pwmA__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pwmA__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pwmA__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pwmA__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pwmA__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pwmA__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pwmA__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pwmA__0__PC EQU CYREG_PRT2_PC
pwmA__0__PC2 EQU CYREG_PRT2_PC2
pwmA__0__PORT EQU 2
pwmA__0__PS EQU CYREG_PRT2_PS
pwmA__0__SHIFT EQU 2
pwmA__DR EQU CYREG_PRT2_DR
pwmA__INTCFG EQU CYREG_PRT2_INTCFG
pwmA__INTSTAT EQU CYREG_PRT2_INTSTAT
pwmA__MASK EQU 0x04
pwmA__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pwmA__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pwmA__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pwmA__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pwmA__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pwmA__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pwmA__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pwmA__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pwmA__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pwmA__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pwmA__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pwmA__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pwmA__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pwmA__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pwmA__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pwmA__PC EQU CYREG_PRT2_PC
pwmA__PC2 EQU CYREG_PRT2_PC2
pwmA__PORT EQU 2
pwmA__PS EQU CYREG_PRT2_PS
pwmA__SHIFT EQU 2

/* pwmB */
pwmB__0__DM__MASK EQU 0xE00
pwmB__0__DM__SHIFT EQU 9
pwmB__0__DR EQU CYREG_PRT2_DR
pwmB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pwmB__0__HSIOM_MASK EQU 0x0000F000
pwmB__0__HSIOM_SHIFT EQU 12
pwmB__0__INTCFG EQU CYREG_PRT2_INTCFG
pwmB__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pwmB__0__MASK EQU 0x08
pwmB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pwmB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pwmB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pwmB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pwmB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pwmB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pwmB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pwmB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pwmB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pwmB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pwmB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pwmB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pwmB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pwmB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pwmB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pwmB__0__PC EQU CYREG_PRT2_PC
pwmB__0__PC2 EQU CYREG_PRT2_PC2
pwmB__0__PORT EQU 2
pwmB__0__PS EQU CYREG_PRT2_PS
pwmB__0__SHIFT EQU 3
pwmB__DR EQU CYREG_PRT2_DR
pwmB__INTCFG EQU CYREG_PRT2_INTCFG
pwmB__INTSTAT EQU CYREG_PRT2_INTSTAT
pwmB__MASK EQU 0x08
pwmB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pwmB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pwmB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pwmB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pwmB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pwmB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pwmB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pwmB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pwmB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pwmB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pwmB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pwmB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pwmB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pwmB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pwmB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pwmB__PC EQU CYREG_PRT2_PC
pwmB__PC2 EQU CYREG_PRT2_PC2
pwmB__PORT EQU 2
pwmB__PS EQU CYREG_PRT2_PS
pwmB__SHIFT EQU 3

/* BlueLED */
BlueLED__0__DM__MASK EQU 0xE00
BlueLED__0__DM__SHIFT EQU 9
BlueLED__0__DR EQU CYREG_PRT0_DR
BlueLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BlueLED__0__HSIOM_MASK EQU 0x0000F000
BlueLED__0__HSIOM_SHIFT EQU 12
BlueLED__0__INTCFG EQU CYREG_PRT0_INTCFG
BlueLED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BlueLED__0__MASK EQU 0x08
BlueLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BlueLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BlueLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BlueLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BlueLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BlueLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BlueLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BlueLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BlueLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BlueLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BlueLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BlueLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BlueLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BlueLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BlueLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BlueLED__0__PC EQU CYREG_PRT0_PC
BlueLED__0__PC2 EQU CYREG_PRT0_PC2
BlueLED__0__PORT EQU 0
BlueLED__0__PS EQU CYREG_PRT0_PS
BlueLED__0__SHIFT EQU 3
BlueLED__DR EQU CYREG_PRT0_DR
BlueLED__INTCFG EQU CYREG_PRT0_INTCFG
BlueLED__INTSTAT EQU CYREG_PRT0_INTSTAT
BlueLED__MASK EQU 0x08
BlueLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BlueLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BlueLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BlueLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BlueLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BlueLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BlueLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BlueLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BlueLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BlueLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BlueLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BlueLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BlueLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BlueLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BlueLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BlueLED__PC EQU CYREG_PRT0_PC
BlueLED__PC2 EQU CYREG_PRT0_PC2
BlueLED__PORT EQU 0
BlueLED__PS EQU CYREG_PRT0_PS
BlueLED__SHIFT EQU 3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
