icc_shell> gui_start
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> set search_path  [list . ~/scl_lib]
. ~/scl_lib
icc_shell> set target_library [list tsl18fs120_scl_ss.db tsl18cio250_max.db ]
tsl18fs120_scl_ss.db tsl18cio250_max.db
icc_shell> set link_library [list * tsl18fs120_scl_ss.db tsl18cio250_max.db]
* tsl18fs120_scl_ss.db tsl18cio250_max.db
icc_shell> create_mw_lib counter_mw -technology icc.tf -mw_reference_library {fs120_scl cio250_scl}
Start to load technology file icc.tf.
Warning: Layer 'M1' has a pitch 0.56 that does not match the recommended wire-to-via pitch 0.535 or 0.485. (TFCHK-049)
Warning: Layer 'TOP_M' has a pitch 1.12 that does not match the recommended wire-to-via pitch 0.95. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.66 that does not match the doubled pitch 1.12 or tripled pitch 1.68. (TFCHK-050)
Technology file icc.tf has been loaded successfully.
icc_shell> open_mw_lib counter_mw
{counter_mw}
icc_shell> read_verilog netlist_counter.v
Loading db file '/home/vlsi/Desktop/synopsys_work/tsl18fs120_scl_ss.db'
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Loading db file '/home/vlsi/Desktop/synopsys_work/tsl18cio250_max.db'
Loading db file '/home/vlsi/user/synopsys/IC_compiler/libraries/syn/gtech.db'
Loading db file '/home/vlsi/user/synopsys/IC_compiler/libraries/syn/standard.sldb'

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'up_counter.CEL' now...
Total number of cell instances: 13
Total number of nets: 15
Total number of ports: 6 (include 0 PG ports)
Total number of hierarchical cell instances: 1

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
1
icc_shell> create_floorplan
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Number of terminals created: 6.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name         Original Ports
up_counter                6
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.738
        Number Of Rows = 4
        Core Width = 22.96
        Core Height = 22.4
        Aspect Ratio = 0.976
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
icc_shell> create_fp_placement
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 13 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 15
Num     zero wt nets = 0
A net with highest fanout (5) is n5
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : up_counter
Version    : K-2015.06-SP5-1
Date       : Thu Mar 14 15:33:11 2019
*********************************************

Total wirelength: 354.27
Number of 100x100 tracks cell density regions: 1
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 74.67% (at 11 0 22 11)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : up_counter
  Version: K-2015.06-SP5-1
  Date   : Thu Mar 14 15:33:11 2019
****************************************
Std cell utilization: 73.78%  (121/(164-0))
(Non-fixed + Fixed)
Std cell utilization: 73.78%  (121/(164-0))
(Non-fixed only)
Chip area:            164      sites, bbox (0.00 0.00 22.96 22.40) um
Std cell area:        121      sites, (non-fixed:121    fixed:0)
                      13       cells, (non-fixed:13     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       7 
Avg. std cell width:  4.16 um 
Site array:           unit     (width: 0.56 um, height: 5.60 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : up_counter
  Version: K-2015.06-SP5-1
  Date   : Thu Mar 14 15:33:11 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
TOP_M      none          ---         ---       via additive      ---
Legalizing 13 illegal cells...
Starting legalizer.
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 41 sites
        and the median cell width is 21 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes. (PSYN-1012)
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 100% (0.0 sec)
Writing GIF plot to file './legalizer_debug_plots/up_counter.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/up_counter.001-0002-colored_displacements.gif'.
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : up_counter
  Version: K-2015.06-SP5-1
  Date   : Thu Mar 14 15:33:12 2019
****************************************

avg cell displacement:    1.526 um ( 0.27 row height)
max cell displacement:    2.496 um ( 0.45 row height)
std deviation:            0.641 um ( 0.11 row height)
number of cell moved:        13 cells (out of 13 cells)

Total 0 cells has large displacement (e.g. > 16.800 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> set_route_mode_options -zroute false
Design is not routed using zroute.
icc_shell> set_route_mode_options -zroute true
1
icc_shell> set_delay_calculation -arnoldi
Error: value not specified for option '-arnoldi_effort' (CMD-008)
icc_shell> route_opt -stage track
Information: linking reference library : /home/vlsi/Desktop/synopsys_work/fs120_scl. (PSYN-878)
Information: linking reference library : /home/vlsi/Desktop/synopsys_work/cio250_scl. (PSYN-878)
Warning: The pin direction of 'VDD' pin on 'pvdi' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/Desktop/synopsys_work/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'pv0i' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/Desktop/synopsys_work/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'pv0f' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/Desktop/synopsys_work/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The 'pv0f' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pv0f' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'pv0i' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pv0i' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'pvdi' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pvdi' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'up_counter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  up_counter                  up_counter.CEL
  tsl18fs120_scl_ss (library) /home/vlsi/Desktop/synopsys_work/tsl18fs120_scl_ss.db
  tsl18cio250_max (library)   /home/vlsi/Desktop/synopsys_work/tsl18cio250_max.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : track
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: IO pad 'pc3d00' is unusable: unknown logic function.  (OPT-1022)
  Loading design 'up_counter'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)
Information: End rc update.
Information: Updating design information... (UID-85)
GART: Updated design time.
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Thu Mar 14 15:36:41 2019

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   13  Alloctr   13  Proc 1337 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,22.96,22.40)
Number of routing layers = 4
layer M1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer M2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer M3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.66
layer TOP_M, dir Ver, min width = 0.44, min space = 0.46 pitch = 1.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   13  Proc 1338 
Net statistics:
Total number of nets     = 15
Number of nets to route  = 15
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   13  Proc 1338 
Average gCell capacity  1.56     on layer (1)    M1
Average gCell capacity  9.75     on layer (2)    M2
Average gCell capacity  7.88     on layer (3)    M3
Average gCell capacity  5.00     on layer (4)    TOP_M
Average number of tracks per gCell 10.00         on layer (1)    M1
Average number of tracks per gCell 10.50         on layer (2)    M2
Average number of tracks per gCell 8.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    TOP_M
Number of gCells = 64
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   13  Proc 1338 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   13  Proc 1338 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   13  Proc 1339 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Initial Routing] Total (MB): Used   13  Alloctr   13  Proc 1341 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.7 6.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       0.00 25.0 0.00 37.5 0.00 12.5 12.5 12.5 0.00 0.00 0.00 0.00 0.00 0.00
M3       25.0 18.7 12.5 12.5 12.5 6.25 6.25 6.25 0.00 0.00 0.00 0.00 0.00 0.00
TOP_M    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    54.6 12.5 3.12 12.5 3.12 4.69 4.69 4.69 0.00 0.00 0.00 0.00 0.00 0.00


Initial. Total Wire Length = 380.29
Initial. Layer M1 wire length = 5.04
Initial. Layer M2 wire length = 245.40
Initial. Layer M3 wire length = 129.85
Initial. Layer TOP_M wire length = 0.00
Initial. Total Number of Contacts = 66
Initial. Via V2_cross count = 39
Initial. Via V3_cross count = 27
Initial. Via VL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   13  Alloctr   13  Proc 1341 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.7 6.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       0.00 25.0 0.00 37.5 0.00 12.5 12.5 12.5 0.00 0.00 0.00 0.00 0.00 0.00
M3       25.0 18.7 12.5 12.5 12.5 6.25 6.25 6.25 0.00 0.00 0.00 0.00 0.00 0.00
TOP_M    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    54.6 12.5 3.12 12.5 3.12 4.69 4.69 4.69 0.00 0.00 0.00 0.00 0.00 0.00


phase1. Total Wire Length = 380.29
phase1. Layer M1 wire length = 5.04
phase1. Layer M2 wire length = 245.40
phase1. Layer M3 wire length = 129.85
phase1. Layer TOP_M wire length = 0.00
phase1. Total Number of Contacts = 66
phase1. Via V2_cross count = 39
phase1. Via V3_cross count = 27
phase1. Via VL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   13  Alloctr   13  Proc 1341 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. TOP_M      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.7 6.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       0.00 31.2 0.00 31.2 0.00 12.5 18.7 6.25 0.00 0.00 0.00 0.00 0.00 0.00
M3       25.0 18.7 12.5 12.5 12.5 6.25 6.25 6.25 0.00 0.00 0.00 0.00 0.00 0.00
TOP_M    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    54.6 14.0 3.12 10.9 3.12 4.69 6.25 3.12 0.00 0.00 0.00 0.00 0.00 0.00


phase2. Total Wire Length = 380.29
phase2. Layer M1 wire length = 5.04
phase2. Layer M2 wire length = 245.40
phase2. Layer M3 wire length = 129.85
phase2. Layer TOP_M wire length = 0.00
phase2. Total Number of Contacts = 66
phase2. Via V2_cross count = 39
phase2. Via V3_cross count = 27
phase2. Via VL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Whole Chip Routing] Total (MB): Used   13  Alloctr   13  Proc 1341 

Congestion utilization per direction:
Average vertical track utilization   = 25.42 %
Peak    vertical track utilization   = 46.67 %
Average horizontal track utilization = 23.18 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc 1341 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    3 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc 1341 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Global Routing] Total (MB): Used   13  Alloctr   13  Proc 1341 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   13  Alloctr   13  Proc 1341 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

Assign Vertical partitions, iteration 0
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

Number of wires with overlap after iteration 0 = 21 of 114


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc   18 
[Track Assign: Iteration 0] Total (MB): Used   13  Alloctr   13  Proc 1360 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

Assign Vertical partitions, iteration 1
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc   18 
[Track Assign: Iteration 1] Total (MB): Used   13  Alloctr   13  Proc 1360 

Number of wires with overlap after iteration 1 = 10 of 91


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 59           V2_cross: 43
Number of M3 wires: 28           V3_cross: 47
Number of TOP_M wires: 1                 VL: 2
Total number of wires: 91                vias: 92

Total M1 wire length: 2.2
Total M2 wire length: 261.3
Total M3 wire length: 149.9
Total TOP_M wire length: 1.8
Total wire length: 415.2

Longest M1 wire length: 1.2
Longest M2 wire length: 17.6
Longest M3 wire length: 14.6
Longest TOP_M wire length: 1.8


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   18 
[Track Assign: Done] Total (MB): Used   13  Alloctr   13  Proc 1360 
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Mar 14 15:36:42 2019

  Loading design 'up_counter'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : up_counter
Version: K-2015.06-SP5-1
Date   : Thu Mar 14 15:36:42 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.53
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 13
  Buf/Inv Cell Count:               4
  Buf Cell Count:                   0
  Inv Cell Count:                   4
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         9
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      116.030000
  Noncombinational Area:   263.440002
  Buf/Inv Area:             25.080000
  Total Buffer Area:             0.00
  Total Inverter Area:          25.08
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :         160.63
  Net YLength        :         228.55
  -----------------------------------
  Cell Area:               379.470002
  Design Area:             379.470002
  Net Length        :          389.19


  Design Rules
  -----------------------------------
  Total Number of Nets:            15
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: anubhav

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = TOP_M


Start checking for open nets ... 

Total number of nets = 15, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 15 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used    8  Alloctr    9  Proc 1360 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        up_counter_INIT_RT  


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    58
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   10  Alloctr   11  Proc 1362 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 24 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 15
        Less than minimum area : 10
        Same net spacing : 2
        Short : 7


Total Wire Length =                    411 micron
Total Number of Contacts =             89
Total Number of Wires =                80
Total Number of PtConns =              0
Total Number of Routed Wires =       80
Total Routed Wire Length =           411 micron
Total Number of Routed Contacts =       89
        Layer            M1 :          2 micron
        Layer            M2 :        260 micron
        Layer            M3 :        147 micron
        Layer         TOP_M :          2 micron
        Via              VL :          2
        Via        V3_cross :         45
        Via        V2_cross :         36
        Via   V2_cross(rot) :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 89 vias)
 
    Layer V2         =  0.00% (0      / 42      vias)
        Un-optimized = 100.00% (42      vias)
    Layer V3         =  0.00% (0      / 45      vias)
        Un-optimized = 100.00% (45      vias)
    Layer TOP_V      =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 89 vias)
 
    Layer V2         =  0.00% (0      / 42      vias)
    Layer V3         =  0.00% (0      / 45      vias)
    Layer TOP_V      =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 89 vias)
 
    Layer V2         =  0.00% (0      / 42      vias)
        Un-optimized = 100.00% (42      vias)
    Layer V3         =  0.00% (0      / 45      vias)
        Un-optimized = 100.00% (45      vias)
    Layer TOP_V      =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 


Verify Summary:

Total number of nets = 15, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 34
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> 
