// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/31/2018 18:05:25"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module img_process (
	reset,
	sw0,
	clk,
	HS,
	VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK);
input 	reset;
input 	sw0;
input 	clk;
output 	HS;
output 	VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;

// Design Ports Information
// sw0	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \Mult1~24 ;
wire \Mult1~25 ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~33 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \Mult1~63 ;
wire \Mult1~64 ;
wire \Mult1~65 ;
wire \Mult1~66 ;
wire \Mult1~67 ;
wire \Mult1~68 ;
wire \Mult1~69 ;
wire \Mult1~70 ;
wire \Mult1~71 ;
wire \sw0~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk_trans|clk_25M~0_combout ;
wire \clk_trans|clk_25M~feeder_combout ;
wire \clk_trans|clk_25M~q ;
wire \clk_trans|clk_25M~CLKENA0_outclk ;
wire \screen|Add0~17_sumout ;
wire \reset~input_o ;
wire \screen|Add0~14 ;
wire \screen|Add0~1_sumout ;
wire \screen|Equal0~0_combout ;
wire \screen|Hcnt[9]~0_combout ;
wire \screen|Add0~18 ;
wire \screen|Add0~21_sumout ;
wire \screen|Add0~22 ;
wire \screen|Add0~25_sumout ;
wire \screen|Add0~26 ;
wire \screen|Add0~29_sumout ;
wire \screen|Add0~30 ;
wire \screen|Add0~33_sumout ;
wire \screen|Add0~34 ;
wire \screen|Add0~37_sumout ;
wire \screen|Add0~38 ;
wire \screen|Add0~5_sumout ;
wire \screen|Add0~6 ;
wire \screen|Add0~9_sumout ;
wire \screen|Add0~10 ;
wire \screen|Add0~13_sumout ;
wire \screen|hs~0_combout ;
wire \screen|Add1~17_sumout ;
wire \screen|Equal1~0_combout ;
wire \screen|Vcnt[9]~0_combout ;
wire \screen|Add1~18 ;
wire \screen|Add1~21_sumout ;
wire \screen|Add1~22 ;
wire \screen|Add1~25_sumout ;
wire \screen|Add1~26 ;
wire \screen|Add1~29_sumout ;
wire \screen|Add1~30 ;
wire \screen|Add1~33_sumout ;
wire \screen|Add1~34 ;
wire \screen|Add1~37_sumout ;
wire \screen|Add1~38 ;
wire \screen|Add1~5_sumout ;
wire \screen|Add1~6 ;
wire \screen|Add1~9_sumout ;
wire \screen|Add1~10 ;
wire \screen|Add1~13_sumout ;
wire \screen|Add1~14 ;
wire \screen|Add1~1_sumout ;
wire \screen|blank~0_combout ;
wire \screen|vs~0_combout ;
wire \always0~3_combout ;
wire \always0~2_combout ;
wire \VGA_R~1_combout ;
wire \screen|LessThan1~0_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~1_sumout ;
wire \Add0~30_cout ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Mult1~22 ;
wire \Mult1~21 ;
wire \Mult1~20 ;
wire \Mult1~19 ;
wire \Mult1~18 ;
wire \Mult1~17 ;
wire \Add1~29_sumout ;
wire \Add1~25_sumout ;
wire \Mult1~16 ;
wire \Add1~21_sumout ;
wire \Mult1~15 ;
wire \Add1~17_sumout ;
wire \Mult1~14 ;
wire \Add1~13_sumout ;
wire \Mult1~13 ;
wire \Add1~9_sumout ;
wire \Mult1~12 ;
wire \Add1~5_sumout ;
wire \Mult1~11 ;
wire \Mult1~10 ;
wire \Mult1~9 ;
wire \Mult1~8_resulta ;
wire \Add4~14 ;
wire \Add4~15 ;
wire \Add4~18 ;
wire \Add4~19 ;
wire \Add4~22 ;
wire \Add4~23 ;
wire \Add4~26 ;
wire \Add4~27 ;
wire \Add4~30 ;
wire \Add4~31 ;
wire \Add4~34 ;
wire \Add4~35 ;
wire \Add4~38 ;
wire \Add4~39 ;
wire \Add4~42 ;
wire \Add4~43 ;
wire \Add4~46 ;
wire \Add4~47 ;
wire \Add4~50 ;
wire \Add4~51 ;
wire \Add4~54 ;
wire \Add4~55 ;
wire \Add4~58 ;
wire \Add4~59 ;
wire \Add4~62 ;
wire \Add4~63 ;
wire \Add4~6 ;
wire \Add4~7 ;
wire \Add4~9_sumout ;
wire \Add4~5_sumout ;
wire \Mult1~23 ;
wire \Add4~10 ;
wire \Add4~11 ;
wire \Add4~1_sumout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ;
wire \Add4~13_sumout ;
wire \Add4~17_sumout ;
wire \Add4~21_sumout ;
wire \Add4~25_sumout ;
wire \Add4~29_sumout ;
wire \Add4~33_sumout ;
wire \Add4~37_sumout ;
wire \Add4~41_sumout ;
wire \Add4~45_sumout ;
wire \Add4~49_sumout ;
wire \Add4~53_sumout ;
wire \Add4~57_sumout ;
wire \Add4~61_sumout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \Mult0~23 ;
wire \Mult0~22 ;
wire \Mult0~21 ;
wire \Mult0~20 ;
wire \Mult0~19 ;
wire \Mult0~18 ;
wire \Mult0~17 ;
wire \Mult0~16 ;
wire \Mult0~15 ;
wire \Mult0~14 ;
wire \Mult0~13 ;
wire \Mult0~12 ;
wire \Mult0~11 ;
wire \Mult0~10 ;
wire \Mult0~9 ;
wire \Mult0~8_resulta ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~38 ;
wire \Add2~42 ;
wire \Add2~46 ;
wire \Add2~50 ;
wire \Add2~54 ;
wire \Add2~58 ;
wire \Add2~62 ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~1_sumout ;
wire \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ;
wire \Add2~5_sumout ;
wire \Add2~9_sumout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ;
wire \Add2~13_sumout ;
wire \Add2~17_sumout ;
wire \Add2~21_sumout ;
wire \Add2~25_sumout ;
wire \Add2~29_sumout ;
wire \Add2~33_sumout ;
wire \Add2~37_sumout ;
wire \Add2~41_sumout ;
wire \Add2~45_sumout ;
wire \Add2~49_sumout ;
wire \Add2~53_sumout ;
wire \Add2~57_sumout ;
wire \Add2~61_sumout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a524~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \Equal0~2_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \Equal0~4_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \Equal0~5_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \Equal0~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \Equal0~3_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~6_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a370~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a442~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a514~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \Equal0~25_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \Equal0~23_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \Equal0~21_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \Equal0~26_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a513~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \Equal0~24_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \Equal0~22_combout ;
wire \Equal0~27_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \Equal0~12_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a519~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \Equal0~10_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \Equal0~11_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a517~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \Equal0~8_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \Equal0~7_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \Equal0~9_combout ;
wire \Equal0~13_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \Equal0~18_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \Equal0~19_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \Equal0~16_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \Equal0~14_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \Equal0~15_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout ;
wire \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \Equal0~17_combout ;
wire \Equal0~20_combout ;
wire \VGA_R~0_combout ;
wire \VGA_R[0]~reg0_q ;
wire \VGA_R[1]~reg0feeder_combout ;
wire \VGA_R[1]~reg0_q ;
wire \VGA_R[2]~reg0feeder_combout ;
wire \VGA_R[2]~reg0_q ;
wire \VGA_R[3]~reg0feeder_combout ;
wire \VGA_R[3]~reg0_q ;
wire \VGA_R[4]~reg0feeder_combout ;
wire \VGA_R[4]~reg0_q ;
wire \VGA_R[5]~reg0feeder_combout ;
wire \VGA_R[5]~reg0_q ;
wire \VGA_R[6]~reg0feeder_combout ;
wire \VGA_R[6]~reg0_q ;
wire \VGA_R[7]~reg0feeder_combout ;
wire \VGA_R[7]~reg0_q ;
wire \VGA_G[0]~reg0feeder_combout ;
wire \VGA_G[0]~reg0_q ;
wire \VGA_G[1]~reg0feeder_combout ;
wire \VGA_G[1]~reg0_q ;
wire \VGA_G[2]~reg0feeder_combout ;
wire \VGA_G[2]~reg0_q ;
wire \VGA_G[3]~reg0feeder_combout ;
wire \VGA_G[3]~reg0_q ;
wire \VGA_G[4]~reg0feeder_combout ;
wire \VGA_G[4]~reg0_q ;
wire \VGA_G[5]~reg0feeder_combout ;
wire \VGA_G[5]~reg0_q ;
wire \VGA_G[6]~reg0feeder_combout ;
wire \VGA_G[6]~reg0_q ;
wire \VGA_G[7]~reg0_q ;
wire \VGA_B~0_combout ;
wire \VGA_B[0]~reg0_q ;
wire \VGA_B[1]~reg0_q ;
wire \VGA_B[2]~reg0_q ;
wire \VGA_B[3]~reg0_q ;
wire \VGA_B[4]~reg0_q ;
wire \VGA_B[5]~reg0_q ;
wire \VGA_B[6]~reg0_q ;
wire \VGA_B[7]~reg0feeder_combout ;
wire \VGA_B[7]~reg0_q ;
wire \screen|blank~1_combout ;
wire [3:0] \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [9:0] \screen|Vcnt ;
wire [9:0] \screen|Hcnt ;
wire [2:0] \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \img_rom_last|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \img_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [2:0] \img_rom|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a522_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a522_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a523_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a523_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a524_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a524_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a525_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a525_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a526_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a526_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a527_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a527_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a516_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a516_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a517_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a517_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a518_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a518_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a519_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a519_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a520_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a520_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a521_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a521_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a507_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a507_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a509_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a509_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a511_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a511_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a514_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a514_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a515_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a515_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom_last|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [63:0] \Mult0~8_RESULTA_bus ;
wire [63:0] \Mult1~8_RESULTA_bus ;

assign \img_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a522_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a522_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a523_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a523_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a524~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a524_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a524_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a525_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a525_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a526_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a526_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a527_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a527_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a516_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a516_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a517~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a517_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a517_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a518_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a518_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a519~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a519_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a519_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a520_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a520_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a521_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a521_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a507_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a507_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a509_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a509_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a511_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a511_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a513~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a514_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a370~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a442~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a514~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a514_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a515_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a515_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \img_rom_last|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

assign \Mult1~8_resulta  = \Mult1~8_RESULTA_bus [0];
assign \Mult1~9  = \Mult1~8_RESULTA_bus [1];
assign \Mult1~10  = \Mult1~8_RESULTA_bus [2];
assign \Mult1~11  = \Mult1~8_RESULTA_bus [3];
assign \Mult1~12  = \Mult1~8_RESULTA_bus [4];
assign \Mult1~13  = \Mult1~8_RESULTA_bus [5];
assign \Mult1~14  = \Mult1~8_RESULTA_bus [6];
assign \Mult1~15  = \Mult1~8_RESULTA_bus [7];
assign \Mult1~16  = \Mult1~8_RESULTA_bus [8];
assign \Mult1~17  = \Mult1~8_RESULTA_bus [9];
assign \Mult1~18  = \Mult1~8_RESULTA_bus [10];
assign \Mult1~19  = \Mult1~8_RESULTA_bus [11];
assign \Mult1~20  = \Mult1~8_RESULTA_bus [12];
assign \Mult1~21  = \Mult1~8_RESULTA_bus [13];
assign \Mult1~22  = \Mult1~8_RESULTA_bus [14];
assign \Mult1~23  = \Mult1~8_RESULTA_bus [15];
assign \Mult1~24  = \Mult1~8_RESULTA_bus [16];
assign \Mult1~25  = \Mult1~8_RESULTA_bus [17];
assign \Mult1~26  = \Mult1~8_RESULTA_bus [18];
assign \Mult1~27  = \Mult1~8_RESULTA_bus [19];
assign \Mult1~28  = \Mult1~8_RESULTA_bus [20];
assign \Mult1~29  = \Mult1~8_RESULTA_bus [21];
assign \Mult1~30  = \Mult1~8_RESULTA_bus [22];
assign \Mult1~31  = \Mult1~8_RESULTA_bus [23];
assign \Mult1~32  = \Mult1~8_RESULTA_bus [24];
assign \Mult1~33  = \Mult1~8_RESULTA_bus [25];
assign \Mult1~34  = \Mult1~8_RESULTA_bus [26];
assign \Mult1~35  = \Mult1~8_RESULTA_bus [27];
assign \Mult1~36  = \Mult1~8_RESULTA_bus [28];
assign \Mult1~37  = \Mult1~8_RESULTA_bus [29];
assign \Mult1~38  = \Mult1~8_RESULTA_bus [30];
assign \Mult1~39  = \Mult1~8_RESULTA_bus [31];
assign \Mult1~40  = \Mult1~8_RESULTA_bus [32];
assign \Mult1~41  = \Mult1~8_RESULTA_bus [33];
assign \Mult1~42  = \Mult1~8_RESULTA_bus [34];
assign \Mult1~43  = \Mult1~8_RESULTA_bus [35];
assign \Mult1~44  = \Mult1~8_RESULTA_bus [36];
assign \Mult1~45  = \Mult1~8_RESULTA_bus [37];
assign \Mult1~46  = \Mult1~8_RESULTA_bus [38];
assign \Mult1~47  = \Mult1~8_RESULTA_bus [39];
assign \Mult1~48  = \Mult1~8_RESULTA_bus [40];
assign \Mult1~49  = \Mult1~8_RESULTA_bus [41];
assign \Mult1~50  = \Mult1~8_RESULTA_bus [42];
assign \Mult1~51  = \Mult1~8_RESULTA_bus [43];
assign \Mult1~52  = \Mult1~8_RESULTA_bus [44];
assign \Mult1~53  = \Mult1~8_RESULTA_bus [45];
assign \Mult1~54  = \Mult1~8_RESULTA_bus [46];
assign \Mult1~55  = \Mult1~8_RESULTA_bus [47];
assign \Mult1~56  = \Mult1~8_RESULTA_bus [48];
assign \Mult1~57  = \Mult1~8_RESULTA_bus [49];
assign \Mult1~58  = \Mult1~8_RESULTA_bus [50];
assign \Mult1~59  = \Mult1~8_RESULTA_bus [51];
assign \Mult1~60  = \Mult1~8_RESULTA_bus [52];
assign \Mult1~61  = \Mult1~8_RESULTA_bus [53];
assign \Mult1~62  = \Mult1~8_RESULTA_bus [54];
assign \Mult1~63  = \Mult1~8_RESULTA_bus [55];
assign \Mult1~64  = \Mult1~8_RESULTA_bus [56];
assign \Mult1~65  = \Mult1~8_RESULTA_bus [57];
assign \Mult1~66  = \Mult1~8_RESULTA_bus [58];
assign \Mult1~67  = \Mult1~8_RESULTA_bus [59];
assign \Mult1~68  = \Mult1~8_RESULTA_bus [60];
assign \Mult1~69  = \Mult1~8_RESULTA_bus [61];
assign \Mult1~70  = \Mult1~8_RESULTA_bus [62];
assign \Mult1~71  = \Mult1~8_RESULTA_bus [63];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \HS~output (
	.i(\screen|hs~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HS),
	.obar());
// synopsys translate_off
defparam \HS~output .bus_hold = "false";
defparam \HS~output .open_drain_output = "false";
defparam \HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VS~output (
	.i(\screen|vs~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VS),
	.obar());
// synopsys translate_off
defparam \VS~output .bus_hold = "false";
defparam \VS~output .open_drain_output = "false";
defparam \VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_G[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_G[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_G[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_G[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_G[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_B[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_B[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_B[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_B[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_B[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\screen|blank~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_trans|clk_25M~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \clk_trans|clk_25M~0 (
// Equation(s):
// \clk_trans|clk_25M~0_combout  = ( !\clk_trans|clk_25M~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_trans|clk_25M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_trans|clk_25M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_trans|clk_25M~0 .extended_lut = "off";
defparam \clk_trans|clk_25M~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_trans|clk_25M~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \clk_trans|clk_25M~feeder (
// Equation(s):
// \clk_trans|clk_25M~feeder_combout  = \clk_trans|clk_25M~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_trans|clk_25M~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_trans|clk_25M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_trans|clk_25M~feeder .extended_lut = "off";
defparam \clk_trans|clk_25M~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \clk_trans|clk_25M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N44
dffeas \clk_trans|clk_25M (
	.clk(\clk~input_o ),
	.d(\clk_trans|clk_25M~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_trans|clk_25M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_trans|clk_25M .is_wysiwyg = "true";
defparam \clk_trans|clk_25M .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \clk_trans|clk_25M~CLKENA0 (
	.inclk(\clk_trans|clk_25M~q ),
	.ena(vcc),
	.outclk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_trans|clk_25M~CLKENA0 .clock_type = "global clock";
defparam \clk_trans|clk_25M~CLKENA0 .disable_mode = "low";
defparam \clk_trans|clk_25M~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk_trans|clk_25M~CLKENA0 .ena_register_power_up = "high";
defparam \clk_trans|clk_25M~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N0
cyclonev_lcell_comb \screen|Add0~17 (
// Equation(s):
// \screen|Add0~17_sumout  = SUM(( \screen|Hcnt [0] ) + ( VCC ) + ( !VCC ))
// \screen|Add0~18  = CARRY(( \screen|Hcnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~17_sumout ),
	.cout(\screen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~17 .extended_lut = "off";
defparam \screen|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \screen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y27_N56
dffeas \screen|Hcnt[9] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[9] .is_wysiwyg = "true";
defparam \screen|Hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N24
cyclonev_lcell_comb \screen|Add0~13 (
// Equation(s):
// \screen|Add0~13_sumout  = SUM(( \screen|Hcnt [8] ) + ( GND ) + ( \screen|Add0~10  ))
// \screen|Add0~14  = CARRY(( \screen|Hcnt [8] ) + ( GND ) + ( \screen|Add0~10  ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~13_sumout ),
	.cout(\screen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~13 .extended_lut = "off";
defparam \screen|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \screen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N27
cyclonev_lcell_comb \screen|Add0~1 (
// Equation(s):
// \screen|Add0~1_sumout  = SUM(( \screen|Hcnt [9] ) + ( GND ) + ( \screen|Add0~14  ))

	.dataa(!\screen|Hcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~1 .extended_lut = "off";
defparam \screen|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \screen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N57
cyclonev_lcell_comb \screen|Equal0~0 (
// Equation(s):
// \screen|Equal0~0_combout  = ( !\screen|Add0~29_sumout  & ( !\screen|Add0~25_sumout  & ( (!\screen|Add0~17_sumout  & (!\screen|Add0~33_sumout  & (\screen|Add0~37_sumout  & !\screen|Add0~21_sumout ))) ) ) )

	.dataa(!\screen|Add0~17_sumout ),
	.datab(!\screen|Add0~33_sumout ),
	.datac(!\screen|Add0~37_sumout ),
	.datad(!\screen|Add0~21_sumout ),
	.datae(!\screen|Add0~29_sumout ),
	.dataf(!\screen|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Equal0~0 .extended_lut = "off";
defparam \screen|Equal0~0 .lut_mask = 64'h0800000000000000;
defparam \screen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N33
cyclonev_lcell_comb \screen|Hcnt[9]~0 (
// Equation(s):
// \screen|Hcnt[9]~0_combout  = ( \screen|Equal0~0_combout  & ( \screen|Add0~13_sumout  & ( (!\reset~input_o ) # ((!\screen|Add0~9_sumout  & (!\screen|Add0~5_sumout  & \screen|Add0~1_sumout ))) ) ) ) # ( !\screen|Equal0~0_combout  & ( \screen|Add0~13_sumout  
// & ( !\reset~input_o  ) ) ) # ( \screen|Equal0~0_combout  & ( !\screen|Add0~13_sumout  & ( !\reset~input_o  ) ) ) # ( !\screen|Equal0~0_combout  & ( !\screen|Add0~13_sumout  & ( !\reset~input_o  ) ) )

	.dataa(!\screen|Add0~9_sumout ),
	.datab(!\reset~input_o ),
	.datac(!\screen|Add0~5_sumout ),
	.datad(!\screen|Add0~1_sumout ),
	.datae(!\screen|Equal0~0_combout ),
	.dataf(!\screen|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Hcnt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Hcnt[9]~0 .extended_lut = "off";
defparam \screen|Hcnt[9]~0 .lut_mask = 64'hCCCCCCCCCCCCCCEC;
defparam \screen|Hcnt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N44
dffeas \screen|Hcnt[0] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[0] .is_wysiwyg = "true";
defparam \screen|Hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N3
cyclonev_lcell_comb \screen|Add0~21 (
// Equation(s):
// \screen|Add0~21_sumout  = SUM(( \screen|Hcnt [1] ) + ( GND ) + ( \screen|Add0~18  ))
// \screen|Add0~22  = CARRY(( \screen|Hcnt [1] ) + ( GND ) + ( \screen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~21_sumout ),
	.cout(\screen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~21 .extended_lut = "off";
defparam \screen|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N5
dffeas \screen|Hcnt[1] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[1] .is_wysiwyg = "true";
defparam \screen|Hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N6
cyclonev_lcell_comb \screen|Add0~25 (
// Equation(s):
// \screen|Add0~25_sumout  = SUM(( \screen|Hcnt [2] ) + ( GND ) + ( \screen|Add0~22  ))
// \screen|Add0~26  = CARRY(( \screen|Hcnt [2] ) + ( GND ) + ( \screen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~25_sumout ),
	.cout(\screen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~25 .extended_lut = "off";
defparam \screen|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N5
dffeas \screen|Hcnt[2] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[2] .is_wysiwyg = "true";
defparam \screen|Hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N9
cyclonev_lcell_comb \screen|Add0~29 (
// Equation(s):
// \screen|Add0~29_sumout  = SUM(( \screen|Hcnt [3] ) + ( GND ) + ( \screen|Add0~26  ))
// \screen|Add0~30  = CARRY(( \screen|Hcnt [3] ) + ( GND ) + ( \screen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~29_sumout ),
	.cout(\screen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~29 .extended_lut = "off";
defparam \screen|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N47
dffeas \screen|Hcnt[3] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[3] .is_wysiwyg = "true";
defparam \screen|Hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N12
cyclonev_lcell_comb \screen|Add0~33 (
// Equation(s):
// \screen|Add0~33_sumout  = SUM(( \screen|Hcnt [4] ) + ( GND ) + ( \screen|Add0~30  ))
// \screen|Add0~34  = CARRY(( \screen|Hcnt [4] ) + ( GND ) + ( \screen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~33_sumout ),
	.cout(\screen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~33 .extended_lut = "off";
defparam \screen|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N35
dffeas \screen|Hcnt[4] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[4] .is_wysiwyg = "true";
defparam \screen|Hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N15
cyclonev_lcell_comb \screen|Add0~37 (
// Equation(s):
// \screen|Add0~37_sumout  = SUM(( \screen|Hcnt [5] ) + ( GND ) + ( \screen|Add0~34  ))
// \screen|Add0~38  = CARRY(( \screen|Hcnt [5] ) + ( GND ) + ( \screen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~37_sumout ),
	.cout(\screen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~37 .extended_lut = "off";
defparam \screen|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N32
dffeas \screen|Hcnt[5] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[5] .is_wysiwyg = "true";
defparam \screen|Hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N18
cyclonev_lcell_comb \screen|Add0~5 (
// Equation(s):
// \screen|Add0~5_sumout  = SUM(( \screen|Hcnt [6] ) + ( GND ) + ( \screen|Add0~38  ))
// \screen|Add0~6  = CARRY(( \screen|Hcnt [6] ) + ( GND ) + ( \screen|Add0~38  ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~5_sumout ),
	.cout(\screen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~5 .extended_lut = "off";
defparam \screen|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \screen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N41
dffeas \screen|Hcnt[6] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[6] .is_wysiwyg = "true";
defparam \screen|Hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N21
cyclonev_lcell_comb \screen|Add0~9 (
// Equation(s):
// \screen|Add0~9_sumout  = SUM(( \screen|Hcnt [7] ) + ( GND ) + ( \screen|Add0~6  ))
// \screen|Add0~10  = CARRY(( \screen|Hcnt [7] ) + ( GND ) + ( \screen|Add0~6  ))

	.dataa(!\screen|Hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~9_sumout ),
	.cout(\screen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~9 .extended_lut = "off";
defparam \screen|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \screen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N50
dffeas \screen|Hcnt[7] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[7] .is_wysiwyg = "true";
defparam \screen|Hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N59
dffeas \screen|Hcnt[8] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[8] .is_wysiwyg = "true";
defparam \screen|Hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N30
cyclonev_lcell_comb \screen|hs~0 (
// Equation(s):
// \screen|hs~0_combout  = ( \screen|Hcnt [7] & ( \screen|Hcnt [9] & ( ((!\screen|Hcnt [5] & (!\screen|Hcnt [4] & !\screen|Hcnt [6])) # (\screen|Hcnt [5] & (\screen|Hcnt [4] & \screen|Hcnt [6]))) # (\screen|Hcnt [8]) ) ) ) # ( !\screen|Hcnt [7] & ( 
// \screen|Hcnt [9] ) ) # ( \screen|Hcnt [7] & ( !\screen|Hcnt [9] ) ) # ( !\screen|Hcnt [7] & ( !\screen|Hcnt [9] ) )

	.dataa(!\screen|Hcnt [8]),
	.datab(!\screen|Hcnt [5]),
	.datac(!\screen|Hcnt [4]),
	.datad(!\screen|Hcnt [6]),
	.datae(!\screen|Hcnt [7]),
	.dataf(!\screen|Hcnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|hs~0 .extended_lut = "off";
defparam \screen|hs~0 .lut_mask = 64'hFFFFFFFFFFFFD557;
defparam \screen|hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N0
cyclonev_lcell_comb \screen|Add1~17 (
// Equation(s):
// \screen|Add1~17_sumout  = SUM(( \screen|Vcnt [0] ) + ( VCC ) + ( !VCC ))
// \screen|Add1~18  = CARRY(( \screen|Vcnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\screen|Vcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~17_sumout ),
	.cout(\screen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~17 .extended_lut = "off";
defparam \screen|Add1~17 .lut_mask = 64'h0000000000005555;
defparam \screen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N54
cyclonev_lcell_comb \screen|Equal1~0 (
// Equation(s):
// \screen|Equal1~0_combout  = ( \screen|Add1~25_sumout  & ( !\screen|Add1~33_sumout  & ( (\screen|Add1~17_sumout  & (\screen|Add1~29_sumout  & (!\screen|Add1~21_sumout  & !\screen|Add1~37_sumout ))) ) ) )

	.dataa(!\screen|Add1~17_sumout ),
	.datab(!\screen|Add1~29_sumout ),
	.datac(!\screen|Add1~21_sumout ),
	.datad(!\screen|Add1~37_sumout ),
	.datae(!\screen|Add1~25_sumout ),
	.dataf(!\screen|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Equal1~0 .extended_lut = "off";
defparam \screen|Equal1~0 .lut_mask = 64'h0000100000000000;
defparam \screen|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N48
cyclonev_lcell_comb \screen|Vcnt[9]~0 (
// Equation(s):
// \screen|Vcnt[9]~0_combout  = ( \screen|Equal1~0_combout  & ( \screen|Add1~5_sumout  & ( !\reset~input_o  ) ) ) # ( !\screen|Equal1~0_combout  & ( \screen|Add1~5_sumout  & ( !\reset~input_o  ) ) ) # ( \screen|Equal1~0_combout  & ( !\screen|Add1~5_sumout  & 
// ( (!\reset~input_o ) # ((\screen|Add1~1_sumout  & (!\screen|Add1~9_sumout  & !\screen|Add1~13_sumout ))) ) ) ) # ( !\screen|Equal1~0_combout  & ( !\screen|Add1~5_sumout  & ( !\reset~input_o  ) ) )

	.dataa(!\screen|Add1~1_sumout ),
	.datab(!\reset~input_o ),
	.datac(!\screen|Add1~9_sumout ),
	.datad(!\screen|Add1~13_sumout ),
	.datae(!\screen|Equal1~0_combout ),
	.dataf(!\screen|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Vcnt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Vcnt[9]~0 .extended_lut = "off";
defparam \screen|Vcnt[9]~0 .lut_mask = 64'hCCCCDCCCCCCCCCCC;
defparam \screen|Vcnt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N38
dffeas \screen|Vcnt[0] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[0] .is_wysiwyg = "true";
defparam \screen|Vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N3
cyclonev_lcell_comb \screen|Add1~21 (
// Equation(s):
// \screen|Add1~21_sumout  = SUM(( \screen|Vcnt [1] ) + ( GND ) + ( \screen|Add1~18  ))
// \screen|Add1~22  = CARRY(( \screen|Vcnt [1] ) + ( GND ) + ( \screen|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~21_sumout ),
	.cout(\screen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~21 .extended_lut = "off";
defparam \screen|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \screen|Vcnt[1] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(gnd),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[1] .is_wysiwyg = "true";
defparam \screen|Vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N6
cyclonev_lcell_comb \screen|Add1~25 (
// Equation(s):
// \screen|Add1~25_sumout  = SUM(( \screen|Vcnt [2] ) + ( GND ) + ( \screen|Add1~22  ))
// \screen|Add1~26  = CARRY(( \screen|Vcnt [2] ) + ( GND ) + ( \screen|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~25_sumout ),
	.cout(\screen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~25 .extended_lut = "off";
defparam \screen|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N8
dffeas \screen|Vcnt[2] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(gnd),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[2] .is_wysiwyg = "true";
defparam \screen|Vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N9
cyclonev_lcell_comb \screen|Add1~29 (
// Equation(s):
// \screen|Add1~29_sumout  = SUM(( \screen|Vcnt [3] ) + ( GND ) + ( \screen|Add1~26  ))
// \screen|Add1~30  = CARRY(( \screen|Vcnt [3] ) + ( GND ) + ( \screen|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~29_sumout ),
	.cout(\screen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~29 .extended_lut = "off";
defparam \screen|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N32
dffeas \screen|Vcnt[3] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[3] .is_wysiwyg = "true";
defparam \screen|Vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N12
cyclonev_lcell_comb \screen|Add1~33 (
// Equation(s):
// \screen|Add1~33_sumout  = SUM(( \screen|Vcnt [4] ) + ( GND ) + ( \screen|Add1~30  ))
// \screen|Add1~34  = CARRY(( \screen|Vcnt [4] ) + ( GND ) + ( \screen|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~33_sumout ),
	.cout(\screen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~33 .extended_lut = "off";
defparam \screen|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N35
dffeas \screen|Vcnt[4] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[4] .is_wysiwyg = "true";
defparam \screen|Vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N15
cyclonev_lcell_comb \screen|Add1~37 (
// Equation(s):
// \screen|Add1~37_sumout  = SUM(( \screen|Vcnt [5] ) + ( GND ) + ( \screen|Add1~34  ))
// \screen|Add1~38  = CARRY(( \screen|Vcnt [5] ) + ( GND ) + ( \screen|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~37_sumout ),
	.cout(\screen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~37 .extended_lut = "off";
defparam \screen|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N41
dffeas \screen|Vcnt[5] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[5] .is_wysiwyg = "true";
defparam \screen|Vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N18
cyclonev_lcell_comb \screen|Add1~5 (
// Equation(s):
// \screen|Add1~5_sumout  = SUM(( \screen|Vcnt [6] ) + ( GND ) + ( \screen|Add1~38  ))
// \screen|Add1~6  = CARRY(( \screen|Vcnt [6] ) + ( GND ) + ( \screen|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~5_sumout ),
	.cout(\screen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~5 .extended_lut = "off";
defparam \screen|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N47
dffeas \screen|Vcnt[6] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[6] .is_wysiwyg = "true";
defparam \screen|Vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N21
cyclonev_lcell_comb \screen|Add1~9 (
// Equation(s):
// \screen|Add1~9_sumout  = SUM(( \screen|Vcnt [7] ) + ( GND ) + ( \screen|Add1~6  ))
// \screen|Add1~10  = CARRY(( \screen|Vcnt [7] ) + ( GND ) + ( \screen|Add1~6  ))

	.dataa(!\screen|Vcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~9_sumout ),
	.cout(\screen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~9 .extended_lut = "off";
defparam \screen|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \screen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N50
dffeas \screen|Vcnt[7] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[7] .is_wysiwyg = "true";
defparam \screen|Vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \screen|Add1~13 (
// Equation(s):
// \screen|Add1~13_sumout  = SUM(( \screen|Vcnt [8] ) + ( GND ) + ( \screen|Add1~10  ))
// \screen|Add1~14  = CARRY(( \screen|Vcnt [8] ) + ( GND ) + ( \screen|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~13_sumout ),
	.cout(\screen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~13 .extended_lut = "off";
defparam \screen|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N59
dffeas \screen|Vcnt[8] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[8] .is_wysiwyg = "true";
defparam \screen|Vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N27
cyclonev_lcell_comb \screen|Add1~1 (
// Equation(s):
// \screen|Add1~1_sumout  = SUM(( \screen|Vcnt [9] ) + ( GND ) + ( \screen|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~1 .extended_lut = "off";
defparam \screen|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N56
dffeas \screen|Vcnt[9] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[9] .is_wysiwyg = "true";
defparam \screen|Vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N51
cyclonev_lcell_comb \screen|blank~0 (
// Equation(s):
// \screen|blank~0_combout  = ( \screen|Vcnt [7] & ( (\screen|Vcnt [5] & (\screen|Vcnt [6] & \screen|Vcnt [8])) ) )

	.dataa(!\screen|Vcnt [5]),
	.datab(!\screen|Vcnt [6]),
	.datac(!\screen|Vcnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screen|Vcnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|blank~0 .extended_lut = "off";
defparam \screen|blank~0 .lut_mask = 64'h0000000001010101;
defparam \screen|blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N18
cyclonev_lcell_comb \screen|vs~0 (
// Equation(s):
// \screen|vs~0_combout  = ( \screen|Vcnt [2] & ( \screen|blank~0_combout  ) ) # ( !\screen|Vcnt [2] & ( \screen|blank~0_combout  & ( ((!\screen|Vcnt [1]) # ((!\screen|Vcnt [3]) # (\screen|Vcnt [4]))) # (\screen|Vcnt [9]) ) ) ) # ( \screen|Vcnt [2] & ( 
// !\screen|blank~0_combout  ) ) # ( !\screen|Vcnt [2] & ( !\screen|blank~0_combout  ) )

	.dataa(!\screen|Vcnt [9]),
	.datab(!\screen|Vcnt [1]),
	.datac(!\screen|Vcnt [4]),
	.datad(!\screen|Vcnt [3]),
	.datae(!\screen|Vcnt [2]),
	.dataf(!\screen|blank~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|vs~0 .extended_lut = "off";
defparam \screen|vs~0 .lut_mask = 64'hFFFFFFFFFFDFFFFF;
defparam \screen|vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N57
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( \screen|Hcnt [3] ) # ( !\screen|Hcnt [3] & ( (\screen|Hcnt [5]) # (\screen|Hcnt [4]) ) )

	.dataa(!\screen|Hcnt [4]),
	.datab(gnd),
	.datac(!\screen|Hcnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screen|Hcnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N54
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( \screen|Hcnt [2] & ( (!\screen|Hcnt [5]) # ((!\screen|Hcnt [4] & !\screen|Hcnt [3])) ) ) # ( !\screen|Hcnt [2] & ( (!\screen|Hcnt [4]) # (!\screen|Hcnt [5]) ) )

	.dataa(!\screen|Hcnt [4]),
	.datab(!\screen|Hcnt [3]),
	.datac(gnd),
	.datad(!\screen|Hcnt [5]),
	.datae(gnd),
	.dataf(!\screen|Hcnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'hFFAAFFAAFF88FF88;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N0
cyclonev_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = ( !\screen|Hcnt [7] & ( (\screen|Hcnt [8] & (!\screen|Hcnt [9] & (\always0~2_combout  & (!\screen|Hcnt [6] & !\screen|Vcnt [9])))) ) ) # ( \screen|Hcnt [7] & ( (!\screen|Hcnt [8] & (!\screen|Hcnt [9] & (\always0~3_combout  & 
// (\screen|Hcnt [6] & !\screen|Vcnt [9])))) ) )

	.dataa(!\screen|Hcnt [8]),
	.datab(!\screen|Hcnt [9]),
	.datac(!\always0~3_combout ),
	.datad(!\screen|Hcnt [6]),
	.datae(!\screen|Hcnt [7]),
	.dataf(!\screen|Vcnt [9]),
	.datag(!\always0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~1 .extended_lut = "on";
defparam \VGA_R~1 .lut_mask = 64'h0400000800000000;
defparam \VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N48
cyclonev_lcell_comb \screen|LessThan1~0 (
// Equation(s):
// \screen|LessThan1~0_combout  = ( \screen|Vcnt [3] & ( (\screen|Vcnt [5] & ((\screen|Vcnt [2]) # (\screen|Vcnt [4]))) ) ) # ( !\screen|Vcnt [3] & ( (\screen|Vcnt [5] & \screen|Vcnt [4]) ) )

	.dataa(!\screen|Vcnt [5]),
	.datab(gnd),
	.datac(!\screen|Vcnt [4]),
	.datad(!\screen|Vcnt [2]),
	.datae(gnd),
	.dataf(!\screen|Vcnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|LessThan1~0 .extended_lut = "off";
defparam \screen|LessThan1~0 .lut_mask = 64'h0505050505550555;
defparam \screen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N27
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( !\screen|Vcnt [4] & ( (!\screen|Vcnt [3] & !\screen|Vcnt [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [3]),
	.datad(!\screen|Vcnt [5]),
	.datae(gnd),
	.dataf(!\screen|Vcnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'hF000F00000000000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N24
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( \screen|Vcnt [6] & ( (!\screen|Vcnt [8] & (\screen|Vcnt [7] & !\always0~0_combout )) ) ) # ( !\screen|Vcnt [6] & ( (!\screen|LessThan1~0_combout  & (\screen|Vcnt [8] & !\screen|Vcnt [7])) ) )

	.dataa(!\screen|LessThan1~0_combout ),
	.datab(!\screen|Vcnt [8]),
	.datac(!\screen|Vcnt [7]),
	.datad(!\always0~0_combout ),
	.datae(gnd),
	.dataf(!\screen|Vcnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h202020200C000C00;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \screen|Hcnt [3] ) + ( VCC ) + ( !VCC ))
// \Add1~6  = CARRY(( \screen|Hcnt [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N33
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \screen|Hcnt [4] ) + ( VCC ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \screen|Hcnt [4] ) + ( VCC ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \screen|Hcnt [5] ) + ( VCC ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \screen|Hcnt [5] ) + ( VCC ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000000000003333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N39
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \screen|Hcnt [6] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \screen|Hcnt [6] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N42
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \screen|Hcnt [7] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \screen|Hcnt [7] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N45
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \screen|Hcnt [8] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \screen|Hcnt [8] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N48
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \screen|Hcnt [9] ) + ( VCC ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \screen|Hcnt [9] ) + ( VCC ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N51
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( GND ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_cout  = CARRY(( \screen|Vcnt [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~30 .extended_lut = "off";
defparam \Add0~30 .lut_mask = 64'h00000000000000FF;
defparam \Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N33
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \screen|Vcnt [4] ) + ( VCC ) + ( \Add0~30_cout  ))
// \Add0~2  = CARRY(( \screen|Vcnt [4] ) + ( VCC ) + ( \Add0~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N36
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \screen|Vcnt [5] ) + ( VCC ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \screen|Vcnt [5] ) + ( VCC ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\screen|Vcnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N39
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \screen|Vcnt [6] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \screen|Vcnt [6] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \screen|Vcnt [7] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \screen|Vcnt [7] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N45
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \screen|Vcnt [8] ) + ( VCC ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \screen|Vcnt [8] ) + ( VCC ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \screen|Vcnt [9] ) + ( VCC ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \screen|Vcnt [9] ) + ( VCC ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N51
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y28_N0
cyclonev_mac \Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~8 .accumulate_clock = "none";
defparam \Mult1~8 .ax_clock = "none";
defparam \Mult1~8 .ax_width = 7;
defparam \Mult1~8 .ay_scan_in_clock = "none";
defparam \Mult1~8 .ay_scan_in_width = 18;
defparam \Mult1~8 .ay_use_scan_in = "false";
defparam \Mult1~8 .az_clock = "none";
defparam \Mult1~8 .bx_clock = "none";
defparam \Mult1~8 .by_clock = "none";
defparam \Mult1~8 .by_use_scan_in = "false";
defparam \Mult1~8 .bz_clock = "none";
defparam \Mult1~8 .coef_a_0 = 0;
defparam \Mult1~8 .coef_a_1 = 0;
defparam \Mult1~8 .coef_a_2 = 0;
defparam \Mult1~8 .coef_a_3 = 0;
defparam \Mult1~8 .coef_a_4 = 0;
defparam \Mult1~8 .coef_a_5 = 0;
defparam \Mult1~8 .coef_a_6 = 0;
defparam \Mult1~8 .coef_a_7 = 0;
defparam \Mult1~8 .coef_b_0 = 0;
defparam \Mult1~8 .coef_b_1 = 0;
defparam \Mult1~8 .coef_b_2 = 0;
defparam \Mult1~8 .coef_b_3 = 0;
defparam \Mult1~8 .coef_b_4 = 0;
defparam \Mult1~8 .coef_b_5 = 0;
defparam \Mult1~8 .coef_b_6 = 0;
defparam \Mult1~8 .coef_b_7 = 0;
defparam \Mult1~8 .coef_sel_a_clock = "none";
defparam \Mult1~8 .coef_sel_b_clock = "none";
defparam \Mult1~8 .delay_scan_out_ay = "false";
defparam \Mult1~8 .delay_scan_out_by = "false";
defparam \Mult1~8 .enable_double_accum = "false";
defparam \Mult1~8 .load_const_clock = "none";
defparam \Mult1~8 .load_const_value = 0;
defparam \Mult1~8 .mode_sub_location = 0;
defparam \Mult1~8 .negate_clock = "none";
defparam \Mult1~8 .operand_source_max = "input";
defparam \Mult1~8 .operand_source_may = "input";
defparam \Mult1~8 .operand_source_mbx = "input";
defparam \Mult1~8 .operand_source_mby = "input";
defparam \Mult1~8 .operation_mode = "m18x18_full";
defparam \Mult1~8 .output_clock = "none";
defparam \Mult1~8 .preadder_subtract_a = "false";
defparam \Mult1~8 .preadder_subtract_b = "false";
defparam \Mult1~8 .result_a_width = 64;
defparam \Mult1~8 .signed_max = "false";
defparam \Mult1~8 .signed_may = "false";
defparam \Mult1~8 .signed_mbx = "false";
defparam \Mult1~8 .signed_mby = "false";
defparam \Mult1~8 .sub_clock = "none";
defparam \Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N0
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !\screen|Hcnt [0] $ (\Mult1~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add4~14  = CARRY(( !\screen|Hcnt [0] $ (\Mult1~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add4~15  = SHARE((\Mult1~8_resulta ) # (\screen|Hcnt [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [0]),
	.datad(!\Mult1~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N3
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !\screen|Hcnt [1] $ (!\Mult1~9 ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( !\screen|Hcnt [1] $ (!\Mult1~9 ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~19  = SHARE((\screen|Hcnt [1] & \Mult1~9 ))

	.dataa(!\screen|Hcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(\Add4~15 ),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h00000055000055AA;
defparam \Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N6
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !\screen|Hcnt [2] $ (!\Mult1~10 ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( !\screen|Hcnt [2] $ (!\Mult1~10 ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~23  = SHARE((\screen|Hcnt [2] & \Mult1~10 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [2]),
	.datad(!\Mult1~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(\Add4~19 ),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000000F00000FF0;
defparam \Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N9
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !\Add1~5_sumout  $ (!\Mult1~11 ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( !\Add1~5_sumout  $ (!\Mult1~11 ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~27  = SHARE((\Add1~5_sumout  & \Mult1~11 ))

	.dataa(gnd),
	.datab(!\Add1~5_sumout ),
	.datac(!\Mult1~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(\Add4~23 ),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000030300003C3C;
defparam \Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N12
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !\Add1~9_sumout  $ (!\Mult1~12 ) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( !\Add1~9_sumout  $ (!\Mult1~12 ) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~31  = SHARE((\Add1~9_sumout  & \Mult1~12 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(!\Mult1~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(\Add4~27 ),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000000F00000FF0;
defparam \Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N15
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( !\Add1~13_sumout  $ (!\Mult1~13 ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( !\Add1~13_sumout  $ (!\Mult1~13 ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~35  = SHARE((\Add1~13_sumout  & \Mult1~13 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(!\Mult1~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(\Add4~31 ),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000000F00000FF0;
defparam \Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N18
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( !\Add1~17_sumout  $ (!\Mult1~14 ) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( !\Add1~17_sumout  $ (!\Mult1~14 ) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~39  = SHARE((\Add1~17_sumout  & \Mult1~14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~17_sumout ),
	.datad(!\Mult1~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(\Add4~35 ),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000000F00000FF0;
defparam \Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N21
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( !\Add1~21_sumout  $ (!\Mult1~15 ) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( !\Add1~21_sumout  $ (!\Mult1~15 ) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~43  = SHARE((\Add1~21_sumout  & \Mult1~15 ))

	.dataa(gnd),
	.datab(!\Add1~21_sumout ),
	.datac(!\Mult1~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(\Add4~39 ),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000030300003C3C;
defparam \Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N24
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( !\Add1~25_sumout  $ (!\Mult1~16 ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( !\Add1~25_sumout  $ (!\Mult1~16 ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~47  = SHARE((\Add1~25_sumout  & \Mult1~16 ))

	.dataa(!\Add1~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(\Add4~43 ),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h00000055000055AA;
defparam \Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N27
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( !\Mult1~17  $ (!\Add1~29_sumout ) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( !\Mult1~17  $ (!\Add1~29_sumout ) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~51  = SHARE((\Mult1~17  & \Add1~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~17 ),
	.datad(!\Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(\Add4~47 ),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000000F00000FF0;
defparam \Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N30
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult1~18 ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( !\Add1~1_sumout  $ (\Mult1~18 ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~55  = SHARE((!\Add1~1_sumout  & \Mult1~18 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Mult1~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(\Add4~51 ),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N33
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult1~19 ) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( !\Add1~1_sumout  $ (\Mult1~19 ) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~59  = SHARE((!\Add1~1_sumout  & \Mult1~19 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult1~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(\Add4~55 ),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N36
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult1~20 ) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~62  = CARRY(( !\Add1~1_sumout  $ (\Mult1~20 ) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~63  = SHARE((!\Add1~1_sumout  & \Mult1~20 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Mult1~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(\Add4~59 ),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout(\Add4~63 ));
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N39
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult1~21 ) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~6  = CARRY(( !\Add1~1_sumout  $ (\Mult1~21 ) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~7  = SHARE((!\Add1~1_sumout  & \Mult1~21 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Mult1~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(\Add4~63 ),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N42
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult1~22 ) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( !\Add1~1_sumout  $ (\Mult1~22 ) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~11  = SHARE((!\Add1~1_sumout  & \Mult1~22 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult1~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(\Add4~7 ),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X33_Y28_N44
dffeas \img_rom_last|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_last|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \img_rom_last|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_last|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N45
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult1~23 ) ) + ( \Add4~11  ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Mult1~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(\Add4~11 ),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h000000000000CC33;
defparam \Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N57
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout  = ( \Add4~9_sumout  & ( (\Add4~5_sumout  & \Add4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a524_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a524 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y28_N41
dffeas \img_rom_last|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_last|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_last|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N53
dffeas \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_last|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N48
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  = (!\Add4~9_sumout  & (!\Add4~5_sumout  & \Add4~1_sumout ))

	.dataa(gnd),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .lut_mask = 64'h00C000C000C000C0;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a308 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N54
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout  = ( !\Add4~9_sumout  & ( (\Add4~5_sumout  & \Add4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add4~5_sumout ),
	.datac(gnd),
	.datad(!\Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 .lut_mask = 64'h0033003300000000;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a380 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N51
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout  = ( \Add4~9_sumout  & ( (!\Add4~5_sumout  & \Add4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a452 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N3
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout ) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout  & 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a524~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a380~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a452~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N47
dffeas \img_rom_last|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_last|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \img_rom_last|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_last|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y26_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 7;
defparam \Mult0~8 .ay_scan_in_clock = "none";
defparam \Mult0~8 .ay_scan_in_width = 18;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m18x18_full";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N0
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \screen|Hcnt [0] ) + ( \Mult0~8_resulta  ) + ( !VCC ))
// \Add2~14  = CARRY(( \screen|Hcnt [0] ) + ( \Mult0~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~8_resulta ),
	.datad(!\screen|Hcnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N3
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \Mult0~9  ) + ( \screen|Hcnt [1] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \Mult0~9  ) + ( \screen|Hcnt [1] ) + ( \Add2~14  ))

	.dataa(!\screen|Hcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N6
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \Mult0~10  ) + ( \screen|Hcnt [2] ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \Mult0~10  ) + ( \screen|Hcnt [2] ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [2]),
	.datad(!\Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N9
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \Mult0~11  ) + ( \Add1~5_sumout  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \Mult0~11  ) + ( \Add1~5_sumout  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(!\Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \Mult0~12  ) + ( \Add1~9_sumout  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \Mult0~12  ) + ( \Add1~9_sumout  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!\Add1~9_sumout ),
	.datac(gnd),
	.datad(!\Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N15
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \Add1~13_sumout  ) + ( \Mult0~13  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \Add1~13_sumout  ) + ( \Mult0~13  ) + ( \Add2~30  ))

	.dataa(!\Add1~13_sumout ),
	.datab(gnd),
	.datac(!\Mult0~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N18
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \Mult0~14  ) + ( \Add1~17_sumout  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \Mult0~14  ) + ( \Add1~17_sumout  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~17_sumout ),
	.datad(!\Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N21
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \Add1~21_sumout  ) + ( \Mult0~15  ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \Add1~21_sumout  ) + ( \Mult0~15  ) + ( \Add2~38  ))

	.dataa(!\Add1~21_sumout ),
	.datab(gnd),
	.datac(!\Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N24
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \Mult0~16  ) + ( \Add1~25_sumout  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \Mult0~16  ) + ( \Add1~25_sumout  ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(!\Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N27
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \Mult0~17  ) + ( \Add1~29_sumout  ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( \Mult0~17  ) + ( \Add1~29_sumout  ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(!\Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N30
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \Mult0~18  ) + ( !\Add1~1_sumout  ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( \Mult0~18  ) + ( !\Add1~1_sumout  ) + ( \Add2~50  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h00005555000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N33
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \Mult0~19  ) + ( !\Add1~1_sumout  ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( \Mult0~19  ) + ( !\Add1~1_sumout  ) + ( \Add2~54  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00005555000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N36
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !\Add1~1_sumout  ) + ( \Mult0~20  ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( !\Add1~1_sumout  ) + ( \Mult0~20  ) + ( \Add2~58  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000F0F00000AAAA;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N39
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !\Add1~1_sumout  ) + ( \Mult0~21  ) + ( \Add2~62  ))
// \Add2~6  = CARRY(( !\Add1~1_sumout  ) + ( \Mult0~21  ) + ( \Add2~62  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F00000AAAA;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N42
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \Mult0~22  ) + ( !\Add1~1_sumout  ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \Mult0~22  ) + ( !\Add1~1_sumout  ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000000FF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N45
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \Mult0~23  ) + ( !\Add1~1_sumout  ) + ( \Add2~10  ))

	.dataa(!\Mult0~23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000FF00005555;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N47
dffeas \img_rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N16
dffeas \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N57
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout  = ( !\Add2~9_sumout  & ( (\Add2~5_sumout  & \Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add2~5_sumout ),
	.datac(!\Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 .lut_mask = 64'h0303030300000000;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a380 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N51
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout  = ( \Add2~9_sumout  & ( (\Add2~5_sumout  & \Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a524 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a524_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a524 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y26_N44
dffeas \img_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N59
dffeas \img_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N54
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout  = ( \Add2~9_sumout  & ( (!\Add2~5_sumout  & \Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add2~5_sumout ),
	.datac(gnd),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 .lut_mask = 64'h0000000000CC00CC;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a452 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N48
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout  = ( !\Add2~9_sumout  & ( (!\Add2~5_sumout  & \Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add2~5_sumout ),
	.datac(gnd),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .lut_mask = 64'h00CC00CC00000000;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y26_N41
dffeas \img_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N20
dffeas \img_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a524~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a524~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a524~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h000FF0FF53535353;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N30
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout  = ( \Add4~9_sumout  & ( !\Add4~1_sumout  & ( !\Add4~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~5_sumout ),
	.datad(gnd),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N9
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout  = ( \Add4~9_sumout  & ( !\Add4~1_sumout  & ( \Add4~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 .lut_mask = 64'h000000FF00000000;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N12
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = ( !\Add4~9_sumout  & ( !\Add4~1_sumout  & ( !\Add4~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~5_sumout ),
	.datad(gnd),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 64'hF0F0000000000000;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFBEFFF08FFFFFFFFFFFFFFFFFFBEFFF00FFFFFFFF7FFFFFFFFFBCFFF003FFFFFFF7FFEFFFFFFFC7FF807FFFFFFFFFFEFFFFFFFF7FFE07FFFFFFFFFF2FFFFFFFFDFFF83FFFFFFF7FFF7FFFFFFFFFFFF0FFFFFFFFFFFEFFFFEFFFFFFF1FFFFFFFBFBFFFFFFFFFEFFFFBFFFFFFFBC5FDFFFFFFFEFFFF9FFFFFFFDCFFFDFFFDFFEFFFF9FFFFFFFFDFFEFFFFFFFF67FFC7FFFFFFFFFFF7FFFBFFFE7FFE47FFFFFFEFFFFFFFBFFFF7FFE1BFFFFFFFFFFBEFFFFFFF1FFF0DFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FDFFFFFFFFFFFBFFEFFDFFFFFFDFFFF7FFFFFFFFFEFFFFFFFFFCBFFFDFFFFFFBFFEFFFFFFFFFFBFFFEFFFFFFFFFEFFBFFFFFFFBFFFF7FFFFFDFFEFFFFFFFFFFDFFFFEFFFFFDFFEFFDFFFFFFFE3FFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFF8FE7FFFFFF7FFFFEFFFFFFFFE7FFCFFFFFFFFFFFF7FFFF7FFBFFFF9EFFFF9FFFFF7FFFFFFEFFFFFEF7FFFFFFFFFFFFEFFFBFFFFFFFB3FFFFFFFFFFFFEFF7FFFFFFEE3FFEFFFFFBFFFEFDFFFFFFFFB3FFF3FFFFBFFFDFBFFFFFFFFDBFFFFFFFFFFDDFF7FFFFFFFFEBFFFFFFFFFFDFFDFFFFFFFFFFAFFFFFFFFDFDFFBFFFFFFFFFFCFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFF77FFFFFFFFFFF8FFFFFFFEFFFEFFFFFFFFFFFFCBFFFFFFEFFFFFFFFFFFFFFFFD9FFEFFFEFFFFFFFFFFFFFFFFEBFFFFFFF7FEFFFFFFFFFFFFFFCFFFFFFFFF1FFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEBFDFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFF3FFFE7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF71BFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N27
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout  = ( !\Add4~9_sumout  & ( !\Add4~1_sumout  & ( \Add4~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 .lut_mask = 64'h00FF000000000000;
defparam \img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFE7FFFFFFFFE003FFFFFFFFFFF80FFFFFFFFC001FFFFFFFFFFF001FFFFFFFC001FFFFFFFFFFF000FFFFFFFC001FFFFFFFFFFF078FFFFFFF8001FFFFFFFFFFC1FFFFFFFFF8040FFFFFFFFFFE3FF7FFFFFFF041FFFFFFFFFFC7FFFFFFFFFF0E81FFFFFFFFFE7FFFFFFFFFF1FC1FFFFFFFFFD7FFFFFFFFFFBFC1FFFFFFFFFBFFFFFFFFFDFFFE08FFFFFFFFBFFFFFFFFFFEFFF0CFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout  & \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h0047CC473347FF47;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N48
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = ( !\Add2~9_sumout  & ( !\Add2~1_sumout  & ( !\Add2~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(!\Add2~9_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 64'hF0F0000000000000;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFBEFFF08FFFFFFFFFFFFFFFFFFBEFFF00FFFFFFFF7FFFFFFFFFBCFFF003FFFFFFF7FFEFFFFFFFC7FF807FFFFFFFFFFEFFFFFFFF7FFE07FFFFFFFFFF2FFFFFFFFDFFF83FFFFFFF7FFF7FFFFFFFFFFFF0FFFFFFFFFFFEFFFFEFFFFFFF1FFFFFFFBFBFFFFFFFFFEFFFFBFFFFFFFBC5FDFFFFFFFEFFFF9FFFFFFFDCFFFDFFFDFFEFFFF9FFFFFFFFDFFEFFFFFFFF67FFC7FFFFFFFFFFF7FFFBFFFE7FFE47FFFFFFEFFFFFFFBFFFF7FFE1BFFFFFFFFFFBEFFFFFFF1FFF0DFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FDFFFFFFFFFFFBFFEFFDFFFFFFDFFFF7FFFFFFFFFEFFFFFFFFFCBFFFDFFFFFFBFFEFFFFFFFFFFBFFFEFFFFFFFFFEFFBFFFFFFFBFFFF7FFFFFDFFEFFFFFFFFFFDFFFFEFFFFFDFFEFFDFFFFFFFE3FFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFF8FE7FFFFFF7FFFFEFFFFFFFFE7FFCFFFFFFFFFFFF7FFFF7FFBFFFF9EFFFF9FFFFF7FFFFFFEFFFFFEF7FFFFFFFFFFFFEFFFBFFFFFFFB3FFFFFFFFFFFFEFF7FFFFFFEE3FFEFFFFFBFFFEFDFFFFFFFFB3FFF3FFFFBFFFDFBFFFFFFFFDBFFFFFFFFFFDDFF7FFFFFFFFEBFFFFFFFFFFDFFDFFFFFFFFFFAFFFFFFFFDFDFFBFFFFFFFFFFCFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFF77FFFFFFFFFFF8FFFFFFFEFFFEFFFFFFFFFFFFCBFFFFFFEFFFFFFFFFFFFFFFFD9FFEFFFEFFFFFFFFFFFFFFFFEBFFFFFFF7FEFFFFFFFFFFFFFFCFFFFFFFFF1FFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEBFDFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFF3FFFE7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF71BFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N9
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout  = ( \Add2~9_sumout  & ( !\Add2~1_sumout  & ( \Add2~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~5_sumout ),
	.datae(!\Add2~9_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 .lut_mask = 64'h000000FF00000000;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout  = ( \Add2~9_sumout  & ( !\Add2~1_sumout  & ( !\Add2~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(!\Add2~9_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N15
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout  = ( !\Add2~9_sumout  & ( !\Add2~1_sumout  & ( \Add2~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~5_sumout ),
	.datae(!\Add2~9_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 .lut_mask = 64'h00FF000000000000;
defparam \img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFE7FFFFFFFFE003FFFFFFFFFFF80FFFFFFFFC001FFFFFFFFFFF001FFFFFFFC001FFFFFFFFFFF000FFFFFFFC001FFFFFFFFFFF078FFFFFFF8001FFFFFFFFFFC1FFFFFFFFF8040FFFFFFFFFFE3FF7FFFFFFF041FFFFFFFFFFC7FFFFFFFFFF0E81FFFFFFFFFE7FFFFFFFFFF1FC1FFFFFFFFFD7FFFFFFFFFFBFC1FFFFFFFFFBFFFFFFFFFDFFFE08FFFFFFFFBFFFFFFFFFFEFFF0CFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & 
// (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] 
// $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h111EDDD2E1EE2D22;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBF1FFFFFFFDFFDFFFFFFFFFFF7FEFFFFFFFDFFFFFFFFFFFFFEFFEFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFDFFEFFFFFFFFFFDFFFFFFFFFF1FFEFFFFFFFFFFDFFFBFFFFFF07FEFFFFFFFFFFFFFFBFFFFFE0FFFDFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE0FFFEFFFFFFFFFBFFFFFFFFFC0FFFFDFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFC07FFFF7FFFFFFFFFFFFFFFFF807FFFFFFFFFFFF7FFFBFFFFF80FFFFFBFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE3FFFFF807FFFFFFFFFFFF7FFD3FFFFF000FFFFFFFFFFFFFFFF9FFFFF001FFFFFFFFFFFFFFEF8FFFFE001FFFFEFFFFFFFBFBFCFFFFE000FFFFDFFFFFFFFDBFE7FFFE000FFFFFFFFFFFFC5FFE1FFFE000FFFFFFFFFFFFFDFFF0FFFC00067FFF7FFFFFFFFFFF87FF800007FFFCFFFFFFFFFFF83FFC00007FFFFFFFFFFFEFFFC0FF800001FFFFFFFFFFFFFFFC03F8000007FFFFFFFFFFFFFFE0078000003FFFFFFFFFFF7FFE0000000003FFFFFFFFFFF7FFE0000000001FFFEFFFFFFF7FFE0010000003FFFEFFFFFFFFFFE00100000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "01FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFBFFF0000000000FFFFDFFFFFFBFFF00200000001FFFFFFFFFFFFFF00200000003FFFF7FFFFFFFFF00200000001FFFFDFFFFFDFFF000000000017FFFFFFFFFDFFE000000000003FFFFFFFFFFFFE000000000001FFFF7FFFFEFFE004000000003FFFFFFFFFEFFE0000007FF801FFFFFFFFFFFFE000001FFFF03FFFF7FFFFFFFE000007FFFFE0FFFFFFFFFF7FE00801FFFFFF05FFFFFFFFFFFE00007FFFFFFC13FFEFFFFFFFE1000FFFFFFFF03FFEFFFFFBFE0003FFFFFFFFC3FFFFFFFFBFE2007FFFFFFFFE1FFFFFFFFFFE220FFFFFFFFFF3FFFDFFFFDFE243FFFFFFFFFFCFFFEFFFFDFE207FFFFFFFFFFEFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFE10FFFFFFFFFFFF1FFF7FFFFFE01FFFFFFFFFFFF8FFFFFFFEFE03FFFFFFFFFFFFE0FFEFFFFFE07FFFFFFFFFFFFF3FFFFFFFFF1FFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFCFFEFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF1FDFFFFBFFFFFFFFFFFFFFFFF3FEFFFFBFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF1FDFFFFDFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFE0E1FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h00530F53F053FF53;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a454 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a526_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a526 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a310 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a382 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N51
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a454~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a526~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a382~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBF1FFFFFFFDFFDFFFFFFFFFFF7FEFFFFFFFDFFFFFFFFFFFFFEFFEFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFDFFEFFFFFFFFFFDFFFFFFFFFF1FFEFFFFFFFFFFDFFFBFFFFFF07FEFFFFFFFFFFFFFFBFFFFFE0FFFDFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE0FFFEFFFFFFFFFBFFFFFFFFFC0FFFFDFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFC07FFFF7FFFFFFFFFFFFFFFFF807FFFFFFFFFFFF7FFFBFFFFF80FFFFFBFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE3FFFFF807FFFFFFFFFFFF7FFD3FFFFF000FFFFFFFFFFFFFFFF9FFFFF001FFFFFFFFFFFFFFEF8FFFFE001FFFFEFFFFFFFBFBFCFFFFE000FFFFDFFFFFFFFDBFE7FFFE000FFFFFFFFFFFFC5FFE1FFFE000FFFFFFFFFFFFFDFFF0FFFC00067FFF7FFFFFFFFFFF87FF800007FFFCFFFFFFFFFFF83FFC00007FFFFFFFFFFFEFFFC0FF800001FFFFFFFFFFFFFFFC03F8000007FFFFFFFFFFFFFFE0078000003FFFFFFFFFFF7FFE0000000003FFFFFFFFFFF7FFE0000000001FFFEFFFFFFF7FFE0010000003FFFEFFFFFFFFFFE00100000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "01FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFBFFF0000000000FFFFDFFFFFFBFFF00200000001FFFFFFFFFFFFFF00200000003FFFF7FFFFFFFFF00200000001FFFFDFFFFFDFFF000000000017FFFFFFFFFDFFE000000000003FFFFFFFFFFFFE000000000001FFFF7FFFFEFFE004000000003FFFFFFFFFEFFE0000007FF801FFFFFFFFFFFFE000001FFFF03FFFF7FFFFFFFE000007FFFFE0FFFFFFFFFF7FE00801FFFFFF05FFFFFFFFFFFE00007FFFFFFC13FFEFFFFFFFE1000FFFFFFFF03FFEFFFFFBFE0003FFFFFFFFC3FFFFFFFFBFE2007FFFFFFFFE1FFFFFFFFFFE220FFFFFFFFFF3FFFDFFFFDFE243FFFFFFFFFFCFFFEFFFFDFE207FFFFFFFFFFEFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFE10FFFFFFFFFFFF1FFF7FFFFFE01FFFFFFFFFFFF8FFFFFFFEFE03FFFFFFFFFFFFE0FFEFFFFFE07FFFFFFFFFFFFF3FFFFFFFFF1FFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFCFFEFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF1FDFFFFBFFFFFFFFFFFFFFFFF3FEFFFFBFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF1FDFFFFDFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFE0E1FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N48
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a454 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a526 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a526_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a526 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a382 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout ))))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a526~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N42
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  $ 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))))) ) ) ) # ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  $ (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  $ 
// (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0C59A6F33F6A95C0;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a311 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a527_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a527 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a383 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a455 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N30
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout  & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout  & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a527~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a383~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a455~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a527 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a527_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a527 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a455 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a383 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout  & 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a527~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFBFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFEFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFDFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N51
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout )) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h11BB050511BBAFAF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFBFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFEFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFDFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 23;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N48
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout 
//  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  
// $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0536C9FAAF9C6350;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a523 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a523_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a523 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a379 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a451 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout  & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout  & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a523~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFE7FE08FFFFFFFFFFFFBFFFFFFEFFF00FFFFFFFF7FFFBFFFFFFC7FF007FFFFFFF7FFFFFFFFFFE7FF803FFFFFFF7FFFFFFFFFFF7FFF07FFFFFFF7FFDBFFFFFFFDFFF03FFFFFFFFFF07FFFFFFFFFFFE1FFFFFFFFFE06FFFFEFFFFFFF1FFFFFFFFFC03FFFFFFFEFFFF1FFFFFFFFDE01BFFFFFFEFFFF9FFFFFFFFF001CFFFDFFEFFFFC7FFFFFFFC001F7FFFFFE67FFC7FFFFFFFC000FFFFFFFFE3FFC5FFFFFFFF0007DFFBFFFE3FFE1DFFFFFFE0007F7FFFFFFBFFF0FFFFFFFE0003FBF7FFFFEBFFFEFFFFFFF0003FF77FFFFFFFFFFFFFFFFF8001FFEFFFFFFDFFFFFFFFFFF0001FFFFFFFFFFFFFEFFFFFFF8001FFFFFFFFFDFFFFFFFFFFF0001FFEFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FDFFFEFFFFFFFC000FFCFFFFFFCFFFF7FFFFFFC000FFDFFFFFFEBFFFBFFFFFF8000FFDFFFFFFD9FFFFFFFFFF8000FFFFFFFFFF9FFFFFFFFFFC000FFBFFFFFFFFFFFFFFFFFFC000FFBFFFFFFFC7FFFF7FFFFE001FFBFFFFFFFFBFFFF7FFFFE001FE3FFFFFFFFFFFFFFFFFFE001FE7FFFFFFFFFFFFFFFFFFE001FC3FFFB017FFFFFFFFFFFF001FC7FFE8002FFFFFF7FFFFF001F87FFC00005F3FFFDFFFFF001F8FFE000001F5FFFFFFFFF801F07FC0000003EFFFFFFFFF801E0FF80000000E3FFFFFFFFC01C1FE0000000031FFFBFFFF801E3FC0000000039FFF7FFFFC03E3F80000000019FFFDFFFFC03E7C000000000007FFFFFFFC03E78000000000003FFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFC01FF800000000000DFFF7FFFF01FF00000000000067FFFFFFE01FC00000000000031FFFFFFF01F80000000000001BFFEFFFF80E000000000000005FFFFFFF00A000000000000001FFFFFFF0000000000000000002FDFFFF8000000000000000001FFFFFFC00000000000000000BFEFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFE000000000000000008FFFFFFE0000000000000000007FFFFFC000000000000000000BFFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFC000000000000017FFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFFFFFFFFF0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC0000004FFFFFFFFFFFFFFFFFF000002FFFFFFFFFFFFFFFFFFF40001BFFFFFFFFFFFFFFFFFFFE0015FFFFFFFFFFFFFFFFFFFFF578FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFFFFFFFE003FFFFFFFFFFFF1DFFFFFFFC001FFFFFFFFFFFC02FFFFFFFC001FFFFFFFFFFE009FFFFFFF8001FFFFFFFFFFF069FFFFFFF9001FFFFFFFFFFE07FFFFFFFF0000FFFFFFFFFFE7FE7FFFFFFE040FFFFFFFFFFCFFFBFFFFFFF9E87FFFFFFFFFEFFFBFFFFFFF9F81FFFFFFFFFA7FFFFFFFFDF3FC1FFFFFFFFF9FFFFFFFFFFF7FE1FFFFFFFFFBFFFFFFFFFDF7FF0C7FFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a235~portadataout ) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a163~portadataout )) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a235~portadataout ) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a163~portadataout )) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h11DD030311DDCFCF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFFFFFFFE003FFFFFFFFFFFF1DFFFFFFFC001FFFFFFFFFFFC02FFFFFFFC001FFFFFFFFFFE009FFFFFFF8001FFFFFFFFFFF069FFFFFFF9001FFFFFFFFFFE07FFFFFFFF0000FFFFFFFFFFE7FE7FFFFFFE040FFFFFFFFFFCFFFBFFFFFFF9E87FFFFFFFFFEFFFBFFFFFFF9F81FFFFFFFFFA7FFFFFFFFDF3FC1FFFFFFFFF9FFFFFFFFFFF7FE1FFFFFFFFFBFFFFFFFFFDF7FF0C7FFFFFFFBF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFE7FE08FFFFFFFFFFFFBFFFFFFEFFF00FFFFFFFF7FFFBFFFFFFC7FF007FFFFFFF7FFFFFFFFFFE7FF803FFFFFFF7FFFFFFFFFFF7FFF07FFFFFFF7FFDBFFFFFFFDFFF03FFFFFFFFFF07FFFFFFFFFFFE1FFFFFFFFFE06FFFFEFFFFFFF1FFFFFFFFFC03FFFFFFFEFFFF1FFFFFFFFDE01BFFFFFFEFFFF9FFFFFFFFF001CFFFDFFEFFFFC7FFFFFFFC001F7FFFFFE67FFC7FFFFFFFC000FFFFFFFFE3FFC5FFFFFFFF0007DFFBFFFE3FFE1DFFFFFFE0007F7FFFFFFBFFF0FFFFFFFE0003FBF7FFFFEBFFFEFFFFFFF0003FF77FFFFFFFFFFFFFFFFF8001FFEFFFFFFDFFFFFFFFFFF0001FFFFFFFFFFFFFEFFFFFFF8001FFFFFFFFFDFFFFFFFFFFF0001FFEFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FDFFFEFFFFFFFC000FFCFFFFFFCFFFF7FFFFFFC000FFDFFFFFFEBFFFBFFFFFF8000FFDFFFFFFD9FFFFFFFFFF8000FFFFFFFFFF9FFFFFFFFFFC000FFBFFFFFFFFFFFFFFFFFFC000FFBFFFFFFFC7FFFF7FFFFE001FFBFFFFFFFFBFFFF7FFFFE001FE3FFFFFFFFFFFFFFFFFFE001FE7FFFFFFFFFFFFFFFFFFE001FC3FFFB017FFFFFFFFFFFF001FC7FFE8002FFFFFF7FFFFF001F87FFC00005F3FFFDFFFFF001F8FFE000001F5FFFFFFFFF801F07FC0000003EFFFFFFFFF801E0FF80000000E3FFFFFFFFC01C1FE0000000031FFFBFFFF801E3FC0000000039FFF7FFFFC03E3F80000000019FFFDFFFFC03E7C000000000007FFFFFFFC03E78000000000003FFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFC01FF800000000000DFFF7FFFF01FF00000000000067FFFFFFE01FC00000000000031FFFFFFF01F80000000000001BFFEFFFF80E000000000000005FFFFFFF00A000000000000001FFFFFFF0000000000000000002FDFFFF8000000000000000001FFFFFFC00000000000000000BFEFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFE000000000000000008FFFFFFE0000000000000000007FFFFFC000000000000000000BFFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFC000000000000017FFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFFFFFFFFF0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC0000004FFFFFFFFFFFFFFFFFF000002FFFFFFFFFFFFFFFFFFF40001BFFFFFFFFFFFFFFFFFFFE0015FFFFFFFFFFFFFFFFFFFFF578FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a451 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a307 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a379 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a523_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_first_bit_number = 19;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a523 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N39
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a451~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a379~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a523~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N9
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h03A9CF6556FC9A30;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a525_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a525 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a453 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a381 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a309 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N9
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout  & 
// ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout  & \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a525~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a453~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a381~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a453 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a525 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a525_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a525 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a381 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ))))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ))))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a525~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFE7FFF77FFFFFFFFFFFFFFFFFBE7FFFF7FFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFBFFFFFFFFFFEBFFFFFFE7FFFFBFFFFFFFFFFCFFFFFF7F8FFFFFFFFFFFFFFF05FFFFFFFFFFFFEFFFFFFFFFF06FFFFFFFFFFFFDFFFFFFFBFE03FFFFEFFEFFFFFFFFFFFFFE801FFFFFFFEFFFFFFFFFFFFCC001FFFFFFFEFFFFEFFFFFFFFC000EFFFDFFFE7FFFFFFFFFFFE0007FFFFFFF83FFFB7FFFFFFE0007FFFFFFFF7FFFFBFFFFFFE0003E7FFFFFF9FFFFFFFFFFFE0003FEF7FFFFFFFFFEFFFFFFF0001FF77FFFFFBFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFEFFFFFFFFFFFFFFFFFF8001FFEFFFFFFFFFFFFFFFFFF8001FFFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FDFFFFFFFFFFF8000FFFFFFFFFCFFFF7FFFFFF8000FFDFFFFFFCFFFFBFFFFFFC000FFFFFFFFFFBFFFEFFFFFFC000FFDFFFFFFFFFFFFFFFFFFC000FFBFFFFFFFDFFFFFFFFFFC000FFBFFFFFFFFFFFFF7FFFFE001FF3FFFFFFFEBFFFFFFFFFE001FF3FFFFFFFFDFFFFFFFFFF001FE3FFFFFFFFFFFFFFFFFFE001FE3FFF8007FDFFFFFFFFFF001FC7FFE0000FFFFFFFFFFFF001F87FF800001EFFFFFFFFFF001F07FE000000F5FFFFFFFFF001E0FF8000000393FFFFFFFF801F0FF00000000F3FFFFFFFF801C0FC0000000033FFFFFFFFC01C1F80000000013FFFFFFFFC01E1F0000000000BFFFFFFFFE01E7C00000000002FFFFFFFFC01C3800000000000FFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFE01EF0000000000009FFFFFFFE01FE0000000000006FFFFFFFE01FC0000000000001CFFFFFFE01F80000000000000FFFFFFFF00E000000000000004FFFFFFF000000000000000002FFFFFFF0000000000000000013FDFFFF8000000000000000009FFFFFF8000000000000000003FFFFFF8000000000000000003FFFFFFC000000000000000001FFFFFFE000000000000000000FFFFFFE000000000000000004FFFFFFE000000000000000000BFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFFC0000000000000007FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000017FFFFFFFFFF00000000000001FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000005FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000005FFFFFFFFFFFFFFFFFF000002FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFF313FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFBF1FFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFDFFFFFFFFFFEFFEFFFFFFF9FFFFFFFFFFFFFEFFEFFFFFFFDFFFFFFFFFFFFFFFFE7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFDFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFBFFFFFFFFFFEFFFFBFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N21
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFBF1FFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFDFFFFFFFFFFEFFEFFFFFFF9FFFFFFFFFFFFFEFFEFFFFFFFDFFFFFFFFFFFFFFFFE7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFDFFFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFBFFFFFFFFFFEFFFFBFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFE7FFF77FFFFFFFFFFFFFFFFFBE7FFFF7FFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFBFFFFFFFFFFEBFFFFFFE7FFFFBFFFFFFFFFFCFFFFFF7F8FFFFFFFFFFFFFFF05FFFFFFFFFFFFEFFFFFFFFFF06FFFFFFFFFFFFDFFFFFFFBFE03FFFFEFFEFFFFFFFFFFFFFE801FFFFFFFEFFFFFFFFFFFFCC001FFFFFFFEFFFFEFFFFFFFFC000EFFFDFFFE7FFFFFFFFFFFE0007FFFFFFF83FFFB7FFFFFFE0007FFFFFFFF7FFFFBFFFFFFE0003E7FFFFFF9FFFFFFFFFFFE0003FEF7FFFFFFFFFEFFFFFFF0001FF77FFFFFBFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFEFFFFFFFFFFFFFFFFFF8001FFEFFFFFFFFFFFFFFFFFF8001FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FDFFFFFFFFFFF8000FFFFFFFFFCFFFF7FFFFFF8000FFDFFFFFFCFFFFBFFFFFFC000FFFFFFFFFFBFFFEFFFFFFC000FFDFFFFFFFFFFFFFFFFFFC000FFBFFFFFFFDFFFFFFFFFFC000FFBFFFFFFFFFFFFF7FFFFE001FF3FFFFFFFEBFFFFFFFFFE001FF3FFFFFFFFDFFFFFFFFFF001FE3FFFFFFFFFFFFFFFFFFE001FE3FFF8007FDFFFFFFFFFF001FC7FFE0000FFFFFFFFFFFF001F87FF800001EFFFFFFFFFF001F07FE000000F5FFFFFFFFF001E0FF8000000393FFFFFFFF801F0FF00000000F3FFFFFFFF801C0FC0000000033FFFFFFFFC01C1F80000000013FFFFFFFFC01E1F0000000000BFFFFFFFFE01E7C00000000002FFFFFFFFC01C3800000000000FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFE01EF0000000000009FFFFFFFE01FE0000000000006FFFFFFFE01FC0000000000001CFFFFFFE01F80000000000000FFFFFFFF00E000000000000004FFFFFFF000000000000000002FFFFFFF0000000000000000013FDFFFF8000000000000000009FFFFFF8000000000000000003FFFFFF8000000000000000003FFFFFFC000000000000000001FFFFFFE000000000000000000FFFFFFE000000000000000004FFFFFFE000000000000000000BFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFFC0000000000000007FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000017FFFFFFFFFF00000000000001FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000005FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000005FFFFFFFFFFFFFFFFFF000002FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFF313FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h030311DDCFCF11DD;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  
// $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  
// $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0536AF9CC9FA6350;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFF7FF00FFFFFFFFFFFFFFFFFFBDFFE00FFFFFFFFFFFFFFFFFFFDFFF007FFFFFFF7FFFFFFFFFFD7FF003FFFFFFF7FFFFFFFFFFEFFFE07FFFFFFF7FFFFFFFFF7FFFFF01FFFFFFF7FF0DFFFFEFFCFFFF3FFFFFFFFFE07FFFFEFFFFFFF2FFFFFFFFFE037FFFFFFEFFFF1FFFFFFFBF201FFFFFFFEFFFFAFFFFFFFC9001FFFFDFFFF7FF9FFFFFFFFC001EFFFFFFE6FFFC7FFFFFFFC0007FFFFFFF9BFFE37FFFFFFF0007FFFBFFFEBFFF19FFFFFFE0003F7FBFFFFDFFF9DFFFFFFE0003FDF7FFFFFBFFFEFFFFFFF0001FF97FFFFFFFFFFFFFFFFF0001FFF7FFFFF9FFFFFFFFFFF8001FFEFFFFFFDFFFFFFFFFFF8001FFFFFFFFFDFFFEFFFFFFF0001FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFC000FFEFFFFFFFFFFF7FFFFFF8000FFFFFFFFFCFFFFDFFFFFFC000FFFFFFFFFDFFFFEFFFFFFC000FFDFFFFFFFDFFFF7FFFFFC000FF9FFFFFFFDFFFFCFFFFFC000FF1FFFFFFFEBFFFEFFFFFC001FF7FFFFFFFFFFFFFFFFFFE001FF3FFFFFFFFFFFFFFFFFFE001FF7FFFFFFFFDFFFFFFFFFE001FE7FFF901FF9FFFFFFFFFF001FC3FFE8002FDFFFF7FFFFF001F87FFC00005F3FFFDFFFFF001F07FF000001FFFFFFFFFFF801F0FF80000003AFFFFFFFFF801F1FF80000001EBFFFFFFFF801C0FE000000007DFFFFFFFF801C3FC0000000017FFFDFFFF803E3F8000000001FFFFDFFFFC03C3E000000000047FFEFFFFC03E3800000000003BFFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFE01CF800000000000FFFF7FFFF01FE00000000000077FFFFFFE01FC0000000000001FFFEFFFE01F800000000000009FFEFFFF80F000000000000007FFEFFFF80E000000000000000FFFFFFF0000000000000000012FDFFFF8000000000000000001FDFFFF8000000000000000003FEFFFF800000000000000000BFFFFFF8000000000000000009FDFFFFE000000000000000009FFFFFFE000000000000000000FFFFFFE000000000000000000DFFFFFF000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000003FFFFFFF80000000000000000FFFFFFFF80000000000000000FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "000000007FFFFFFFFE000000000000001FFFFFFFFFE00000000000000FFFFFFFFFFE000000000000007FFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000005FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFE8000007FFFFFFFFFFFFFFFFFFC00013FFFFFFFFFFFFFFFFFFFE0015FFFFFFFFFFFFFFFFFFFFF1B9FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF5FFFFFFFFC007FFFFFFFFFFF8EDFFFFFFFC003FFFFFFFFFFFBFDFFFFFFFE003FFFFFFFFFFEFF7FFFFFFFB000FFFFFFFFFFEFEFFFFFFFFF000FFFFFFFFFFDEFDFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFEF8E89FFFFFFFFFD7FFBFFFFFFF9F80FFFFFFFFFCFFFFFFFFFFFFFC1FFFFFFFFFBFFFDFFFFFDE7FD18FFFFFFFFFFFFDFFFFFFEFFF1DFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h470047CC473347FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a378 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a450 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a522 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a522_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a522 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout )) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a522~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h03CF444403CF7777;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a450 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a306 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a378 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a522_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a522 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N27
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a450~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a378~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a522~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF5FFFFFFFFC007FFFFFFFFFFF8EDFFFFFFFC003FFFFFFFFFFFBFDFFFFFFFE003FFFFFFFFFFEFF7FFFFFFFB000FFFFFFFFFFEFEFFFFFFFFF000FFFFFFFFFFDEFDFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFEF8E89FFFFFFFFFD7FFBFFFFFFF9F80FFFFFFFFFCFFFFFFFFFFFFFC1FFFFFFFFFBFFFDFFFFFDE7FD18FFFFFFFFFFFFDFFFFFFEFFF1DFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFF7FF00FFFFFFFFFFFFFFFFFFBDFFE00FFFFFFFFFFFFFFFFFFFDFFF007FFFFFFF7FFFFFFFFFFD7FF003FFFFFFF7FFFFFFFFFFEFFFE07FFFFFFF7FFFFFFFFF7FFFFF01FFFFFFF7FF0DFFFFEFFCFFFF3FFFFFFFFFE07FFFFEFFFFFFF2FFFFFFFFFE037FFFFFFEFFFF1FFFFFFFBF201FFFFFFFEFFFFAFFFFFFFC9001FFFFDFFFF7FF9FFFFFFFFC001EFFFFFFE6FFFC7FFFFFFFC0007FFFFFFF9BFFE37FFFFFFF0007FFFBFFFEBFFF19FFFFFFE0003F7FBFFFFDFFF9DFFFFFFE0003FDF7FFFFFBFFFEFFFFFFF0001FF97FFFFFFFFFFFFFFFFF0001FFF7FFFFF9FFFFFFFFFFF8001FFEFFFFFFDFFFFFFFFFFF8001FFFFFFFFFDFFFEFFFFFFF0001FFFFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFC000FFEFFFFFFFFFFF7FFFFFF8000FFFFFFFFFCFFFFDFFFFFFC000FFFFFFFFFDFFFFEFFFFFFC000FFDFFFFFFFDFFFF7FFFFFC000FF9FFFFFFFDFFFFCFFFFFC000FF1FFFFFFFEBFFFEFFFFFC001FF7FFFFFFFFFFFFFFFFFFE001FF3FFFFFFFFFFFFFFFFFFE001FF7FFFFFFFFDFFFFFFFFFE001FE7FFF901FF9FFFFFFFFFF001FC3FFE8002FDFFFF7FFFFF001F87FFC00005F3FFFDFFFFF001F07FF000001FFFFFFFFFFF801F0FF80000003AFFFFFFFFF801F1FF80000001EBFFFFFFFF801C0FE000000007DFFFFFFFF801C3FC0000000017FFFDFFFF803E3F8000000001FFFFDFFFFC03C3E000000000047FFEFFFFC03E3800000000003BFFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFE01CF800000000000FFFF7FFFF01FE00000000000077FFFFFFE01FC0000000000001FFFEFFFE01F800000000000009FFEFFFF80F000000000000007FFEFFFF80E000000000000000FFFFFFF0000000000000000012FDFFFF8000000000000000001FDFFFF8000000000000000003FEFFFF800000000000000000BFFFFFF8000000000000000009FDFFFFE000000000000000009FFFFFFE000000000000000000FFFFFFE000000000000000000DFFFFFF000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000003FFFFFFF80000000000000000FFFFFFFF80000000000000000FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "000000007FFFFFFFFE000000000000001FFFFFFFFFE00000000000000FFFFFFFFFFE000000000000007FFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000005FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFE8000007FFFFFFFFFFFFFFFFFFC00013FFFFFFFFFFFFFFFFFFFE0015FFFFFFFFFFFFFFFFFFFFF1B9FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N48
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a234~portadataout )) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a234~portadataout )) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a90~portadataout ) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a90~portadataout ) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0C3F596AA695F3C0;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( !\Equal0~3_combout  & ( !\Equal0~0_combout  & ( (!\Equal0~2_combout  & (!\Equal0~4_combout  & (!\Equal0~5_combout  & !\Equal0~1_combout ))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~4_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~3_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h8000000000000000;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF5FFFFFFFFC007FFFFFFFFFFF8EDFFFFFFFC003FFFFFFFFFFFBFDFFFFFFFC003FFFFFFFFFFEFF7FFFFFFFC000FFFFFFFFFFEFEFFFFFFFFC000FFFFFFFFFFDEFDFFFFFFF1001FFFFFFFFFFFFFFFFFFFFF0841FFFFFFFFFFFFFFFFFFFFF00E89FFFFFFFFFD7FFBFFFFFF01F80FFFFFFFFFCFFFFFFFFFE0FFC1FFFFFFFFFBFFFDFFFFFC0FFD18FFFFFFFFFFFFDFFFFFC07FF1DFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFC0FFF00FFFFFFFFFFFFFFFFFF80FFE00FFFFFFFFFFFFFFFFFF80FFF007FFFFFFF7FFEFFFFFF807FF003FFFFFFF7FFE3FFFFF003FFE07FFFFFFF7FFE3FFFFF001FFF01FFFFFFF7FF01FFFFE000FFFF3FFFFFFFFFE00FFFFE000FFFF2FFFFFFFFFA00FFFFE000FFFF1FFFFFFFBF0007FFFE000FFFFAFFFFFFFC80001FFFE000F7FF9FFFFFFFFE0000FFFC00067FFC7FFFFFFFC00003FFC00047FFE37FFFFFFE00001FFC00007FFF19FFFFFFE000017F800001FFF9DFFFFFFE000000F0000003FFFEFFFFFFF00000030000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFF7FFFFFFC0000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFCFFFFFE00000000000001BFFFEFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000000FFFFFFFFF80000000000000003FFFFFFFFC0000000000000001FFFFFFFF80000000000000003FFFDFFFF80000000000000001FFFDFFFFC0000000000000000FFFEFFFFC0000000000000000BFFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFE00000000000000001FFF7FFFE000000000000000007FFFFFFE000000000000000002FFEFFFF000000000000000001FFEFFFF000000000000000000FFEFFFF000000000000000000FFFFFFF8000000000000000002FDFFFF8000000000000000001FDFFFFC000000000000000001FEFFFF8000000000000000001FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFE000000000000000000DFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000003FFFFFFF80000000000000000FFFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000017FFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0009FFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a370 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a442 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a514_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a514 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N0
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a370~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a514~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a442~portadataout ) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a370~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a514~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|ram_block1a442~portadataout  & \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a370~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a442~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a514~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0303505FF3F3505F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a514 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a514_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a514 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a370 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a442 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a514~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF5FFFFFFFFC007FFFFFFFFFFF8EDFFFFFFFC003FFFFFFFFFFFBFDFFFFFFFC003FFFFFFFFFFEFF7FFFFFFFC000FFFFFFFFFFEFEFFFFFFFFC000FFFFFFFFFFDEFDFFFFFFF1001FFFFFFFFFFFFFFFFFFFFF0841FFFFFFFFFFFFFFFFFFFFF00E89FFFFFFFFFD7FFBFFFFFF01F80FFFFFFFFFCFFFFFFFFFE0FFC1FFFFFFFFFBFFFDFFFFFC0FFD18FFFFFFFFFFFFDFFFFFC07FF1DFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFC0FFF00FFFFFFFFFFFFFFFFFF80FFE00FFFFFFFFFFFFFFFFFF80FFF007FFFFFFF7FFEFFFFFF807FF003FFFFFFF7FFE3FFFFF003FFE07FFFFFFF7FFE3FFFFF001FFF01FFFFFFF7FF01FFFFE000FFFF3FFFFFFFFFE00FFFFE000FFFF2FFFFFFFFFA00FFFFE000FFFF1FFFFFFFBF0007FFFE000FFFFAFFFFFFFC80001FFFE000F7FF9FFFFFFFFE0000FFFC00067FFC7FFFFFFFC00003FFC00047FFE37FFFFFFE00001FFC00007FFF19FFFFFFE000017F800001FFF9DFFFFFFE000000F0000003FFFEFFFFFFF00000030000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFF7FFFFFFC0000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFCFFFFFE00000000000001BFFFEFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000000FFFFFFFFF80000000000000003FFFFFFFFC0000000000000001FFFFFFFF80000000000000003FFFDFFFF80000000000000001FFFDFFFFC0000000000000000FFFEFFFFC0000000000000000BFFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFE00000000000000001FFF7FFFE000000000000000007FFFFFFE000000000000000002FFEFFFF000000000000000001FFEFFFF000000000000000000FFEFFFF000000000000000000FFFFFFF8000000000000000002FDFFFF8000000000000000001FDFFFFC000000000000000001FEFFFF8000000000000000001FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFE000000000000000000DFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000003FFFFFFF80000000000000000FFFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000017FFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0009FFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N27
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N51
cyclonev_lcell_comb \Equal0~25 (
// Equation(s):
// \Equal0~25_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  $ (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  $ (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout 
// ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout 
// ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout 
// ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout 
// )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~25 .extended_lut = "off";
defparam \Equal0~25 .lut_mask = 64'h0A395F6CC6F593A0;
defparam \Equal0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFC07FE087FFFFFFFBFFFFFFFFF807FE007FFFFFFF7FFFBFFFFF80FFF003FFFFFFF7FFEFFFFFF807FF003FFFFFFFFFFF7FFFFF803FFD03FFFFFFF7FF03FFFFF000FFF85FFFFFFFFFF01FFFFE000FFFC2FFFFFFFFFF01FFFFF000FFFF1FFFFFFFBFA007FFFE000FFFF1FFFFFFFFC8007FFFE000FFFF8FFFFFFFC40000FFFE000FFFF87FFFFFFFE0001FFFC000E7FF8FFFFFFFFC00007FFC00003FFE0FFFFFFFE00003FF800007FFF29FFFFFFF00000FF800001BFF0DFFFFFFE000003F0000003FFFEFFFFFFF00000030000003FFFEFFFFFFF00000000000003FFFEFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "01FFFEFFFFFFF80000000000000FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000003FFFEFFFFFF800000000000003FFFFFFFFFFC00000000000001FFFFEFFFFFE00000000000001BFFFFFFFFFE000000000000013FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFF7FFFFE000000000000003FFFF7FFFFF000000000000000BFFF9FFFFF0000000000000001FFFFFFFFF00000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFF5FFFFC0000000000000003FFFDFFFFC00000000000000007FFEFFFFE0000000000000000FFFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFBFFFF000000000000000003FFFFFFF000000000000000001FFEFFFF000000000000000001FFFFFFF000000000000000001FFEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFF8000000000000000001FEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFE00000000000000000073FFFFC0000000000000000019FFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFE000000000000000003FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFD4FFFFFFFFE00BFFFFFFFFFFF8F8FFFFFFFE001FFFFFFFFFFFFFCFFFFFFFD003FFFFFFFFFFFFF6FFFFFFFC002FFFFFFFFFFEF8EFFFFFFFC001FFFFFFFFFFDFFFFFFFFFF1841FFFFFFFFFFDDFFBFFFFFF8048FFFFFFFFFFD7FFBFFFFFE0970DFFFFFFFFFDFFFBFFFFFF01FC2FFFFFFFFFDFFFFFFFFFE0DFC1FFFFFFFFFBFFFDFFFFFE07FF19FFFFFFFFFFFFDFFFFFC07FE107FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h550F0033550FFF33;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a512 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a512 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a368 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a440 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N24
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a512~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a368 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a512 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a440 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N27
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a368~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a512~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a440~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFC07FE087FFFFFFFBFFFFFFFFF807FE007FFFFFFF7FFFBFFFFF80FFF003FFFFFFF7FFEFFFFFF807FF003FFFFFFFFFFF7FFFFF803FFD03FFFFFFF7FF03FFFFF000FFF85FFFFFFFFFF01FFFFE000FFFC2FFFFFFFFFF01FFFFF000FFFF1FFFFFFFBFA007FFFE000FFFF1FFFFFFFFC8007FFFE000FFFF8FFFFFFFC40000FFFE000FFFF87FFFFFFFE0001FFFC000E7FF8FFFFFFFFC00007FFC00003FFE0FFFFFFFE00003FF800007FFF29FFFFFFF00000FF800001BFF0DFFFFFFE000003F0000003FFFEFFFFFFF00000030000003FFFEFFFFFFF00000000000003FFFEFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "01FFFEFFFFFFF80000000000000FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000003FFFEFFFFFF800000000000003FFFFFFFFFFC00000000000001FFFFEFFFFFE00000000000001BFFFFFFFFFE000000000000013FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFF7FFFFE000000000000003FFFF7FFFFF000000000000000BFFF9FFFFF0000000000000001FFFFFFFFF00000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFF5FFFFC0000000000000003FFFDFFFFC00000000000000007FFEFFFFE0000000000000000FFFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFBFFFF000000000000000003FFFFFFF000000000000000001FFEFFFF000000000000000001FFFFFFF000000000000000001FFEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFF8000000000000000001FEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFE00000000000000000073FFFFC0000000000000000019FFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFE000000000000000003FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFD4FFFFFFFFE00BFFFFFFFFFFF8F8FFFFFFFE001FFFFFFFFFFFFFCFFFFFFFD003FFFFFFFFFFFFF6FFFFFFFC002FFFFFFFFFFEF8EFFFFFFFC001FFFFFFFFFFDFFFFFFFFFF1841FFFFFFFFFFDDFFBFFFFFF8048FFFFFFFFFFD7FFBFFFFFE0970DFFFFFFFFFDFFFBFFFFFF01FC2FFFFFFFFFDFFFFFFFFFE0DFC1FFFFFFFFFBFFFDFFFFFE07FF19FFFFFFFFFFFFDFFFFFC07FE107FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N27
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N45
cyclonev_lcell_comb \Equal0~23 (
// Equation(s):
// \Equal0~23_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~23 .extended_lut = "off";
defparam \Equal0~23 .lut_mask = 64'h0A5F396CC693F5A0;
defparam \Equal0~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFF7FFFBFFFFF807FFFFBFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE3FFFFF803FFFFFFFFFFFF7FF03FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFE01FFFFE000FFFFEFFFFFFFBF8007FFFE000FFFFDFFFFFFFFD0003FFFE000FFFFFFFFFFFFC40001FFFC000FFFFFFFFFFFFFC0000FFFC00077FFF7FFFFFFFE00007FF800007FFFCFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800003FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000010000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFDFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFDFFFFFC000000000000017FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF0000000000000007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000000FFFEFFFFF80000000000000003FFEFFFFF80000000000000003FFFFFFFF80000000000000001FFFFFFFFC0000000000000001FFFDFFFFC0000000000000000FFFEFFFFE00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFE00000000000000000FFF7FFFE000000000000000007FFFFFFE000000000000000000FFEFFFF000000000000000003FFFFFFF000000000000000001FFFFFFF000000000000000000FFEFFFF0000000000000000003FFFFFF8000000000000000001FDFFFF8000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FDFFFFC000000000000000001FBFFFFC0000000000000000007FFFFFE000000000000000000CFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBF1FFFFFFFDFFDFFFFFFFFFFF7FEFFFFFFFDFFFFFFFFFFFFFEFFEFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFF8FFEFFFFFFFFFFDFFFFFFFFFF1FFEFFFFFFFFFFDFFFBFFFFFF0FFEFFFFFFFFFFFFFFBFFFFFE07FFDFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFE07FFFDFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h440C770C443F773F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a366 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a438 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a510 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a510 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a510~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFF7FFFBFFFFF807FFFFBFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE3FFFFF803FFFFFFFFFFFF7FF03FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFE01FFFFE000FFFFEFFFFFFFBF8007FFFE000FFFFDFFFFFFFFD0003FFFE000FFFFFFFFFFFFC40001FFFC000FFFFFFFFFFFFFC0000FFFC00077FFF7FFFFFFFE00007FF800007FFFCFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800003FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000010000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFDFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFDFFFFFC000000000000017FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF0000000000000007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000000FFFEFFFFF80000000000000003FFEFFFFF80000000000000003FFFFFFFF80000000000000001FFFFFFFFC0000000000000001FFFDFFFFC0000000000000000FFFEFFFFE00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFE00000000000000000FFF7FFFE000000000000000007FFFFFFE000000000000000000FFEFFFF000000000000000003FFFFFFF000000000000000001FFFFFFF000000000000000000FFEFFFF0000000000000000003FFFFFF8000000000000000001FDFFFF8000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FDFFFFC000000000000000001FBFFFFC0000000000000000007FFFFFE000000000000000000CFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBF1FFFFFFFDFFDFFFFFFFFFFF7FEFFFFFFFDFFFFFFFFFFFFFEFFEFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFF8FFEFFFFFFFFFFDFFFFFFFFFF1FFEFFFFFFFFFFDFFFBFFFFFF0FFEFFFFFFFFFFFFFFBFFFFFE07FFDFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFE07FFFDFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N3
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a438 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a366 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_first_bit_number = 6;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a510 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N3
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout  & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a438~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a366~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a510~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \Equal0~21 (
// Equation(s):
// \Equal0~21_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~21 .extended_lut = "off";
defparam \Equal0~21 .lut_mask = 64'h0A5FC693396CF5A0;
defparam \Equal0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFC0FFE08FFFFFFFFFFFFBFFFFFC07FF00FFFFFFFF7FFFBFFFFF807FF007FFFFFFF7FFEFFFFFF807FF803FFFFFFF7FFE3FFFFF003FFF07FFFFFFF7FF43FFFFF000FFF03FFFFFFFFFF01FFFFF000FFFE1FFFFFFFFFF01FFFFE000FFFF1FFFFFFFFFC007FFFE000FFFF1FFFFFFFFF8007FFFE000FFFF9FFFFFFFFC0000FFFE000FFFFC7FFFFFFFC00007FFC000F7FFC7FFFFFFFC00007FFC00047FFC5FFFFFFFE00003FFC00003FFE1DFFFFFFF000007F800003FFF0FFFFFFFE000001F0000007FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF00000000000001FFFFFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "01FFFEFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFBFFFFFF800000000000003FFFFFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000017FFFF7FFFFC000000000000013FFFF7FFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000003FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000001FFFBFFFF80000000000000001FFF7FFFFC0000000000000001FFFDFFFFC00000000000000007FFFFFFFC00000000000000003FFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFFFFFF000000000000000000FFFFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF800000000000000000FFFFFFF8000000000000000006FDFFFF8000000000000000001FFFFFF8000000000000000001FEFFFFC000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFC000000000000000001BFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFC000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFFC0CFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFFFFFFFE003FFFFFFFFFFFF1DFFFFFFFC001FFFFFFFFFFFC02FFFFFFFC001FFFFFFFFFFE009FFFFFFFD001FFFFFFFFFFF069FFFFFFF9001FFFFFFFFFFE07FFFFFFFF8000FFFFFFFFFFE7FE7FFFFFF0840FFFFFFFFFFCFFFBFFFFFE01E87FFFFFFFFFEFFFBFFFFFF01F81FFFFFFFFFA7FFFFFFFFC03FC1FFFFFFFFF9FFFFFFFFFE0FFE1FFFFFFFFFBFFFFFFFFFC07FF0C7FFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a371 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a515 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a515_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a515 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a443 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N9
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a515~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFFFFFFFE003FFFFFFFFFFFF1DFFFFFFFC001FFFFFFFFFFFC02FFFFFFFC001FFFFFFFFFFE009FFFFFFFD001FFFFFFFFFFF069FFFFFFF9001FFFFFFFFFFE07FFFFFFFF8000FFFFFFFFFFE7FE7FFFFFF0840FFFFFFFFFFCFFFBFFFFFE01E87FFFFFFFFFEFFFBFFFFFF01F81FFFFFFFFFA7FFFFFFFFC03FC1FFFFFFFFF9FFFFFFFFFE0FFE1FFFFFFFFFBFFFFFFFFFC07FF0C7FFFFFFFBF";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFC0FFE08FFFFFFFFFFFFBFFFFFC07FF00FFFFFFFF7FFFBFFFFF807FF007FFFFFFF7FFEFFFFFF807FF803FFFFFFF7FFE3FFFFF003FFF07FFFFFFF7FF43FFFFF000FFF03FFFFFFFFFF01FFFFF000FFFE1FFFFFFFFFF01FFFFE000FFFF1FFFFFFFFFC007FFFE000FFFF1FFFFFFFFF8007FFFE000FFFF9FFFFFFFFC0000FFFE000FFFFC7FFFFFFFC00007FFC000F7FFC7FFFFFFFC00007FFC00047FFC5FFFFFFFE00003FFC00003FFE1DFFFFFFF000007F800003FFF0FFFFFFFE000001F0000007FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF00000000000001FFFFFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "01FFFEFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFBFFFFFF800000000000003FFFFFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000017FFFF7FFFFC000000000000013FFFF7FFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000003FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000001FFFBFFFF80000000000000001FFF7FFFFC0000000000000001FFFDFFFFC00000000000000007FFFFFFFC00000000000000003FFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFFFFFF000000000000000000FFFFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF800000000000000000FFFFFFF8000000000000000006FDFFFF8000000000000000001FFFFFF8000000000000000001FEFFFFC000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFC000000000000000001BFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFC000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFFC0CFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N33
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout  & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a371 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a443 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a515_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a515 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 11;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a299 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N6
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a371~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a443~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a515~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \Equal0~26 (
// Equation(s):
// \Equal0~26_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~26 .extended_lut = "off";
defparam \Equal0~26 .lut_mask = 64'h0A5FC693396CF5A0;
defparam \Equal0~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC0FFEFFFFFFFFFF7FFFBFFFFF807FFFFFFFFFFFF7FFEFFFFFF007FF7FBFFFFFFFFFFF3FFFFF801FFCFBFFFFFFF7FF43FFFFF000FFFFDFFFFFFFFFF01FFFFF000FFFDCFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFA00FFFFE000FFFF7FFFFFFFBD8003FFFE000FFFFDFFFFFFFD40001FFFE000FFFFFFFFFFFFFE0000FFFC000F7FFFBFFFFFFFC00003FF800063FFFD7FFFFFFE00001FFC00007FFEFFFFFFFFF000007F800001BFFFDFFFFFFE000003F0000003FFFEFFFFFFF00000018000003FFFEFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF80000000000003FFFEFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000001FFFEFFFFFF800000000000003FFFF7FFFFFC00000000000001FFFFFFFFFFE000000000000017FFFE7FFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000001FFFFFFFFF0000000000000001FFFEFFFFF80000000000000003FFFFFFFF80000000000000003FFFBFFFFC0000000000000003FFFFFFFF80000000000000003FFFDFFFFC00000000000000007FFEFFFFC00000000000000003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFE00000000000000001FFF7FFFE00000000000000000BFFBFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000003FDFFFF8000000000000000001FFFFFFC000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE0000000000000000007BFFFFE000000000000000001AFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFE000000000000000007FFFFFFF800000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000BFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE401FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFC2FFFFFFFFDFFBFFFFFFFFFFFCE2FFFFFFFDFFDFFFFFFFFFFF3FDFFFFFFFDFFDFFFFFFFFFFEFF7FFFFFFFDFFEFFFFFFFFFFEFAEFFFFFFFCFFEFFFFFFFFFFFF7E7FFFFFF9FBEFFFFFFFFFFFBFEFFFFFFF0FFEFFFFFFFFFFDFFFFFFFFFF07FF3FFFFFFFFFD7FFBFFFFFF07FFEFFFFFFFFF8FFFFFFFFFE0DFFFFFFFFFFFFFFFFFFFFFFC0FFEECFFFFFFFFBFFFDFFFFFC07FEF67FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a513 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a369 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a297 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a441 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N21
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a513~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a369~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a441~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFC2FFFFFFFFDFFBFFFFFFFFFFFCE2FFFFFFFDFFDFFFFFFFFFFF3FDFFFFFFFDFFDFFFFFFFFFFEFF7FFFFFFFDFFEFFFFFFFFFFEFAEFFFFFFFCFFEFFFFFFFFFFFF7E7FFFFFF9FBEFFFFFFFFFFFBFEFFFFFFF0FFEFFFFFFFFFFDFFFFFFFFFF07FF3FFFFFFFFFD7FFBFFFFFF07FFEFFFFFFFFF8FFFFFFFFFE0DFFFFFFFFFFFFFFFFFFFFFFC0FFEECFFFFFFFFBFFFDFFFFFC07FEF67FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC0FFEFFFFFFFFFF7FFFBFFFFF807FFFFFFFFFFFF7FFEFFFFFF007FF7FBFFFFFFFFFFF3FFFFF801FFCFBFFFFFFF7FF43FFFFF000FFFFDFFFFFFFFFF01FFFFF000FFFDCFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFA00FFFFE000FFFF7FFFFFFFBD8003FFFE000FFFFDFFFFFFFD40001FFFE000FFFFFFFFFFFFFE0000FFFC000F7FFFBFFFFFFFC00003FF800063FFFD7FFFFFFE00001FFC00007FFEFFFFFFFFF000007F800001BFFFDFFFFFFE000003F0000003FFFEFFFFFFF00000018000003FFFEFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF80000000000003FFFEFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000001FFFEFFFFFF800000000000003FFFF7FFFFFC00000000000001FFFFFFFFFFE000000000000017FFFE7FFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000001FFFFFFFFF0000000000000001FFFEFFFFF80000000000000003FFFFFFFF80000000000000003FFFBFFFFC0000000000000003FFFFFFFF80000000000000003FFFDFFFFC00000000000000007FFEFFFFC00000000000000003FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFE00000000000000001FFF7FFFE00000000000000000BFFBFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000003FDFFFF8000000000000000001FFFFFFC000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE0000000000000000007BFFFFE000000000000000001AFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFE000000000000000007FFFFFFF800000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000BFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE401FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h04C407C734F437F7;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a441 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a513 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a513_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a513 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a369 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a513~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a513~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout )) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a513~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0F5500330F55FF33;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N45
cyclonev_lcell_comb \Equal0~24 (
// Equation(s):
// \Equal0~24_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  $ (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  
// & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  $ (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  
// & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~24 .extended_lut = "off";
defparam \Equal0~24 .lut_mask = 64'h0A39C6F55F6C93A0;
defparam \Equal0~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFC07FFFFFFFFFFFFBFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE7FFFFF001FFFFFFFFFFFFFFF23FFFFF001FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFC007FFFE000FFFFFFFFFFFFFF0003FFFE000FFFFFFFFFFFFFC0001FFFC000F7FFFFFFFFFFFC0000FFFC000E7FFFFFFFFFFFE00003FFC00007FFFFFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800001FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000001FFFFFFFFFF0000000000000007FFFFFFFFF0000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000001FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000007FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFF000000000000000003FFFFFFF00000000000000000FFFFFFFF80000000000000001FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000001FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N48
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFC07FFFFFFFFFFFFBFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE7FFFFF001FFFFFFFFFFFFFFF23FFFFF001FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFC007FFFE000FFFFFFFFFFFFFF0003FFFE000FFFFFFFFFFFFFC0001FFFC000F7FFFFFFFFFFFC0000FFFC000E7FFFFFFFFFFFE00003FFC00007FFFFFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800001FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000001FFFFFFFFFF0000000000000007FFFFFFFFF0000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000001FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000007FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFF000000000000000003FFFFFFF00000000000000000FFFFFFFF80000000000000001FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000001FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a439 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a511 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a511_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a511 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a367 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout ))))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a511~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a439 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a511_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a511 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_first_bit_number = 7;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a367 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N57
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a439~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a511~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a367~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N12
cyclonev_lcell_comb \Equal0~22 (
// Equation(s):
// \Equal0~22_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout 
// ))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~22 .extended_lut = "off";
defparam \Equal0~22 .lut_mask = 64'h0CA659F33F956AC0;
defparam \Equal0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \Equal0~27 (
// Equation(s):
// \Equal0~27_combout  = ( !\Equal0~24_combout  & ( !\Equal0~22_combout  & ( (!\Equal0~25_combout  & (!\Equal0~23_combout  & (!\Equal0~21_combout  & !\Equal0~26_combout ))) ) ) )

	.dataa(!\Equal0~25_combout ),
	.datab(!\Equal0~23_combout ),
	.datac(!\Equal0~21_combout ),
	.datad(!\Equal0~26_combout ),
	.datae(!\Equal0~24_combout ),
	.dataf(!\Equal0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~27 .extended_lut = "off";
defparam \Equal0~27 .lut_mask = 64'h8000000000000000;
defparam \Equal0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a305 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a521_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a521 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a377 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a449 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N57
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a521~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a377~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a449~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFC2FFFFFFFFDFFBFFFFFFFFFFFCE2FFFFFFFDFFDFFFFFFFFFFF3FDFFFFFFFFFFDFFFFFFFFFFEFF7FFFFFFFAFFEFFFFFFFFFFEFAEFFFFFFF9FFEFFFFFFFFFFFF7E7FFFFFF9FBEFFFFFFFFFFFBFEFFFFFFF37FEFFFFFFFFFFDFFFFFFFFFF0FFF3FFFFFFFFFD7FFBFFFFFF07FFEFFFFFFFFF8FFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFC0FFEECFFFFFFFFBFFFDFFFFFE17FEF67FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFC07FFFF7FFFFFFFFFFFFFFFFF807FEFFFFFFFFFF7FFFBFFFFFC27FFFFFFFFFFFF7FFFFFFFFF407FF7FBFFFFFFFFFFEFFFFFF81DFFCFBFFFFFFF7FF13FFFFF000FFFFDFFFFFFFFFF8BFFFFF002FFFDCFFFFFFFFFE00FFFFE001FFFFFFFFFFFFFFC00FFFFF000FFFF7FFFFFFFBD2023FFFF001FFFFDFFFFFFFD40003FFFC000F7FFFFFFFFFFFE0011FFFC0017FFFFBFFFFFFFC0000FFF800043FFFD7FFFFFFF00005FFC00007FFEFFFFFFFFF00001FF800003BFFFDFFFFFFF000000F8000007FFFEFFFFFFF80000040000007FFFEFFFFFFF00000010000005FFFEFFFFFFF00000018000003FFFEFFFFFFF00000000000003FFFEFFFFFFF000100100000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "01FFFFFFFFFFF80000020000000FFFFFFFFFFFC0010010000001BFFFBFFFFFF800000200000003FFFEFFFFFF800000400000007FFFF7FFFFFC00000000000003FFFFFFFFFFC00000400000002FFFFE7FFFFE001000000000013FFFFFFFFFF000018000000001FFFF7FFFFF000018000000003FFFFFFFFFF000038000101807FFFFFFFFFF000038000800201FFFFFFFFFF800070000000041BFFFFFFFFF800078010000000FFFFFFFFFF0001F000000000213FFEFFFFFC001E008000000103FFFFFFFF8001E000000000003FFFBFFFFC001F040000000021FFFFFFFF8021E080000000001FFFDFFFFC021C000000000002FFFEFFFFC0238400000000002BFFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFE00300000000000001FFF7FFFE000100000000000013FFBFFFE000000000000000002FFEFFFE010000000000000003FFFFFFF800000000000000003FFFFFFF00E000000000000002FFFFFFF000000000000000000BFDFFFFC000000000000000007FFFFFF8000000000000000005FEFFFFC000000000000000007FFFFFFC00000000000000000DFFFFFFC000000000000000006FFFFFFC0000000000000000067BFFFFE000000000000000001AFFFFFE000000000000000001FFFFFFE000000000000000005FFFFFFE800000000000000007FFFFFFF000000000000000007FFFFFFF00000000000000001FFFFFFFFC000000000000000BFFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "000000007FFFFFFFFE000000000000007FFFFFFFFFC000000000000003FFFFFFFFFF00000000000000FFFFFFFFFFE00000000000001FFFFFFFFFFE80000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFD00000000005FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000005FFFFFFFFFFFFFFF8000000013FFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000000BFFFFFFFFFFFFFFFFE0000005FFFFFFFFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFF400007FFFFFFFFFFFFFFFFFFFF0033FFFFFFFFFFFFFFFFFFFFF5CDFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N39
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a449 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a377 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a521 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a521_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a521 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout )))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout  & ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  & 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout  & ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a521~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h0350F350035FF35F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFC07FFFF7FFFFFFFFFFFFFFFFF807FEFFFFFFFFFF7FFFBFFFFFC27FFFFFFFFFFFF7FFFFFFFFF407FF7FBFFFFFFFFFFEFFFFFF81DFFCFBFFFFFFF7FF13FFFFF000FFFFDFFFFFFFFFF8BFFFFF002FFFDCFFFFFFFFFE00FFFFE001FFFFFFFFFFFFFFC00FFFFF000FFFF7FFFFFFFBD2023FFFF001FFFFDFFFFFFFD40003FFFC000F7FFFFFFFFFFFE0011FFFC0017FFFFBFFFFFFFC0000FFF800043FFFD7FFFFFFF00005FFC00007FFEFFFFFFFFF00001FF800003BFFFDFFFFFFF000000F8000007FFFEFFFFFFF80000040000007FFFEFFFFFFF00000010000005FFFEFFFFFFF00000018000003FFFEFFFFFFF00000000000003FFFEFFFFFFF000100100000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "01FFFFFFFFFFF80000020000000FFFFFFFFFFFC0010010000001BFFFBFFFFFF800000200000003FFFEFFFFFF800000400000007FFFF7FFFFFC00000000000003FFFFFFFFFFC00000400000002FFFFE7FFFFE001000000000013FFFFFFFFFF000018000000001FFFF7FFFFF000018000000003FFFFFFFFFF000038000101807FFFFFFFFFF000038000800201FFFFFFFFFF800070000000041BFFFFFFFFF800078010000000FFFFFFFFFF0001F000000000213FFEFFFFFC001E008000000103FFFFFFFF8001E000000000003FFFBFFFFC001F040000000021FFFFFFFF8021E080000000001FFFDFFFFC021C000000000002FFFEFFFFC0238400000000002BFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFE00300000000000001FFF7FFFE000100000000000013FFBFFFE000000000000000002FFEFFFE010000000000000003FFFFFFF800000000000000003FFFFFFF00E000000000000002FFFFFFF000000000000000000BFDFFFFC000000000000000007FFFFFF8000000000000000005FEFFFFC000000000000000007FFFFFFC00000000000000000DFFFFFFC000000000000000006FFFFFFC0000000000000000067BFFFFE000000000000000001AFFFFFE000000000000000001FFFFFFE000000000000000005FFFFFFE800000000000000007FFFFFFF000000000000000007FFFFFFF00000000000000001FFFFFFFFC000000000000000BFFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "000000007FFFFFFFFE000000000000007FFFFFFFFFC000000000000003FFFFFFFFFF00000000000000FFFFFFFFFFE00000000000001FFFFFFFFFFE80000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFD00000000005FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000005FFFFFFFFFFFFFFF8000000013FFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000000BFFFFFFFFFFFFFFFFE0000005FFFFFFFFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFF400007FFFFFFFFFFFFFFFFFFFF0033FFFFFFFFFFFFFFFFFFFFF5CDFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFC2FFFFFFFFDFFBFFFFFFFFFFFCE2FFFFFFFDFFDFFFFFFFFFFF3FDFFFFFFFFFFDFFFFFFFFFFEFF7FFFFFFFAFFEFFFFFFFFFFEFAEFFFFFFF9FFEFFFFFFFFFFFF7E7FFFFFF9FBEFFFFFFFFFFFBFEFFFFFFF37FEFFFFFFFFFFDFFFFFFFFFF0FFF3FFFFFFFFFD7FFBFFFFFF07FFEFFFFFFFFF8FFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFC0FFEECFFFFFFFFBFFFDFFFFFE17FEF67FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ))))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ))))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h202A707A252F757F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout 
// ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~12 .extended_lut = "off";
defparam \Equal0~12 .lut_mask = 64'h05AF369CC963FA50;
defparam \Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFC07FFFFFFFFFFFFBFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE7FFFFF001FFFFFFFFFFFFFFF23FFFFF001FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFC007FFFE000FFFFFFFFFFFFFF0003FFFE000FFFFFFFFFFFFFC0001FFFC000F7FFFFFFFFFFFC0000FFFC000E7FFFFFFFFFFFE00003FFC00007FFFFFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800001FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000001FFFFFFFFFF0000000000000007FFFFFFFFF0000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000001FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000007FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFF000000000000000003FFFFFFF00000000000000000FFFFFFFF80000000000000001FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000001FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N3
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFC07FFFFFFFFFFFFBFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE7FFFFF001FFFFFFFFFFFFFFF23FFFFF001FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFC007FFFE000FFFFFFFFFFFFFF0003FFFE000FFFFFFFFFFFFFC0001FFFC000F7FFFFFFFFFFFC0000FFFC000E7FFFFFFFFFFFE00003FFC00007FFFFFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800001FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000001FFFFFFFFFF0000000000000007FFFFFFFFF0000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000001FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000007FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFF000000000000000003FFFFFFF00000000000000000FFFFFFFF80000000000000001FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000001FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N57
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h22220A5F77770A5F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a447 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a375 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a519 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a519_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a519 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a519~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a519~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a519~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a375 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a303 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a447 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a519_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_first_bit_number = 15;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a519 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a375~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a447~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a519~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))))) 
// # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h0CA63F9559F36AC0;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFE1FFE087FFFFFFFBFFFFFFFFF837FE007FFFFFFF7FFFBFFFFF837FF003FFFFFFF7FFFFFFFFF817FF003FFFFFFFFFFFBFFFFF811FFD03FFFFFFF7FF23FFFFF00EFFF85FFFFFFFFFF81FFFFE802FFFC2FFFFFFFFFF01FFFFE001FFFF1FFFFFFFBF8007FFFE001FFFF1FFFFFFFFD6027FFFE000FFFF8FFFFFFFC58010FFFC001FFFF87FFFFFFFC0011FFFC00177FF8FFFFFFFFD00003FFC0004BFFE0FFFFFFFE00003FFC0000BFFF29FFFFFFF000017FC0000DBFF0DFFFFFFE000002F800001BFFFEFFFFFFF00000058000007FFFEFFFFFFF80000018000001FFFEFFFFFFF80000010000005FFFFFFFFFFF00000010000005FFFEFFFFFFF400100000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "05FFFEFFFFFFF80010000000000FFFFFFFFFFF800000200000023FFFBFFFFFFC00100000000005FFFEFFFFFFA00100200000005FFFFFFFFFFC00000400000003FFFFEFFFFFE00000000000003FFFFFFFFFFE00000200000001BFFFFFFFFFE000010000000003FFFFFFFFFE000004000000001FFFFFFFFFF000004000300401FFFF7FFFFE00000C001800101FFFF7FFFFF00000000C000041FFFF9FFFFF8000800000000095FFFFFFFFF0000900400000002FFFFFFFFF8000180800000005FFFFFFFFFC000002000000000DFFFFFFFFC0020040000000005FFF5FFFFE0202080000000013FFFDFFFFE0026200000000006FFFEFFFFC0228400000000002BFFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFD0008800000000000FFFF7FFFF001100000000000057FFBFFFE00000000000000000CFFFFFFE010000000000000007FFEFFFF001000000000000007FFFFFFF008000000000000002FFEFFFF8000000000000000017FFFFFF800000000000000000DFDFFFFC000000000000000005FEFFFFC000000000000000005FFFFFF800000000000000000DFDFFFFC000000000000000007FFFFFFE000000000000000001F3FFFFD0000000000000000009FFFFFE000000000000000002FFFFFFF000000000000000001FFFFFFE000000000000000007FFFFFFF000000000000000017FFFFFFF00000000000000000FFFFFFFFC0000000000000003FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000001FFFFFFFFFFE00000000000005FFFFFFFFFFE00000000000007FFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000000BFFFFFFFFFFFFE000000000007FFFFFFFFFFFFE0000000000BFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFA00000009FFFFFFFFFFFFFFFFE00000037FFFFFFFFFFFFFFFFE000000BFFFFFFFFFFFFFFFFFF000002FFFFFFFFFFFFFFFFFFF400023FFFFFFFFFFFFFFFFFFFC0059FFFFFFFFFFFFFFFFFFFFE6C5FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFD4FFFFFFFFE00BFFFFFFFFFFF8F8FFFFFFFE001FFFFFFFFFFFFFCFFFFFFFF003FFFFFFFFFFFFF6FFFFFFF9002FFFFFFFFFFEF8EFFFFFFFA001FFFFFFFFFFDFFFFFFFFFF2841FFFFFFFFFFDDFFBFFFFFF2848FFFFFFFFFFD7FFBFFFFFF0970DFFFFFFFFFDFFFBFFFFFF01FC2FFFFFFFFFDFFFFFFFFFF15FC1FFFFFFFFFBFFFDFFFFFC07FF19FFFFFFFFFFFFDFFFFFC17FE107FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h55330F0055330FFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFE1FFE087FFFFFFFBFFFFFFFFF837FE007FFFFFFF7FFFBFFFFF837FF003FFFFFFF7FFFFFFFFF817FF003FFFFFFFFFFFBFFFFF811FFD03FFFFFFF7FF23FFFFF00EFFF85FFFFFFFFFF81FFFFE802FFFC2FFFFFFFFFF01FFFFE001FFFF1FFFFFFFBF8007FFFE001FFFF1FFFFFFFFD6027FFFE000FFFF8FFFFFFFC58010FFFC001FFFF87FFFFFFFC0011FFFC00177FF8FFFFFFFFD00003FFC0004BFFE0FFFFFFFE00003FFC0000BFFF29FFFFFFF000017FC0000DBFF0DFFFFFFE000002F800001BFFFEFFFFFFF00000058000007FFFEFFFFFFF80000018000001FFFEFFFFFFF80000010000005FFFFFFFFFFF00000010000005FFFEFFFFFFF400100000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "05FFFEFFFFFFF80010000000000FFFFFFFFFFF800000200000023FFFBFFFFFFC00100000000005FFFEFFFFFFA00100200000005FFFFFFFFFFC00000400000003FFFFEFFFFFE00000000000003FFFFFFFFFFE00000200000001BFFFFFFFFFE000010000000003FFFFFFFFFE000004000000001FFFFFFFFFF000004000300401FFFF7FFFFE00000C001800101FFFF7FFFFF00000000C000041FFFF9FFFFF8000800000000095FFFFFFFFF0000900400000002FFFFFFFFF8000180800000005FFFFFFFFFC000002000000000DFFFFFFFFC0020040000000005FFF5FFFFE0202080000000013FFFDFFFFE0026200000000006FFFEFFFFC0228400000000002BFFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFD0008800000000000FFFF7FFFF001100000000000057FFBFFFE00000000000000000CFFFFFFE010000000000000007FFEFFFF001000000000000007FFFFFFF008000000000000002FFEFFFF8000000000000000017FFFFFF800000000000000000DFDFFFFC000000000000000005FEFFFFC000000000000000005FFFFFF800000000000000000DFDFFFFC000000000000000007FFFFFFE000000000000000001F3FFFFD0000000000000000009FFFFFE000000000000000002FFFFFFF000000000000000001FFFFFFE000000000000000007FFFFFFF000000000000000017FFFFFFF00000000000000000FFFFFFFFC0000000000000003FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000001FFFFFFFFFFE00000000000005FFFFFFFFFFE00000000000007FFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000000BFFFFFFFFFFFFE000000000007FFFFFFFFFFFFE0000000000BFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFA00000009FFFFFFFFFFFFFFFFE00000037FFFFFFFFFFFFFFFFE000000BFFFFFFFFFFFFFFFFFF000002FFFFFFFFFFFFFFFFFFF400023FFFFFFFFFFFFFFFFFFFC0059FFFFFFFFFFFFFFFFFFFFE6C5FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFD4FFFFFFFFE00BFFFFFFFFFFF8F8FFFFFFFE001FFFFFFFFFFFFFCFFFFFFFF003FFFFFFFFFFFFF6FFFFFFF9002FFFFFFFFFFEF8EFFFFFFFA001FFFFFFFFFFDFFFFFFFFFF2841FFFFFFFFFFDDFFBFFFFFF2848FFFFFFFFFFD7FFBFFFFFF0970DFFFFFFFFFDFFFBFFFFFF01FC2FFFFFFFFFDFFFFFFFFFF15FC1FFFFFFFFFBFFFDFFFFFC07FF19FFFFFFFFFFFFDFFFFFC17FE107FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N54
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout  & 
// ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a376 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a448 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a520 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a520_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a520 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a520~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a376 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a448 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a304 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a520_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_first_bit_number = 16;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a520 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout  & 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a376~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a448~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a520~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))))) 
// # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'h0CA63F9559F36AC0;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a517 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a517_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a517 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a373 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a445 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a517~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a517~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a517~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFBF1FFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFDFFFFFFFFFFEFFEFFFFFFF8FFFFFFFFFFFFFEFFEFFFFFFF9FFFFFFFFFFFFFFFFE7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFBFFFFFF07FFBFFFFFFFFFDFFFBFFFFFE0FFFEFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFC0FFFFBFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFC0FFFF77FFFFFFFFFFFFFFFFFC07FFFF7FFFFFFFFFFFBFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFBFFFFFFFFFFE3FFFFF001FFFFBFFFFFFFFFF83FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFEFFFFFFFFFF01FFFFE000FFFFDFFFFFFFBFC007FFFE000FFFFFFFFFFFFFC0007FFFE000FFFFFFFFFFFFCC0001FFFE000F7FFEFFFFFFFFE0000FFFC00067FFFFFFFFFFFE00003FFC00003FFFB7FFFFFFE00003FF800003FFFFBFFFFFFE000007F800003FFFFFFFFFFFE000002F0000003FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000FFFFBFFFFFF800000000000003FFFEFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC000000000000007FFFF7FFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000003FFFFFFFFF0000000000000000FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFF000000000000000000FFFFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N3
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFC0FFFF77FFFFFFFFFFFFFFFFFC07FFFF7FFFFFFFFFFFBFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFBFFFFFFFFFFE3FFFFF001FFFFBFFFFFFFFFF83FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFEFFFFFFFFFF01FFFFE000FFFFDFFFFFFFBFC007FFFE000FFFFFFFFFFFFFC0007FFFE000FFFFFFFFFFFFCC0001FFFE000F7FFEFFFFFFFFE0000FFFC00067FFFFFFFFFFFE00003FFC00003FFFB7FFFFFFE00003FF800003FFFFBFFFFFFE000007F800003FFFFFFFFFFFE000002F0000003FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000FFFFBFFFFFF800000000000003FFFEFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC000000000000007FFFF7FFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000003FFFFFFFFF0000000000000000FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFF000000000000000000FFFFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFBF1FFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFDFFFFFFFFFFEFFEFFFFFFF8FFFFFFFFFFFFFEFFEFFFFFFF9FFFFFFFFFFFFFFFFE7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFBFFFFFF07FFBFFFFFFFFFDFFFBFFFFFE0FFFEFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFC0FFFFBFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N33
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h530053F0530F53FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a517_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a517 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a373 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a301 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_first_bit_number = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a445 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout  & 
// \img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout  & ((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a517~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a373~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a445~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  $ (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h03A9CF6556FC9A30;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFF807FF08FFFFFFFFFFFFFFFFFF807FF00FFFFFFFF7FFFFFFFFF80FFF003FFFFFFF7FFFFFFFFF807FF807FFFFFFFFFFE7FFFFF801FFE07FFFFFFFFFF83FFFFF000FFF83FFFFFFF7FF01FFFFF000FFFF0FFFFFFFFFE00FFFFF000FFFF1FFFFFFFBF800FFFFE000FFFFBFFFFFFFBE8003FFFE000FFFF9FFFFFFFDC0001FFFE000F7FF9FFFFFFFFE0000FFFC00077FFC7FFFFFFFE00007FF800023FFE47FFFFFFE00001FF800003FFE1BFFFFFFE00000FF800001FFF0DFFFFFFE000003F8000007FFFFFFFFFFF00000020000003FFFFFFFFFFF00000000000003FFFEFFFFFFF80000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFEFFFFFE000000000000013FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000001FFFFFFFFFF000000000000003FFFF7FFFFE000000000000001FFFFFFFFFF0000000000000007FFF9FFFFF8000000000000003FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFEFFFFFC0000000000000003FFF3FFFFC0000000000000001FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFE00000000000000001FFFFFFFE000000000000000003FFFFFFF000000000000000002FFEFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FDFFFF8000000000000000003FFFFFF8000000000000000003FFFFFF8000000000000000001FDFFFFC000000000000000000FFFFFFE00000000000000000077FFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFFFFFFFFF005FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFE7FFFFFFFFE003FFFFFFFFFFF80FFFFFFFFC001FFFFFFFFFFF001FFFFFFFC001FFFFFFFFFFF000FFFFFFF9001FFFFFFFFFFF078FFFFFFF8001FFFFFFFFFFC1FFFFFFFFF0040FFFFFFFFFFE3FF7FFFFFF0841FFFFFFFFFFC7FFFFFFFFF08E81FFFFFFFFFE7FFFFFFFFE01FC1FFFFFFFFFD7FFFFFFFFE03FC1FFFFFFFFFBFFFFFFFFFC07FE08FFFFFFFFBFFFFFFFFFC0FFF0CFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a444 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a372 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a516 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a516_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a516 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a516~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFF807FF08FFFFFFFFFFFFFFFFFF807FF00FFFFFFFF7FFFFFFFFF80FFF003FFFFFFF7FFFFFFFFF807FF807FFFFFFFFFFE7FFFFF801FFE07FFFFFFFFFF83FFFFF000FFF83FFFFFFF7FF01FFFFF000FFFF0FFFFFFFFFE00FFFFF000FFFF1FFFFFFFBF800FFFFE000FFFFBFFFFFFFBE8003FFFE000FFFF9FFFFFFFDC0001FFFE000F7FF9FFFFFFFFE0000FFFC00077FFC7FFFFFFFE00007FF800023FFE47FFFFFFE00001FF800003FFE1BFFFFFFE00000FF800001FFF0DFFFFFFE000003F8000007FFFFFFFFFFF00000020000003FFFFFFFFFFF00000000000003FFFEFFFFFFF80000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFEFFFFFE000000000000013FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000001FFFFFFFFFF000000000000003FFFF7FFFFE000000000000001FFFFFFFFFF0000000000000007FFF9FFFFF8000000000000003FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFEFFFFFC0000000000000003FFF3FFFFC0000000000000001FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFE00000000000000001FFFFFFFE000000000000000003FFFFFFF000000000000000002FFEFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FDFFFF8000000000000000003FFFFFF8000000000000000003FFFFFF8000000000000000001FDFFFFC000000000000000000FFFFFFE00000000000000000077FFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFFFFFFFFF005FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFE7FFFFFFFFE003FFFFFFFFFFF80FFFFFFFFC001FFFFFFFFFFF001FFFFFFFC001FFFFFFFFFFF000FFFFFFF9001FFFFFFFFFFF078FFFFFFF8001FFFFFFFFFFC1FFFFFFFFF0040FFFFFFFFFFE3FF7FFFFFF0841FFFFFFFFFFC7FFFFFFFFF08E81FFFFFFFFFE7FFFFFFFFE01FC1FFFFFFFFFD7FFFFFFFFE03FC1FFFFFFFFFBFFFFFFFFFC07FE08FFFFFFFFBFFFFFFFFFC0FFF0CFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout  & 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h4700473347CC47FF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a516_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a516 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a372 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_first_bit_number = 12;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a444 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a516~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a372~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a444~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))))) ) ) ) 
// # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h0C3FA695596AF3C0;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFF7FFFBFFFFF807FFFFBFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE3FFFFF803FFFFFFFFFFFF7FF03FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFE01FFFFE000FFFFEFFFFFFFBF8007FFFE000FFFFDFFFFFFFFD0003FFFE000FFFFFFFFFFFFC40001FFFC000FFFFFFFFFFFFFC0000FFFC00077FFF7FFFFFFFE00007FF800007FFFCFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800003FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000010000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFDFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFDFFFFFC000000000000017FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF0000000000000007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000000FFFEFFFFF80000000000000003FFEFFFFF80000000000000003FFFFFFFF80000000000000001FFFFFFFFC0000000000000001FFFDFFFFC0000000000000000FFFEFFFFE00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFE00000000000000000FFF7FFFE000000000000000007FFFFFFE000000000000000000FFEFFFF000000000000000003FFFFFFF000000000000000001FFFFFFF000000000000000000FFEFFFF0000000000000000003FFFFFF8000000000000000001FDFFFF8000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FDFFFFC000000000000000001FBFFFFC0000000000000000007FFFFFE000000000000000000CFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBF1FFFFFFFDFFDFFFFFFFFFFF7FEFFFFFFFDFFFFFFFFFFFFFEFFEFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFF8FFEFFFFFFFFFFDFFFFFFFFFF1FFEFFFFFFFFFFDFFFBFFFFFF0FFEFFFFFFFFFFFFFFBFFFFFE07FFDFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFE07FFFDFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout  & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h20252A2F70757A7F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a374 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a446 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a518_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_first_bit_number = 14;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a518 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N3
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a374~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a446~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a518~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFF7FFFBFFFFF807FFFFBFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE3FFFFF803FFFFFFFFFFFF7FF03FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFFFFFFFFFFFE01FFFFE000FFFFEFFFFFFFBF8007FFFE000FFFFDFFFFFFFFD0003FFFE000FFFFFFFFFFFFC40001FFFC000FFFFFFFFFFFFFC0000FFFC00077FFF7FFFFFFFE00007FF800007FFFCFFFFFFFE00001FF800003FFFFFFFFFFFE00000FF800003FFFFFFFFFFFF000001F0000003FFFFFFFFFFF00000010000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFDFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFDFFFFFC000000000000017FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF0000000000000007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000000FFFEFFFFF80000000000000003FFEFFFFF80000000000000003FFFFFFFF80000000000000001FFFFFFFFC0000000000000001FFFDFFFFC0000000000000000FFFEFFFFE00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFE00000000000000000FFF7FFFE000000000000000007FFFFFFE000000000000000000FFEFFFF000000000000000003FFFFFFF000000000000000001FFFFFFF000000000000000000FFEFFFF0000000000000000003FFFFFF8000000000000000001FDFFFF8000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FDFFFFC000000000000000001FBFFFFC0000000000000000007FFFFFE000000000000000000CFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBF1FFFFFFFDFFDFFFFFFFFFFF7FEFFFFFFFDFFFFFFFFFFFFFEFFEFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFF8FFEFFFFFFFFFFDFFFFFFFFFF1FFEFFFFFFFFFFDFFFBFFFFFF0FFEFFFFFFFFFFFFFFBFFFFFE07FFDFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFE07FFFDFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a446 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a374 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a518 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a518_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a518 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N33
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a518~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout )) 
// # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'h0C3FA695596AF3C0;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N45
cyclonev_lcell_comb \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = ( !\Equal0~7_combout  & ( !\Equal0~9_combout  & ( (!\Equal0~12_combout  & (!\Equal0~10_combout  & (!\Equal0~11_combout  & !\Equal0~8_combout ))) ) ) )

	.dataa(!\Equal0~12_combout ),
	.datab(!\Equal0~10_combout ),
	.datac(!\Equal0~11_combout ),
	.datad(!\Equal0~8_combout ),
	.datae(!\Equal0~7_combout ),
	.dataf(!\Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~13 .extended_lut = "off";
defparam \Equal0~13 .lut_mask = 64'h8000000000000000;
defparam \Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a364 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a508 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a436 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N6
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout ))))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a364~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a508~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a436~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a436 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a508 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a508 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a364 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  & 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a508~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFF807FF08FFFFFFFFFFFFFFFFFF807FF00FFFFFFFF7FFFFFFFFF80FFF003FFFFFFF7FFFFFFFFF807FF807FFFFFFFFFFE7FFFFF801FFE07FFFFFFFFFF83FFFFF000FFF83FFFFFFF7FF01FFFFF000FFFF0FFFFFFFFFE00FFFFF000FFFF1FFFFFFFBF800FFFFE000FFFFBFFFFFFFBE8003FFFE000FFFF9FFFFFFFDC0001FFFE000F7FF9FFFFFFFFE0000FFFC00077FFC7FFFFFFFE00007FF800023FFE47FFFFFFE00001FF800003FFE1BFFFFFFE00000FF800001FFF0DFFFFFFE000003F8000007FFFFFFFFFFF00000020000003FFFFFFFFFFF00000000000003FFFEFFFFFFF80000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFEFFFFFE000000000000013FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000001FFFFFFFFFF000000000000003FFFF7FFFFE000000000000001FFFFFFFFFF0000000000000007FFF9FFFFF8000000000000003FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFEFFFFFC0000000000000003FFF3FFFFC0000000000000001FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFE00000000000000001FFFFFFFE000000000000000003FFFFFFF000000000000000002FFEFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FDFFFF8000000000000000003FFFFFF8000000000000000003FFFFFF8000000000000000001FDFFFFC000000000000000000FFFFFFE00000000000000000077FFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFFFFFFFFF005FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFE7FFFFFFFFE003FFFFFFFFFFF80FFFFFFFFC001FFFFFFFFFFF001FFFFFFFC001FFFFFFFFFFF000FFFFFFF9001FFFFFFFFFFF078FFFFFFF8001FFFFFFFFFFC1FFFFFFFFF0040FFFFFFFFFFE3FF7FFFFFF0841FFFFFFFFFFC7FFFFFFFFF08E81FFFFFFFFFE7FFFFFFFFE01FC1FFFFFFFFFD7FFFFFFFFE03FC1FFFFFFFFFBFFFFFFFFFC07FE08FFFFFFFFBFFFFFFFFFC0FFF0CFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ) ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout )) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout )) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h35353535000FF0FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFE7FFFFFFFFE003FFFFFFFFFFF80FFFFFFFFC001FFFFFFFFFFF001FFFFFFFC001FFFFFFFFFFF000FFFFFFF9001FFFFFFFFFFF078FFFFFFF8001FFFFFFFFFFC1FFFFFFFFF0040FFFFFFFFFFE3FF7FFFFFF0841FFFFFFFFFFC7FFFFFFFFF08E81FFFFFFFFFE7FFFFFFFFE01FC1FFFFFFFFFD7FFFFFFFFE03FC1FFFFFFFFFBFFFFFFFFFC07FE08FFFFFFFFBFFFFFFFFFC0FFF0CFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFF807FF08FFFFFFFFFFFFFFFFFF807FF00FFFFFFFF7FFFFFFFFF80FFF003FFFFFFF7FFFFFFFFF807FF807FFFFFFFFFFE7FFFFF801FFE07FFFFFFFFFF83FFFFF000FFF83FFFFFFF7FF01FFFFF000FFFF0FFFFFFFFFE00FFFFF000FFFF1FFFFFFFBF800FFFFE000FFFFBFFFFFFFBE8003FFFE000FFFF9FFFFFFFDC0001FFFE000F7FF9FFFFFFFFE0000FFFC00077FFC7FFFFFFFE00007FF800023FFE47FFFFFFE00001FF800003FFE1BFFFFFFE00000FF800001FFF0DFFFFFFE000003F8000007FFFFFFFFFFF00000020000003FFFFFFFFFFF00000000000003FFFEFFFFFFF80000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFEFFFFFE000000000000013FFFFFFFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000001FFFFFFFFFF000000000000003FFFF7FFFFE000000000000001FFFFFFFFFF0000000000000007FFF9FFFFF8000000000000003FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFEFFFFFC0000000000000003FFF3FFFFC0000000000000001FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFE00000000000000001FFFFFFFE000000000000000003FFFFFFF000000000000000002FFEFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FDFFFF8000000000000000003FFFFFF8000000000000000003FFFFFF8000000000000000001FDFFFFC000000000000000000FFFFFFE00000000000000000077FFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFFFFFFFFF005FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout  & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h3500350F35F035FF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \Equal0~18 (
// Equation(s):
// \Equal0~18_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  $ (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  $ (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))))) 
// ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout )))) 
// # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  $ (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout 
// ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~18 .extended_lut = "off";
defparam \Equal0~18 .lut_mask = 64'h0356A9FCCF9A6530;
defparam \Equal0~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFBF1FFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFDFFFFFFFFFFEFFEFFFFFFF8FFFFFFFFFFFFFEFFEFFFFFFF9FFFFFFFFFFFFFFFFE7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFBFFFFFF07FFBFFFFFFFFFDFFFBFFFFFE0FFFEFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFC0FFFFBFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFC0FFFF77FFFFFFFFFFFFFFFFFC07FFFF7FFFFFFFFFFFBFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFBFFFFFFFFFFE3FFFFF001FFFFBFFFFFFFFFF83FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFEFFFFFFFFFF01FFFFE000FFFFDFFFFFFFBFC007FFFE000FFFFFFFFFFFFFC0007FFFE000FFFFFFFFFFFFCC0001FFFE000F7FFEFFFFFFFFE0000FFFC00067FFFFFFFFFFFE00003FFC00003FFFB7FFFFFFE00003FF800003FFFFBFFFFFFE000007F800003FFFFFFFFFFFE000002F0000003FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000FFFFBFFFFFF800000000000003FFFEFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC000000000000007FFFF7FFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000003FFFFFFFFF0000000000000000FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFF000000000000000000FFFFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  & \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0530053FF530F53F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a509 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a509_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a509 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a365 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a437 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a509~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFC0FFFF77FFFFFFFFFFFFFFFFFC07FFFF7FFFFFFFFFFFBFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFBFFFFFFFFFFE3FFFFF001FFFFBFFFFFFFFFF83FFFFF000FFFFFFFFFFFFFFF01FFFFF000FFFFEFFFFFFFFFF01FFFFE000FFFFDFFFFFFFBFC007FFFE000FFFFFFFFFFFFFC0007FFFE000FFFFFFFFFFFFCC0001FFFE000F7FFEFFFFFFFFE0000FFFC00067FFFFFFFFFFFE00003FFC00003FFFB7FFFFFFE00003FF800003FFFFBFFFFFFE000007F800003FFFFFFFFFFFE000002F0000003FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF800000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFF7FFFFFF80000000000000FFFFBFFFFFF800000000000003FFFEFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC000000000000007FFFF7FFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000003FFFFFFFFF0000000000000000FFFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC00000000000000007FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFE00000000000000000FFFFFFFE000000000000000007FFFFFFF000000000000000000FFFFFFE000000000000000001FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFF8000000000000000007FDFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE000000000000000000FFFFFFE000000000000000000BFFFFFE000000000000000001FFFFFFF000000000000000003FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF00000000000000001FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFBF1FFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFDFFFFFFFFFFEFFEFFFFFFF8FFFFFFFFFFFFFEFFEFFFFFFF9FFFFFFFFFFFFFFFFE7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFBFFFFFF07FFBFFFFFFFFFDFFFBFFFFFE0FFFEFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFEFFFFFFFFFBFFFFFFFFFC0FFFFBFFFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a509_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a509 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a437 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_first_bit_number = 5;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a365 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N48
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout 
//  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a509~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a437~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a365~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
cyclonev_lcell_comb \Equal0~19 (
// Equation(s):
// \Equal0~19_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~19 .extended_lut = "off";
defparam \Equal0~19 .lut_mask = 64'h303F9A95656ACFC0;
defparam \Equal0~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFC0FFF00FFFFFFFFFFFFFFFFFF80FFE00FFFFFFFFFFFFFFFFFF80FFF007FFFFFFF7FFEFFFFFF807FF003FFFFFFF7FFE3FFFFF003FFE07FFFFFFF7FFE3FFFFF001FFF01FFFFFFF7FF01FFFFE000FFFF3FFFFFFFFFE00FFFFE000FFFF2FFFFFFFFFA00FFFFE000FFFF1FFFFFFFBF0007FFFE000FFFFAFFFFFFFC80001FFFE000F7FF9FFFFFFFFE0000FFFC00067FFC7FFFFFFFC00003FFC00047FFE37FFFFFFE00001FFC00007FFF19FFFFFFE000017F800001FFF9DFFFFFFE000000F0000003FFFEFFFFFFF00000030000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFF7FFFFFFC0000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFCFFFFFE00000000000001BFFFEFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000000FFFFFFFFF80000000000000003FFFFFFFFC0000000000000001FFFFFFFF80000000000000003FFFDFFFF80000000000000001FFFDFFFFC0000000000000000FFFEFFFFC0000000000000000BFFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFE00000000000000001FFF7FFFE000000000000000007FFFFFFE000000000000000002FFEFFFF000000000000000001FFEFFFF000000000000000000FFEFFFF000000000000000000FFFFFFF8000000000000000002FDFFFF8000000000000000001FDFFFFC000000000000000001FEFFFF8000000000000000001FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFE000000000000000000DFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000003FFFFFFF80000000000000000FFFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000017FFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0009FFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF5FFFFFFFFC007FFFFFFFFFFF8EDFFFFFFFC003FFFFFFFFFFFBFDFFFFFFFC003FFFFFFFFFFEFF7FFFFFFFC000FFFFFFFFFFEFEFFFFFFFFC000FFFFFFFFFFDEFDFFFFFFF1001FFFFFFFFFFFFFFFFFFFFF0841FFFFFFFFFFFFFFFFFFFFF00E89FFFFFFFFFD7FFBFFFFFF01F80FFFFFFFFFCFFFFFFFFFE0FFC1FFFFFFFFFBFFFDFFFFFC0FFD18FFFFFFFFFFFFDFFFFFC07FF1DFFFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a434 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a362 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a506 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a506 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N21
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  & (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a506~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a362 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a506 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a434 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N30
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout  & 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a362~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a506~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a434~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h5300530F53F053FF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFF5FFFFFFFFC007FFFFFFFFFFF8EDFFFFFFFC003FFFFFFFFFFFBFDFFFFFFFC003FFFFFFFFFFEFF7FFFFFFFC000FFFFFFFFFFEFEFFFFFFFFC000FFFFFFFFFFDEFDFFFFFFF1001FFFFFFFFFFFFFFFFFFFFF0841FFFFFFFFFFFFFFFFFFFFF00E89FFFFFFFFFD7FFBFFFFFF01F80FFFFFFFFFCFFFFFFFFFE0FFC1FFFFFFFFFBFFFDFFFFFC0FFD18FFFFFFFFFFFFDFFFFFC07FF1DFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFC0FFF00FFFFFFFFFFFFFFFFFF80FFE00FFFFFFFFFFFFFFFFFF80FFF007FFFFFFF7FFEFFFFFF807FF003FFFFFFF7FFE3FFFFF003FFE07FFFFFFF7FFE3FFFFF001FFF01FFFFFFF7FF01FFFFE000FFFF3FFFFFFFFFE00FFFFE000FFFF2FFFFFFFFFA00FFFFE000FFFF1FFFFFFFBF0007FFFE000FFFFAFFFFFFFC80001FFFE000F7FF9FFFFFFFFE0000FFFC00067FFC7FFFFFFFC00003FFC00047FFE37FFFFFFE00001FFC00007FFF19FFFFFFE000017F800001FFF9DFFFFFFE000000F0000003FFFEFFFFFFF00000030000003FFFFFFFFFFF00000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "01FFFFFFFFFFF80000000000000FFFF7FFFFFFC0000000000000BFFFDFFFFFFC00000000000001FFFEFFFFFFC00000000000001FFFF7FFFFFC00000000000001FFFFCFFFFFE00000000000001BFFFEFFFFFC000000000000003FFFFFFFFFE000000000000003FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFF000000000000001FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000000FFFFFFFFF80000000000000003FFFFFFFFC0000000000000001FFFFFFFF80000000000000003FFFDFFFF80000000000000001FFFDFFFFC0000000000000000FFFEFFFFC0000000000000000BFFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFE00000000000000001FFF7FFFE000000000000000007FFFFFFE000000000000000002FFEFFFF000000000000000001FFEFFFF000000000000000000FFEFFFF000000000000000000FFFFFFF8000000000000000002FDFFFF8000000000000000001FDFFFFC000000000000000001FEFFFF8000000000000000001FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFE000000000000000000DFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000003FFFFFFF80000000000000000FFFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "000000007FFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE0000017FFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0009FFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N27
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout  
// & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N42
cyclonev_lcell_comb \Equal0~16 (
// Equation(s):
// \Equal0~16_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~16 .extended_lut = "off";
defparam \Equal0~16 .lut_mask = 64'h44774B78B487BB88;
defparam \Equal0~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFD4FFFFFFFFE00BFFFFFFFFFFF8F8FFFFFFFE001FFFFFFFFFFFFFCFFFFFFFD003FFFFFFFFFFFFF6FFFFFFFC002FFFFFFFFFFEF8EFFFFFFFC001FFFFFFFFFFDFFFFFFFFFF1841FFFFFFFFFFDDFFBFFFFFF8048FFFFFFFFFFD7FFBFFFFFE0970DFFFFFFFFFDFFFBFFFFFF01FC2FFFFFFFFFDFFFFFFFFFE0DFC1FFFFFFFFFBFFFDFFFFFE07FF19FFFFFFFFFFFFDFFFFFC07FE107FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFC07FE087FFFFFFFBFFFFFFFFF807FE007FFFFFFF7FFFBFFFFF80FFF003FFFFFFF7FFEFFFFFF807FF003FFFFFFFFFFF7FFFFF803FFD03FFFFFFF7FF03FFFFF000FFF85FFFFFFFFFF01FFFFE000FFFC2FFFFFFFFFF01FFFFF000FFFF1FFFFFFFBFA007FFFE000FFFF1FFFFFFFFC8007FFFE000FFFF8FFFFFFFC40000FFFE000FFFF87FFFFFFFE0001FFFC000E7FF8FFFFFFFFC00007FFC00003FFE0FFFFFFFE00003FF800007FFF29FFFFFFF00000FF800001BFF0DFFFFFFE000003F0000003FFFEFFFFFFF00000030000003FFFEFFFFFFF00000000000003FFFEFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "01FFFEFFFFFFF80000000000000FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000003FFFEFFFFFF800000000000003FFFFFFFFFFC00000000000001FFFFEFFFFFE00000000000001BFFFFFFFFFE000000000000013FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFF7FFFFE000000000000003FFFF7FFFFF000000000000000BFFF9FFFFF0000000000000001FFFFFFFFF00000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFF5FFFFC0000000000000003FFFDFFFFC00000000000000007FFEFFFFE0000000000000000FFFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFBFFFF000000000000000003FFFFFFF000000000000000001FFEFFFF000000000000000001FFFFFFF000000000000000001FFEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFF8000000000000000001FEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFE00000000000000000073FFFFC0000000000000000019FFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFE000000000000000003FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a360 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a504 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a504 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a432 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ))))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ))))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a504~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a432 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a504 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a360 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a432~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a504~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a360~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFD4FFFFFFFFE00BFFFFFFFFFFF8F8FFFFFFFE001FFFFFFFFFFFFFCFFFFFFFD003FFFFFFFFFFFFF6FFFFFFFC002FFFFFFFFFFEF8EFFFFFFFC001FFFFFFFFFFDFFFFFFFFFF1841FFFFFFFFFFDDFFBFFFFFF8048FFFFFFFFFFD7FFBFFFFFE0970DFFFFFFFFFDFFFBFFFFFF01FC2FFFFFFFFFDFFFFFFFFFE0DFC1FFFFFFFFFBFFFDFFFFFE07FF19FFFFFFFFFFFFDFFFFFC07FE107FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFC07FE087FFFFFFFBFFFFFFFFF807FE007FFFFFFF7FFFBFFFFF80FFF003FFFFFFF7FFEFFFFFF807FF003FFFFFFFFFFF7FFFFF803FFD03FFFFFFF7FF03FFFFF000FFF85FFFFFFFFFF01FFFFE000FFFC2FFFFFFFFFF01FFFFF000FFFF1FFFFFFFBFA007FFFE000FFFF1FFFFFFFFC8007FFFE000FFFF8FFFFFFFC40000FFFE000FFFF87FFFFFFFE0001FFFC000E7FF8FFFFFFFFC00007FFC00003FFE0FFFFFFFE00003FF800007FFF29FFFFFFF00000FF800001BFF0DFFFFFFE000003F0000003FFFEFFFFFFF00000030000003FFFEFFFFFFF00000000000003FFFEFFFFFFF00000000000003FFFFFFFFFFF00000000000003FFFEFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "01FFFEFFFFFFF80000000000000FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000003FFFEFFFFFF800000000000003FFFFFFFFFFC00000000000001FFFFEFFFFFE00000000000001BFFFFFFFFFE000000000000013FFFFFFFFFE000000000000001FFFFFFFFFE000000000000003FFFFFFFFFE000000000000003FFFF7FFFFE000000000000003FFFF7FFFFF000000000000000BFFF9FFFFF0000000000000001FFFFFFFFF00000000000000003FFFFFFFF80000000000000003FFFFFFFF80000000000000003FFFFFFFFC0000000000000003FFF5FFFFC0000000000000003FFFDFFFFC00000000000000007FFEFFFFE0000000000000000FFFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFBFFFF000000000000000003FFFFFFF000000000000000001FFEFFFF000000000000000001FFFFFFF000000000000000001FFEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFF8000000000000000001FEFFFF8000000000000000003FFFFFF8000000000000000003FDFFFFC000000000000000000FFFFFFE00000000000000000073FFFFC0000000000000000019FFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFE000000000000000003FFFFFFF800000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000007FFFFFFFFC0000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N24
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout  & (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
cyclonev_lcell_comb \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout 
// ))))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~14 .extended_lut = "off";
defparam \Equal0~14 .lut_mask = 64'h0C3F596AA695F3C0;
defparam \Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC0FFEFFFFFFFFFF7FFFBFFFFF807FFFFFFFFFFFF7FFEFFFFFF007FF7FBFFFFFFFFFFF3FFFFF801FFCFBFFFFFFF7FF43FFFFF000FFFFDFFFFFFFFFF01FFFFF000FFFDCFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFA00FFFFE000FFFF7FFFFFFFBD8003FFFE000FFFFDFFFFFFFD40001FFFE000FFFFFFFFFFFFFE0000FFFC000F7FFFBFFFFFFFC00003FF800063FFFD7FFFFFFE00001FFC00007FFEFFFFFFFFF000007F800001BFFFDFFFFFFE000003F0000003FFFEFFFFFFF00000018000003FFFEFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF80000000000003FFFEFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000001FFFEFFFFFF800000000000003FFFF7FFFFFC00000000000001FFFFFFFFFFE000000000000017FFFE7FFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000001FFFFFFFFF0000000000000001FFFEFFFFF80000000000000003FFFFFFFF80000000000000003FFFBFFFFC0000000000000003FFFFFFFF80000000000000003FFFDFFFFC00000000000000007FFEFFFFC00000000000000003FFFFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFE00000000000000001FFF7FFFE00000000000000000BFFBFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000003FDFFFF8000000000000000001FFFFFFC000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE0000000000000000007BFFFFE000000000000000001AFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFE000000000000000007FFFFFFF800000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000BFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE401FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFC2FFFFFFFFDFFBFFFFFFFFFFFCE2FFFFFFFDFFDFFFFFFFFFFF3FDFFFFFFFDFFDFFFFFFFFFFEFF7FFFFFFFDFFEFFFFFFFFFFEFAEFFFFFFFCFFEFFFFFFFFFFFF7E7FFFFFF9FBEFFFFFFFFFFFBFEFFFFFFF0FFEFFFFFFFFFFDFFFFFFFFFF07FF3FFFFFFFFFD7FFBFFFFFF07FFEFFFFFFFFF8FFFFFFFFFE0DFFFFFFFFFFFFFFFFFFFFFFC0FFEECFFFFFFFFBFFFDFFFFFC07FEF67FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N57
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout  & 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout  & 
// ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFC2FFFFFFFFDFFBFFFFFFFFFFFCE2FFFFFFFDFFDFFFFFFFFFFF3FDFFFFFFFDFFDFFFFFFFFFFEFF7FFFFFFFDFFEFFFFFFFFFFEFAEFFFFFFFCFFEFFFFFFFFFFFF7E7FFFFFF9FBEFFFFFFFFFFFBFEFFFFFFF0FFEFFFFFFFFFFDFFFFFFFFFF07FF3FFFFFFFFFD7FFBFFFFFF07FFEFFFFFFFFF8FFFFFFFFFE0DFFFFFFFFFFFFFFFFFFFFFFC0FFEECFFFFFFFFBFFFDFFFFFC07FEF67FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFFC0FFEFFFFFFFFFF7FFFBFFFFF807FFFFFFFFFFFF7FFEFFFFFF007FF7FBFFFFFFFFFFF3FFFFF801FFCFBFFFFFFF7FF43FFFFF000FFFFDFFFFFFFFFF01FFFFF000FFFDCFFFFFFFFFF00FFFFF000FFFFFFFFFFFFFFA00FFFFE000FFFF7FFFFFFFBD8003FFFE000FFFFDFFFFFFFD40001FFFE000FFFFFFFFFFFFFE0000FFFC000F7FFFBFFFFFFFC00003FF800063FFFD7FFFFFFE00001FFC00007FFEFFFFFFFFF000007F800001BFFFDFFFFFFE000003F0000003FFFEFFFFFFF00000018000003FFFEFFFFFFF00000000000001FFFEFFFFFFF00000000000001FFFEFFFFFFF80000000000003FFFEFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "01FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000000FFFFBFFFFFFC00000000000001FFFEFFFFFF800000000000003FFFF7FFFFFC00000000000001FFFFFFFFFFE000000000000017FFFE7FFFFC000000000000003FFFFFFFFFE000000000000001FFFF7FFFFE000000000000003FFFFFFFFFF000000000000003FFFFFFFFFF000000000000001FFFFFFFFFF000000000000000FFFFFFFFFF0000000000000001FFFFFFFFF0000000000000001FFFEFFFFF80000000000000003FFFFFFFF80000000000000003FFFBFFFFC0000000000000003FFFFFFFF80000000000000003FFFDFFFFC00000000000000007FFEFFFFC00000000000000003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFE00000000000000001FFF7FFFE00000000000000000BFFBFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000000FFFFFFF8000000000000000003FDFFFF8000000000000000001FFFFFFC000000000000000001FEFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFE0000000000000000007BFFFFE000000000000000001AFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFE000000000000000007FFFFFFF800000000000000007FFFFFFF80000000000000000FFFFFFFF80000000000000007FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000007FFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000BFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE401FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \img_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0505AFAF22772277;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a361 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a433 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_bit_number = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a505 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N42
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout )))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a361~portadataout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a433~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a505~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h02A252F207A757F7;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a505 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a505_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a505 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a361 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a433 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout ))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout )))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  & 
// ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout  & ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a505~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \Equal0~15 (
// Equation(s):
// \Equal0~15_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  $ 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & !\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  $ (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// !\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  $ 
// (((!\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~15 .extended_lut = "off";
defparam \Equal0~15 .lut_mask = 64'h22D277872DDD7888;
defparam \Equal0~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a363 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a435 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a507 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a507_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a507 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout )) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  & !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout )) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout ))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a507~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h330F5500330F55FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFC0FFE08FFFFFFFFFFFFBFFFFFC07FF00FFFFFFFF7FFFBFFFFF807FF007FFFFFFF7FFEFFFFFF807FF803FFFFFFF7FFE3FFFFF003FFF07FFFFFFF7FF43FFFFF000FFF03FFFFFFFFFF01FFFFF000FFFE1FFFFFFFFFF01FFFFE000FFFF1FFFFFFFFFC007FFFE000FFFF1FFFFFFFFF8007FFFE000FFFF9FFFFFFFFC0000FFFE000FFFFC7FFFFFFFC00007FFC000F7FFC7FFFFFFFC00007FFC00047FFC5FFFFFFFE00003FFC00003FFE1DFFFFFFF000007F800003FFF0FFFFFFFE000001F0000007FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF00000000000001FFFFFFFFFFF000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "01FFFEFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFBFFFFFF800000000000003FFFFFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000017FFFF7FFFFC000000000000013FFFF7FFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000003FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000001FFFBFFFF80000000000000001FFF7FFFFC0000000000000001FFFDFFFFC00000000000000007FFFFFFFC00000000000000003FFEFF";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFFFFFF000000000000000000FFFFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF800000000000000000FFFFFFF8000000000000000006FDFFFF8000000000000000001FFFFFF8000000000000000001FEFFFFC000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFC000000000000000001BFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFC000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFFC0CFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFFFFFFFE003FFFFFFFFFFFF1DFFFFFFFC001FFFFFFFFFFFC02FFFFFFFC001FFFFFFFFFFE009FFFFFFFD001FFFFFFFFFFF069FFFFFFF9001FFFFFFFFFFE07FFFFFFFF8000FFFFFFFFFFE7FE7FFFFFF0840FFFFFFFFFFCFFFBFFFFFE01E87FFFFFFFFFEFFFBFFFFFF01F81FFFFFFFFFA7FFFFFFFFC03FC1FFFFFFFFF9FFFFFFFFFE0FFE1FFFFFFFFFBFFFFFFFFFC07FF0C7FFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N51
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout ))))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout ))))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h440C443F770C773F;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode863w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a435 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode841w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode874w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a507_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a507 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom_last|altsyncram_component|auto_generated|rden_decode|w_anode852w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~61_sumout ,\Add4~57_sumout ,\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_last|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .clk0_core_clock_enable = "ena0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .data_interleave_offset_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .data_interleave_width_in_bits = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .init_file = "../img.mif";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .init_file_layout = "port_a";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .logical_ram_name = "rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .operation_mode = "rom";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_address_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_byte_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_out_clear = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_out_clock = "clock0";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_first_address = 0;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_first_bit_number = 3;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_last_address = 8191;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_logical_ram_depth = 65536;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_logical_ram_width = 72;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_a_write_enable_clock = "none";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_b_address_width = 13;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .port_b_data_width = 1;
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .ram_block_type = "M20K";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_last|altsyncram_component|auto_generated|ram_block1a363 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout  & 
// ( ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( 
// \img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout )))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (\img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout  & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( 
// (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout ))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout  & ( !\img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( (!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout ))) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout )))) ) ) )

	.dataa(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a435~portadataout ),
	.datab(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a507~portadataout ),
	.dataf(!\img_rom_last|altsyncram_component|auto_generated|ram_block1a363~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode830w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode819w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFC0FFE08FFFFFFFFFFFFBFFFFFC07FF00FFFFFFFF7FFFBFFFFF807FF007FFFFFFF7FFEFFFFFF807FF803FFFFFFF7FFE3FFFFF003FFF07FFFFFFF7FF43FFFFF000FFF03FFFFFFFFFF01FFFFF000FFFE1FFFFFFFFFF01FFFFE000FFFF1FFFFFFFFFC007FFFE000FFFF1FFFFFFFFF8007FFFE000FFFF9FFFFFFFFC0000FFFE000FFFFC7FFFFFFFC00007FFC000F7FFC7FFFFFFFC00007FFC00047FFC5FFFFFFFE00003FFC00003FFE1DFFFFFFF000007F800003FFF0FFFFFFFE000001F0000007FFFEFFFFFFF00000060000003FFFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFEFFFFFFF00000000000001FFFFFFFFFFF000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "01FFFEFFFFFFF80000000000001FFFF7FFFFFF80000000000000BFFFBFFFFFF800000000000003FFFFFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFE000000000000017FFFF7FFFFC000000000000013FFFF7FFFFE000000000000001FFFFFFFFFE000000000000001FFFFFFFFFF000000000000003FFFFFFFFFF000000000000003FFFF7FFFFF000000000000000BFFFDFFFFF8000000000000003FFFFFFFFF8000000000000001FFFFFFFFF80000000000000003FFFFFFFF80000000000000001FFFBFFFF80000000000000001FFF7FFFFC0000000000000001FFFDFFFFC00000000000000007FFFFFFFC00000000000000003FFEFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFC00000000000000001FFF7FFFE00000000000000000FFFFFFFF000000000000000000FFFFFFE000000000000000003FFEFFFF000000000000000001FFFFFFF800000000000000000FFFFFFF8000000000000000006FDFFFF8000000000000000001FFFFFF8000000000000000001FEFFFFC000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFFC0000000000000000007FFFFFC000000000000000001BFFFFFE000000000000000000FFFFFFF000000000000000001FFFFFFF000000000000000007FFFFFFF000000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000003FFFFFFFF80000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000007FFFFFFFFFC000000000000007FFFFFFFFFE00000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFE0009FFFFFFFFFFFFFFFFFFFFFC0CFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\img_rom|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~61_sumout ,\Add2~57_sumout ,\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 72;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFFFFFFFE003FFFFFFFFFFFF1DFFFFFFFC001FFFFFFFFFFFC02FFFFFFFC001FFFFFFFFFFE009FFFFFFFD001FFFFFFFFFFF069FFFFFFF9001FFFFFFFFFFE07FFFFFFFF8000FFFFFFFFFFE7FE7FFFFFF0840FFFFFFFFFFCFFFBFFFFFE01E87FFFFFFFFFEFFFBFFFFFF01F81FFFFFFFFFA7FFFFFFFFC03FC1FFFFFFFFF9FFFFFFFFFE0FFE1FFFFFFFFFBFFFFFFFFFC07FF0C7FFFFFFFBF";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  & 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ((\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout )))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \Equal0~17 (
// Equation(s):
// \Equal0~17_combout  = ( \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( \img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))))) ) ) ) # ( 
// \img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout )))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))))) ) ) ) # ( 
// !\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( !\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( 
// (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (((\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & !\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (!\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  $ 
// (((!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) # (\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]))))) ) ) )

	.dataa(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datad(!\img_rom_last|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\img_rom_last|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~17 .extended_lut = "off";
defparam \Equal0~17 .lut_mask = 64'h1E111EEEB4BBB444;
defparam \Equal0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N15
cyclonev_lcell_comb \Equal0~20 (
// Equation(s):
// \Equal0~20_combout  = ( !\Equal0~15_combout  & ( !\Equal0~17_combout  & ( (!\Equal0~18_combout  & (!\Equal0~19_combout  & (!\Equal0~16_combout  & !\Equal0~14_combout ))) ) ) )

	.dataa(!\Equal0~18_combout ),
	.datab(!\Equal0~19_combout ),
	.datac(!\Equal0~16_combout ),
	.datad(!\Equal0~14_combout ),
	.datae(!\Equal0~15_combout ),
	.dataf(!\Equal0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~20 .extended_lut = "off";
defparam \Equal0~20 .lut_mask = 64'h8000000000000000;
defparam \Equal0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N12
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \Equal0~13_combout  & ( \Equal0~20_combout  & ( (\VGA_R~1_combout  & (\always0~1_combout  & ((!\Equal0~6_combout ) # (!\Equal0~27_combout )))) ) ) ) # ( !\Equal0~13_combout  & ( \Equal0~20_combout  & ( (\VGA_R~1_combout  & 
// \always0~1_combout ) ) ) ) # ( \Equal0~13_combout  & ( !\Equal0~20_combout  & ( (\VGA_R~1_combout  & \always0~1_combout ) ) ) ) # ( !\Equal0~13_combout  & ( !\Equal0~20_combout  & ( (\VGA_R~1_combout  & \always0~1_combout ) ) ) )

	.dataa(!\VGA_R~1_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\Equal0~6_combout ),
	.datad(!\Equal0~27_combout ),
	.datae(!\Equal0~13_combout ),
	.dataf(!\Equal0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'h1111111111111110;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N22
dffeas \VGA_R[0]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N24
cyclonev_lcell_comb \VGA_R[1]~reg0feeder (
// Equation(s):
// \VGA_R[1]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[1]~reg0feeder .extended_lut = "off";
defparam \VGA_R[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N25
dffeas \VGA_R[1]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N42
cyclonev_lcell_comb \VGA_R[2]~reg0feeder (
// Equation(s):
// \VGA_R[2]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[2]~reg0feeder .extended_lut = "off";
defparam \VGA_R[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N43
dffeas \VGA_R[2]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N39
cyclonev_lcell_comb \VGA_R[3]~reg0feeder (
// Equation(s):
// \VGA_R[3]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[3]~reg0feeder .extended_lut = "off";
defparam \VGA_R[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N41
dffeas \VGA_R[3]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N39
cyclonev_lcell_comb \VGA_R[4]~reg0feeder (
// Equation(s):
// \VGA_R[4]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[4]~reg0feeder .extended_lut = "off";
defparam \VGA_R[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N40
dffeas \VGA_R[4]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N18
cyclonev_lcell_comb \VGA_R[5]~reg0feeder (
// Equation(s):
// \VGA_R[5]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[5]~reg0feeder .extended_lut = "off";
defparam \VGA_R[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N19
dffeas \VGA_R[5]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N3
cyclonev_lcell_comb \VGA_R[6]~reg0feeder (
// Equation(s):
// \VGA_R[6]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[6]~reg0feeder .extended_lut = "off";
defparam \VGA_R[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N4
dffeas \VGA_R[6]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N6
cyclonev_lcell_comb \VGA_R[7]~reg0feeder (
// Equation(s):
// \VGA_R[7]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[7]~reg0feeder .extended_lut = "off";
defparam \VGA_R[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_R[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N7
dffeas \VGA_R[7]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N15
cyclonev_lcell_comb \VGA_G[0]~reg0feeder (
// Equation(s):
// \VGA_G[0]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[0]~reg0feeder .extended_lut = "off";
defparam \VGA_G[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N16
dffeas \VGA_G[0]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N30
cyclonev_lcell_comb \VGA_G[1]~reg0feeder (
// Equation(s):
// \VGA_G[1]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[1]~reg0feeder .extended_lut = "off";
defparam \VGA_G[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N31
dffeas \VGA_G[1]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N33
cyclonev_lcell_comb \VGA_G[2]~reg0feeder (
// Equation(s):
// \VGA_G[2]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[2]~reg0feeder .extended_lut = "off";
defparam \VGA_G[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N35
dffeas \VGA_G[2]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N27
cyclonev_lcell_comb \VGA_G[3]~reg0feeder (
// Equation(s):
// \VGA_G[3]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[3]~reg0feeder .extended_lut = "off";
defparam \VGA_G[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y80_N28
dffeas \VGA_G[3]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N48
cyclonev_lcell_comb \VGA_G[4]~reg0feeder (
// Equation(s):
// \VGA_G[4]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[4]~reg0feeder .extended_lut = "off";
defparam \VGA_G[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N49
dffeas \VGA_G[4]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N57
cyclonev_lcell_comb \VGA_G[5]~reg0feeder (
// Equation(s):
// \VGA_G[5]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[5]~reg0feeder .extended_lut = "off";
defparam \VGA_G[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y80_N58
dffeas \VGA_G[5]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N36
cyclonev_lcell_comb \VGA_G[6]~reg0feeder (
// Equation(s):
// \VGA_G[6]~reg0feeder_combout  = ( \VGA_R~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[6]~reg0feeder .extended_lut = "off";
defparam \VGA_G[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_G[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y76_N37
dffeas \VGA_G[6]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N37
dffeas \VGA_G[7]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N6
cyclonev_lcell_comb \VGA_B~0 (
// Equation(s):
// \VGA_B~0_combout  = ( \Equal0~27_combout  & ( \Equal0~20_combout  & ( (!\VGA_R~1_combout ) # ((!\always0~1_combout ) # ((!\Equal0~6_combout ) # (!\Equal0~13_combout ))) ) ) ) # ( !\Equal0~27_combout  & ( \Equal0~20_combout  ) ) # ( \Equal0~27_combout  & ( 
// !\Equal0~20_combout  ) ) # ( !\Equal0~27_combout  & ( !\Equal0~20_combout  ) )

	.dataa(!\VGA_R~1_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\Equal0~6_combout ),
	.datad(!\Equal0~13_combout ),
	.datae(!\Equal0~27_combout ),
	.dataf(!\Equal0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~0 .extended_lut = "off";
defparam \VGA_B~0 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \VGA_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N11
dffeas \VGA_B[0]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y79_N17
dffeas \VGA_B[1]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y79_N19
dffeas \VGA_B[2]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N16
dffeas \VGA_B[3]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y79_N38
dffeas \VGA_B[4]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y79_N7
dffeas \VGA_B[5]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y77_N16
dffeas \VGA_B[6]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N51
cyclonev_lcell_comb \VGA_B[7]~reg0feeder (
// Equation(s):
// \VGA_B[7]~reg0feeder_combout  = ( \VGA_B~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_B~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B[7]~reg0feeder .extended_lut = "off";
defparam \VGA_B[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_B[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y78_N52
dffeas \VGA_B[7]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N42
cyclonev_lcell_comb \screen|blank~1 (
// Equation(s):
// \screen|blank~1_combout  = ( \screen|Hcnt [7] & ( !\screen|blank~0_combout  & ( (!\screen|Hcnt [9] & !\screen|Vcnt [9]) ) ) ) # ( !\screen|Hcnt [7] & ( !\screen|blank~0_combout  & ( (!\screen|Vcnt [9] & ((!\screen|Hcnt [8]) # (!\screen|Hcnt [9]))) ) ) )

	.dataa(!\screen|Hcnt [8]),
	.datab(!\screen|Hcnt [9]),
	.datac(!\screen|Vcnt [9]),
	.datad(gnd),
	.datae(!\screen|Hcnt [7]),
	.dataf(!\screen|blank~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|blank~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|blank~1 .extended_lut = "off";
defparam \screen|blank~1 .lut_mask = 64'hE0E0C0C000000000;
defparam \screen|blank~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \sw0~input (
	.i(sw0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw0~input_o ));
// synopsys translate_off
defparam \sw0~input .bus_hold = "false";
defparam \sw0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
