// Seed: 1807103534
module module_0 (
    output wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3
);
  assign id_0 = 1;
  assign module_2.id_1 = 0;
  assign module_1.id_2 = 0;
  wire id_5;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  assign id_2 = -1 ? 1 : -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd23,
    parameter id_12 = 32'd94
) (
    input  tri1 id_0,
    output wor  id_1,
    input  wire id_2,
    input  wor  id_3,
    input  tri  id_4,
    output wand id_5,
    input  tri1 id_6,
    output tri  id_7,
    output wire id_8,
    output tri1 id_9,
    input  tri0 _id_10,
    output wor  id_11,
    input  tri0 _id_12,
    output wand id_13,
    output wor  id_14 [id_12 : -1]
);
  wire [id_12 : id_10  -  -1 'b0] id_16;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_3
  );
endmodule
