# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_5/sim/design_1_axi_gpio_0_5.vhd" \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_6/sim/design_1_axi_gpio_0_6.vhd" \

# Do not sort compile order
nosort
