
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015c8 <.init>:
  4015c8:	stp	x29, x30, [sp, #-16]!
  4015cc:	mov	x29, sp
  4015d0:	bl	401a60 <ferror@plt+0x60>
  4015d4:	ldp	x29, x30, [sp], #16
  4015d8:	ret

Disassembly of section .plt:

00000000004015e0 <memcpy@plt-0x20>:
  4015e0:	stp	x16, x30, [sp, #-16]!
  4015e4:	adrp	x16, 41a000 <ferror@plt+0x18600>
  4015e8:	ldr	x17, [x16, #4088]
  4015ec:	add	x16, x16, #0xff8
  4015f0:	br	x17
  4015f4:	nop
  4015f8:	nop
  4015fc:	nop

0000000000401600 <memcpy@plt>:
  401600:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401604:	ldr	x17, [x16]
  401608:	add	x16, x16, #0x0
  40160c:	br	x17

0000000000401610 <memmove@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401614:	ldr	x17, [x16, #8]
  401618:	add	x16, x16, #0x8
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401624:	ldr	x17, [x16, #16]
  401628:	add	x16, x16, #0x10
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401634:	ldr	x17, [x16, #24]
  401638:	add	x16, x16, #0x18
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401644:	ldr	x17, [x16, #32]
  401648:	add	x16, x16, #0x20
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401654:	ldr	x17, [x16, #40]
  401658:	add	x16, x16, #0x28
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401664:	ldr	x17, [x16, #48]
  401668:	add	x16, x16, #0x30
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401674:	ldr	x17, [x16, #56]
  401678:	add	x16, x16, #0x38
  40167c:	br	x17

0000000000401680 <compress@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401684:	ldr	x17, [x16, #64]
  401688:	add	x16, x16, #0x40
  40168c:	br	x17

0000000000401690 <strtoimax@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401694:	ldr	x17, [x16, #72]
  401698:	add	x16, x16, #0x48
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4016a4:	ldr	x17, [x16, #80]
  4016a8:	add	x16, x16, #0x50
  4016ac:	br	x17

00000000004016b0 <readlink@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4016b4:	ldr	x17, [x16, #88]
  4016b8:	add	x16, x16, #0x58
  4016bc:	br	x17

00000000004016c0 <__cxa_atexit@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4016c4:	ldr	x17, [x16, #96]
  4016c8:	add	x16, x16, #0x60
  4016cc:	br	x17

00000000004016d0 <fputc@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4016d4:	ldr	x17, [x16, #104]
  4016d8:	add	x16, x16, #0x68
  4016dc:	br	x17

00000000004016e0 <crc32@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4016e4:	ldr	x17, [x16, #112]
  4016e8:	add	x16, x16, #0x70
  4016ec:	br	x17

00000000004016f0 <snprintf@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4016f4:	ldr	x17, [x16, #120]
  4016f8:	add	x16, x16, #0x78
  4016fc:	br	x17

0000000000401700 <localeconv@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401704:	ldr	x17, [x16, #128]
  401708:	add	x16, x16, #0x80
  40170c:	br	x17

0000000000401710 <fileno@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401714:	ldr	x17, [x16, #136]
  401718:	add	x16, x16, #0x88
  40171c:	br	x17

0000000000401720 <fsync@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401724:	ldr	x17, [x16, #144]
  401728:	add	x16, x16, #0x90
  40172c:	br	x17

0000000000401730 <malloc@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401734:	ldr	x17, [x16, #152]
  401738:	add	x16, x16, #0x98
  40173c:	br	x17

0000000000401740 <open@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401744:	ldr	x17, [x16, #160]
  401748:	add	x16, x16, #0xa0
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401754:	ldr	x17, [x16, #168]
  401758:	add	x16, x16, #0xa8
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401764:	ldr	x17, [x16, #176]
  401768:	add	x16, x16, #0xb0
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401774:	ldr	x17, [x16, #184]
  401778:	add	x16, x16, #0xb8
  40177c:	br	x17

0000000000401780 <fgetc@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401784:	ldr	x17, [x16, #192]
  401788:	add	x16, x16, #0xc0
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401794:	ldr	x17, [x16, #200]
  401798:	add	x16, x16, #0xc8
  40179c:	br	x17

00000000004017a0 <getopt@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4017a4:	ldr	x17, [x16, #208]
  4017a8:	add	x16, x16, #0xd0
  4017ac:	br	x17

00000000004017b0 <calloc@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4017b4:	ldr	x17, [x16, #216]
  4017b8:	add	x16, x16, #0xd8
  4017bc:	br	x17

00000000004017c0 <realloc@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4017c4:	ldr	x17, [x16, #224]
  4017c8:	add	x16, x16, #0xe0
  4017cc:	br	x17

00000000004017d0 <getpagesize@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4017d4:	ldr	x17, [x16, #232]
  4017d8:	add	x16, x16, #0xe8
  4017dc:	br	x17

00000000004017e0 <strdup@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4017e4:	ldr	x17, [x16, #240]
  4017e8:	add	x16, x16, #0xf0
  4017ec:	br	x17

00000000004017f0 <close@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4017f4:	ldr	x17, [x16, #248]
  4017f8:	add	x16, x16, #0xf8
  4017fc:	br	x17

0000000000401800 <__gmon_start__@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401804:	ldr	x17, [x16, #256]
  401808:	add	x16, x16, #0x100
  40180c:	br	x17

0000000000401810 <write@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401814:	ldr	x17, [x16, #264]
  401818:	add	x16, x16, #0x108
  40181c:	br	x17

0000000000401820 <strtoumax@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401824:	ldr	x17, [x16, #272]
  401828:	add	x16, x16, #0x110
  40182c:	br	x17

0000000000401830 <abort@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401834:	ldr	x17, [x16, #280]
  401838:	add	x16, x16, #0x118
  40183c:	br	x17

0000000000401840 <puts@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401844:	ldr	x17, [x16, #288]
  401848:	add	x16, x16, #0x120
  40184c:	br	x17

0000000000401850 <memcmp@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401854:	ldr	x17, [x16, #296]
  401858:	add	x16, x16, #0x128
  40185c:	br	x17

0000000000401860 <textdomain@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401864:	ldr	x17, [x16, #304]
  401868:	add	x16, x16, #0x130
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401874:	ldr	x17, [x16, #312]
  401878:	add	x16, x16, #0x138
  40187c:	br	x17

0000000000401880 <warn@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401884:	ldr	x17, [x16, #320]
  401888:	add	x16, x16, #0x140
  40188c:	br	x17

0000000000401890 <__ctype_b_loc@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401894:	ldr	x17, [x16, #328]
  401898:	add	x16, x16, #0x148
  40189c:	br	x17

00000000004018a0 <mmap@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4018a4:	ldr	x17, [x16, #336]
  4018a8:	add	x16, x16, #0x150
  4018ac:	br	x17

00000000004018b0 <strtol@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4018b4:	ldr	x17, [x16, #344]
  4018b8:	add	x16, x16, #0x158
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4018c4:	ldr	x17, [x16, #352]
  4018c8:	add	x16, x16, #0x160
  4018cc:	br	x17

00000000004018d0 <scandir@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4018d4:	ldr	x17, [x16, #360]
  4018d8:	add	x16, x16, #0x168
  4018dc:	br	x17

00000000004018e0 <vasprintf@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4018e4:	ldr	x17, [x16, #368]
  4018e8:	add	x16, x16, #0x170
  4018ec:	br	x17

00000000004018f0 <strndup@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4018f4:	ldr	x17, [x16, #376]
  4018f8:	add	x16, x16, #0x178
  4018fc:	br	x17

0000000000401900 <strspn@plt>:
  401900:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401904:	ldr	x17, [x16, #384]
  401908:	add	x16, x16, #0x180
  40190c:	br	x17

0000000000401910 <strchr@plt>:
  401910:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401914:	ldr	x17, [x16, #392]
  401918:	add	x16, x16, #0x188
  40191c:	br	x17

0000000000401920 <munmap@plt>:
  401920:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401924:	ldr	x17, [x16, #400]
  401928:	add	x16, x16, #0x190
  40192c:	br	x17

0000000000401930 <fflush@plt>:
  401930:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401934:	ldr	x17, [x16, #408]
  401938:	add	x16, x16, #0x198
  40193c:	br	x17

0000000000401940 <__lxstat@plt>:
  401940:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401944:	ldr	x17, [x16, #416]
  401948:	add	x16, x16, #0x1a0
  40194c:	br	x17

0000000000401950 <warnx@plt>:
  401950:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401954:	ldr	x17, [x16, #424]
  401958:	add	x16, x16, #0x1a8
  40195c:	br	x17

0000000000401960 <errx@plt>:
  401960:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401964:	ldr	x17, [x16, #432]
  401968:	add	x16, x16, #0x1b0
  40196c:	br	x17

0000000000401970 <strcspn@plt>:
  401970:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401974:	ldr	x17, [x16, #440]
  401978:	add	x16, x16, #0x1b8
  40197c:	br	x17

0000000000401980 <printf@plt>:
  401980:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401984:	ldr	x17, [x16, #448]
  401988:	add	x16, x16, #0x1c0
  40198c:	br	x17

0000000000401990 <__assert_fail@plt>:
  401990:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401994:	ldr	x17, [x16, #456]
  401998:	add	x16, x16, #0x1c8
  40199c:	br	x17

00000000004019a0 <__errno_location@plt>:
  4019a0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4019a4:	ldr	x17, [x16, #464]
  4019a8:	add	x16, x16, #0x1d0
  4019ac:	br	x17

00000000004019b0 <__xstat@plt>:
  4019b0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4019b4:	ldr	x17, [x16, #472]
  4019b8:	add	x16, x16, #0x1d8
  4019bc:	br	x17

00000000004019c0 <gettext@plt>:
  4019c0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4019c4:	ldr	x17, [x16, #480]
  4019c8:	add	x16, x16, #0x1e0
  4019cc:	br	x17

00000000004019d0 <fprintf@plt>:
  4019d0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4019d4:	ldr	x17, [x16, #488]
  4019d8:	add	x16, x16, #0x1e8
  4019dc:	br	x17

00000000004019e0 <err@plt>:
  4019e0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4019e4:	ldr	x17, [x16, #496]
  4019e8:	add	x16, x16, #0x1f0
  4019ec:	br	x17

00000000004019f0 <setlocale@plt>:
  4019f0:	adrp	x16, 41b000 <ferror@plt+0x19600>
  4019f4:	ldr	x17, [x16, #504]
  4019f8:	add	x16, x16, #0x1f8
  4019fc:	br	x17

0000000000401a00 <ferror@plt>:
  401a00:	adrp	x16, 41b000 <ferror@plt+0x19600>
  401a04:	ldr	x17, [x16, #512]
  401a08:	add	x16, x16, #0x200
  401a0c:	br	x17

Disassembly of section .text:

0000000000401a10 <.text>:
  401a10:	mov	x29, #0x0                   	// #0
  401a14:	mov	x30, #0x0                   	// #0
  401a18:	mov	x5, x0
  401a1c:	ldr	x1, [sp]
  401a20:	add	x2, sp, #0x8
  401a24:	mov	x6, sp
  401a28:	movz	x0, #0x0, lsl #48
  401a2c:	movk	x0, #0x0, lsl #32
  401a30:	movk	x0, #0x40, lsl #16
  401a34:	movk	x0, #0x3950
  401a38:	movz	x3, #0x0, lsl #48
  401a3c:	movk	x3, #0x0, lsl #32
  401a40:	movk	x3, #0x40, lsl #16
  401a44:	movk	x3, #0x85e0
  401a48:	movz	x4, #0x0, lsl #48
  401a4c:	movk	x4, #0x0, lsl #32
  401a50:	movk	x4, #0x40, lsl #16
  401a54:	movk	x4, #0x8660
  401a58:	bl	401770 <__libc_start_main@plt>
  401a5c:	bl	401830 <abort@plt>
  401a60:	adrp	x0, 41a000 <ferror@plt+0x18600>
  401a64:	ldr	x0, [x0, #4064]
  401a68:	cbz	x0, 401a70 <ferror@plt+0x70>
  401a6c:	b	401800 <__gmon_start__@plt>
  401a70:	ret
  401a74:	stp	x29, x30, [sp, #-32]!
  401a78:	mov	x29, sp
  401a7c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401a80:	add	x0, x0, #0x238
  401a84:	str	x0, [sp, #24]
  401a88:	ldr	x0, [sp, #24]
  401a8c:	str	x0, [sp, #24]
  401a90:	ldr	x1, [sp, #24]
  401a94:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401a98:	add	x0, x0, #0x238
  401a9c:	cmp	x1, x0
  401aa0:	b.eq	401adc <ferror@plt+0xdc>  // b.none
  401aa4:	adrp	x0, 408000 <ferror@plt+0x6600>
  401aa8:	add	x0, x0, #0x6b0
  401aac:	ldr	x0, [x0]
  401ab0:	str	x0, [sp, #16]
  401ab4:	ldr	x0, [sp, #16]
  401ab8:	str	x0, [sp, #16]
  401abc:	ldr	x0, [sp, #16]
  401ac0:	cmp	x0, #0x0
  401ac4:	b.eq	401ae0 <ferror@plt+0xe0>  // b.none
  401ac8:	ldr	x1, [sp, #16]
  401acc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401ad0:	add	x0, x0, #0x238
  401ad4:	blr	x1
  401ad8:	b	401ae0 <ferror@plt+0xe0>
  401adc:	nop
  401ae0:	ldp	x29, x30, [sp], #32
  401ae4:	ret
  401ae8:	stp	x29, x30, [sp, #-48]!
  401aec:	mov	x29, sp
  401af0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401af4:	add	x0, x0, #0x238
  401af8:	str	x0, [sp, #40]
  401afc:	ldr	x0, [sp, #40]
  401b00:	str	x0, [sp, #40]
  401b04:	ldr	x1, [sp, #40]
  401b08:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401b0c:	add	x0, x0, #0x238
  401b10:	sub	x0, x1, x0
  401b14:	asr	x0, x0, #3
  401b18:	lsr	x1, x0, #63
  401b1c:	add	x0, x1, x0
  401b20:	asr	x0, x0, #1
  401b24:	str	x0, [sp, #32]
  401b28:	ldr	x0, [sp, #32]
  401b2c:	cmp	x0, #0x0
  401b30:	b.eq	401b70 <ferror@plt+0x170>  // b.none
  401b34:	adrp	x0, 408000 <ferror@plt+0x6600>
  401b38:	add	x0, x0, #0x6b8
  401b3c:	ldr	x0, [x0]
  401b40:	str	x0, [sp, #24]
  401b44:	ldr	x0, [sp, #24]
  401b48:	str	x0, [sp, #24]
  401b4c:	ldr	x0, [sp, #24]
  401b50:	cmp	x0, #0x0
  401b54:	b.eq	401b74 <ferror@plt+0x174>  // b.none
  401b58:	ldr	x2, [sp, #24]
  401b5c:	ldr	x1, [sp, #32]
  401b60:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401b64:	add	x0, x0, #0x238
  401b68:	blr	x2
  401b6c:	b	401b74 <ferror@plt+0x174>
  401b70:	nop
  401b74:	ldp	x29, x30, [sp], #48
  401b78:	ret
  401b7c:	stp	x29, x30, [sp, #-16]!
  401b80:	mov	x29, sp
  401b84:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401b88:	add	x0, x0, #0x260
  401b8c:	ldrb	w0, [x0]
  401b90:	and	x0, x0, #0xff
  401b94:	cmp	x0, #0x0
  401b98:	b.ne	401bb4 <ferror@plt+0x1b4>  // b.any
  401b9c:	bl	401a74 <ferror@plt+0x74>
  401ba0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401ba4:	add	x0, x0, #0x260
  401ba8:	mov	w1, #0x1                   	// #1
  401bac:	strb	w1, [x0]
  401bb0:	b	401bb8 <ferror@plt+0x1b8>
  401bb4:	nop
  401bb8:	ldp	x29, x30, [sp], #16
  401bbc:	ret
  401bc0:	stp	x29, x30, [sp, #-16]!
  401bc4:	mov	x29, sp
  401bc8:	bl	401ae8 <ferror@plt+0xe8>
  401bcc:	nop
  401bd0:	ldp	x29, x30, [sp], #16
  401bd4:	ret
  401bd8:	stp	x29, x30, [sp, #-64]!
  401bdc:	mov	x29, sp
  401be0:	str	x0, [sp, #40]
  401be4:	str	x1, [sp, #32]
  401be8:	str	x2, [sp, #24]
  401bec:	ldr	x0, [sp, #32]
  401bf0:	bl	401640 <strlen@plt>
  401bf4:	add	x0, x0, #0x1
  401bf8:	str	x0, [sp, #56]
  401bfc:	ldr	x1, [sp, #56]
  401c00:	ldr	x0, [sp, #24]
  401c04:	cmp	x1, x0
  401c08:	b.ls	401c14 <ferror@plt+0x214>  // b.plast
  401c0c:	ldr	x0, [sp, #24]
  401c10:	str	x0, [sp, #56]
  401c14:	ldr	x2, [sp, #56]
  401c18:	ldr	x1, [sp, #32]
  401c1c:	ldr	x0, [sp, #40]
  401c20:	bl	401600 <memcpy@plt>
  401c24:	ldr	x0, [sp, #40]
  401c28:	ldp	x29, x30, [sp], #64
  401c2c:	ret
  401c30:	stp	x29, x30, [sp, #-48]!
  401c34:	mov	x29, sp
  401c38:	str	x0, [sp, #24]
  401c3c:	bl	4019a0 <__errno_location@plt>
  401c40:	str	wzr, [x0]
  401c44:	ldr	x0, [sp, #24]
  401c48:	bl	401a00 <ferror@plt>
  401c4c:	cmp	w0, #0x0
  401c50:	b.ne	401cac <ferror@plt+0x2ac>  // b.any
  401c54:	ldr	x0, [sp, #24]
  401c58:	bl	401930 <fflush@plt>
  401c5c:	cmp	w0, #0x0
  401c60:	b.ne	401cac <ferror@plt+0x2ac>  // b.any
  401c64:	ldr	x0, [sp, #24]
  401c68:	bl	401710 <fileno@plt>
  401c6c:	str	w0, [sp, #44]
  401c70:	ldr	w0, [sp, #44]
  401c74:	cmp	w0, #0x0
  401c78:	b.lt	401cb4 <ferror@plt+0x2b4>  // b.tstop
  401c7c:	ldr	w0, [sp, #44]
  401c80:	bl	401670 <dup@plt>
  401c84:	str	w0, [sp, #44]
  401c88:	ldr	w0, [sp, #44]
  401c8c:	cmp	w0, #0x0
  401c90:	b.lt	401cb4 <ferror@plt+0x2b4>  // b.tstop
  401c94:	ldr	w0, [sp, #44]
  401c98:	bl	4017f0 <close@plt>
  401c9c:	cmp	w0, #0x0
  401ca0:	b.ne	401cb4 <ferror@plt+0x2b4>  // b.any
  401ca4:	mov	w0, #0x0                   	// #0
  401ca8:	b	401cd4 <ferror@plt+0x2d4>
  401cac:	nop
  401cb0:	b	401cb8 <ferror@plt+0x2b8>
  401cb4:	nop
  401cb8:	bl	4019a0 <__errno_location@plt>
  401cbc:	ldr	w0, [x0]
  401cc0:	cmp	w0, #0x9
  401cc4:	b.ne	401cd0 <ferror@plt+0x2d0>  // b.any
  401cc8:	mov	w0, #0x0                   	// #0
  401ccc:	b	401cd4 <ferror@plt+0x2d4>
  401cd0:	mov	w0, #0xffffffff            	// #-1
  401cd4:	ldp	x29, x30, [sp], #48
  401cd8:	ret
  401cdc:	stp	x29, x30, [sp, #-16]!
  401ce0:	mov	x29, sp
  401ce4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401ce8:	add	x0, x0, #0x250
  401cec:	ldr	x0, [x0]
  401cf0:	bl	401c30 <ferror@plt+0x230>
  401cf4:	cmp	w0, #0x0
  401cf8:	b.eq	401d48 <ferror@plt+0x348>  // b.none
  401cfc:	bl	4019a0 <__errno_location@plt>
  401d00:	ldr	w0, [x0]
  401d04:	cmp	w0, #0x20
  401d08:	b.eq	401d48 <ferror@plt+0x348>  // b.none
  401d0c:	bl	4019a0 <__errno_location@plt>
  401d10:	ldr	w0, [x0]
  401d14:	cmp	w0, #0x0
  401d18:	b.eq	401d30 <ferror@plt+0x330>  // b.none
  401d1c:	adrp	x0, 408000 <ferror@plt+0x6600>
  401d20:	add	x0, x0, #0x6c0
  401d24:	bl	4019c0 <gettext@plt>
  401d28:	bl	401880 <warn@plt>
  401d2c:	b	401d40 <ferror@plt+0x340>
  401d30:	adrp	x0, 408000 <ferror@plt+0x6600>
  401d34:	add	x0, x0, #0x6c0
  401d38:	bl	4019c0 <gettext@plt>
  401d3c:	bl	401950 <warnx@plt>
  401d40:	mov	w0, #0x8                   	// #8
  401d44:	bl	401620 <_exit@plt>
  401d48:	adrp	x0, 41b000 <ferror@plt+0x19600>
  401d4c:	add	x0, x0, #0x238
  401d50:	ldr	x0, [x0]
  401d54:	bl	401c30 <ferror@plt+0x230>
  401d58:	cmp	w0, #0x0
  401d5c:	b.eq	401d68 <ferror@plt+0x368>  // b.none
  401d60:	mov	w0, #0x8                   	// #8
  401d64:	bl	401620 <_exit@plt>
  401d68:	nop
  401d6c:	ldp	x29, x30, [sp], #16
  401d70:	ret
  401d74:	stp	x29, x30, [sp, #-16]!
  401d78:	mov	x29, sp
  401d7c:	adrp	x0, 401000 <memcpy@plt-0x600>
  401d80:	add	x0, x0, #0xcdc
  401d84:	bl	408668 <ferror@plt+0x6c68>
  401d88:	nop
  401d8c:	ldp	x29, x30, [sp], #16
  401d90:	ret
  401d94:	stp	x29, x30, [sp, #-48]!
  401d98:	mov	x29, sp
  401d9c:	str	w0, [sp, #28]
  401da0:	ldr	w0, [sp, #28]
  401da4:	bl	401720 <fsync@plt>
  401da8:	cmp	w0, #0x0
  401dac:	cset	w0, ne  // ne = any
  401db0:	and	w0, w0, #0xff
  401db4:	str	w0, [sp, #44]
  401db8:	ldr	w0, [sp, #28]
  401dbc:	bl	4017f0 <close@plt>
  401dc0:	cmp	w0, #0x0
  401dc4:	cset	w0, ne  // ne = any
  401dc8:	and	w0, w0, #0xff
  401dcc:	str	w0, [sp, #40]
  401dd0:	ldr	w0, [sp, #44]
  401dd4:	cmp	w0, #0x0
  401dd8:	b.ne	401de8 <ferror@plt+0x3e8>  // b.any
  401ddc:	ldr	w0, [sp, #40]
  401de0:	cmp	w0, #0x0
  401de4:	b.eq	401df0 <ferror@plt+0x3f0>  // b.none
  401de8:	mov	w0, #0xffffffff            	// #-1
  401dec:	b	401df4 <ferror@plt+0x3f4>
  401df0:	mov	w0, #0x0                   	// #0
  401df4:	ldp	x29, x30, [sp], #48
  401df8:	ret
  401dfc:	stp	x29, x30, [sp, #-48]!
  401e00:	mov	x29, sp
  401e04:	str	x0, [sp, #24]
  401e08:	ldr	x0, [sp, #24]
  401e0c:	bl	401730 <malloc@plt>
  401e10:	str	x0, [sp, #40]
  401e14:	ldr	x0, [sp, #40]
  401e18:	cmp	x0, #0x0
  401e1c:	b.ne	401e40 <ferror@plt+0x440>  // b.any
  401e20:	ldr	x0, [sp, #24]
  401e24:	cmp	x0, #0x0
  401e28:	b.eq	401e40 <ferror@plt+0x440>  // b.none
  401e2c:	ldr	x2, [sp, #24]
  401e30:	adrp	x0, 408000 <ferror@plt+0x6600>
  401e34:	add	x1, x0, #0x6d0
  401e38:	mov	w0, #0x8                   	// #8
  401e3c:	bl	4019e0 <err@plt>
  401e40:	ldr	x0, [sp, #40]
  401e44:	ldp	x29, x30, [sp], #48
  401e48:	ret
  401e4c:	stp	x29, x30, [sp, #-48]!
  401e50:	mov	x29, sp
  401e54:	str	x0, [sp, #24]
  401e58:	str	x1, [sp, #16]
  401e5c:	ldr	x1, [sp, #16]
  401e60:	ldr	x0, [sp, #24]
  401e64:	bl	4017c0 <realloc@plt>
  401e68:	str	x0, [sp, #40]
  401e6c:	ldr	x0, [sp, #40]
  401e70:	cmp	x0, #0x0
  401e74:	b.ne	401e98 <ferror@plt+0x498>  // b.any
  401e78:	ldr	x0, [sp, #16]
  401e7c:	cmp	x0, #0x0
  401e80:	b.eq	401e98 <ferror@plt+0x498>  // b.none
  401e84:	ldr	x2, [sp, #16]
  401e88:	adrp	x0, 408000 <ferror@plt+0x6600>
  401e8c:	add	x1, x0, #0x6d0
  401e90:	mov	w0, #0x8                   	// #8
  401e94:	bl	4019e0 <err@plt>
  401e98:	ldr	x0, [sp, #40]
  401e9c:	ldp	x29, x30, [sp], #48
  401ea0:	ret
  401ea4:	stp	x29, x30, [sp, #-48]!
  401ea8:	mov	x29, sp
  401eac:	str	x0, [sp, #24]
  401eb0:	str	x1, [sp, #16]
  401eb4:	ldr	x1, [sp, #16]
  401eb8:	ldr	x0, [sp, #24]
  401ebc:	bl	4017b0 <calloc@plt>
  401ec0:	str	x0, [sp, #40]
  401ec4:	ldr	x0, [sp, #40]
  401ec8:	cmp	x0, #0x0
  401ecc:	b.ne	401efc <ferror@plt+0x4fc>  // b.any
  401ed0:	ldr	x0, [sp, #16]
  401ed4:	cmp	x0, #0x0
  401ed8:	b.eq	401efc <ferror@plt+0x4fc>  // b.none
  401edc:	ldr	x0, [sp, #24]
  401ee0:	cmp	x0, #0x0
  401ee4:	b.eq	401efc <ferror@plt+0x4fc>  // b.none
  401ee8:	ldr	x2, [sp, #16]
  401eec:	adrp	x0, 408000 <ferror@plt+0x6600>
  401ef0:	add	x1, x0, #0x6d0
  401ef4:	mov	w0, #0x8                   	// #8
  401ef8:	bl	4019e0 <err@plt>
  401efc:	ldr	x0, [sp, #40]
  401f00:	ldp	x29, x30, [sp], #48
  401f04:	ret
  401f08:	stp	x29, x30, [sp, #-48]!
  401f0c:	mov	x29, sp
  401f10:	str	x0, [sp, #24]
  401f14:	ldr	x0, [sp, #24]
  401f18:	cmp	x0, #0x0
  401f1c:	b.ne	401f40 <ferror@plt+0x540>  // b.any
  401f20:	adrp	x0, 409000 <ferror@plt+0x7600>
  401f24:	add	x3, x0, #0x90
  401f28:	mov	w2, #0x4a                  	// #74
  401f2c:	adrp	x0, 408000 <ferror@plt+0x6600>
  401f30:	add	x1, x0, #0x6f0
  401f34:	adrp	x0, 408000 <ferror@plt+0x6600>
  401f38:	add	x0, x0, #0x708
  401f3c:	bl	401990 <__assert_fail@plt>
  401f40:	ldr	x0, [sp, #24]
  401f44:	bl	4017e0 <strdup@plt>
  401f48:	str	x0, [sp, #40]
  401f4c:	ldr	x0, [sp, #40]
  401f50:	cmp	x0, #0x0
  401f54:	b.ne	401f68 <ferror@plt+0x568>  // b.any
  401f58:	adrp	x0, 408000 <ferror@plt+0x6600>
  401f5c:	add	x1, x0, #0x710
  401f60:	mov	w0, #0x8                   	// #8
  401f64:	bl	4019e0 <err@plt>
  401f68:	ldr	x0, [sp, #40]
  401f6c:	ldp	x29, x30, [sp], #48
  401f70:	ret
  401f74:	stp	x29, x30, [sp, #-48]!
  401f78:	mov	x29, sp
  401f7c:	str	x0, [sp, #24]
  401f80:	str	x1, [sp, #16]
  401f84:	ldr	x0, [sp, #24]
  401f88:	cmp	x0, #0x0
  401f8c:	b.ne	401fb0 <ferror@plt+0x5b0>  // b.any
  401f90:	adrp	x0, 409000 <ferror@plt+0x7600>
  401f94:	add	x3, x0, #0x80
  401f98:	mov	w2, #0x58                  	// #88
  401f9c:	adrp	x0, 408000 <ferror@plt+0x6600>
  401fa0:	add	x1, x0, #0x6f0
  401fa4:	adrp	x0, 408000 <ferror@plt+0x6600>
  401fa8:	add	x0, x0, #0x708
  401fac:	bl	401990 <__assert_fail@plt>
  401fb0:	ldr	x1, [sp, #16]
  401fb4:	ldr	x0, [sp, #24]
  401fb8:	bl	4018f0 <strndup@plt>
  401fbc:	str	x0, [sp, #40]
  401fc0:	ldr	x0, [sp, #40]
  401fc4:	cmp	x0, #0x0
  401fc8:	b.ne	401fdc <ferror@plt+0x5dc>  // b.any
  401fcc:	adrp	x0, 408000 <ferror@plt+0x6600>
  401fd0:	add	x1, x0, #0x710
  401fd4:	mov	w0, #0x8                   	// #8
  401fd8:	bl	4019e0 <err@plt>
  401fdc:	ldr	x0, [sp, #40]
  401fe0:	ldp	x29, x30, [sp], #48
  401fe4:	ret
  401fe8:	stp	x29, x30, [sp, #-32]!
  401fec:	mov	x29, sp
  401ff0:	str	x19, [sp, #16]
  401ff4:	adrp	x0, 408000 <ferror@plt+0x6600>
  401ff8:	add	x0, x0, #0x728
  401ffc:	bl	4019c0 <gettext@plt>
  402000:	mov	x2, x0
  402004:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402008:	add	x0, x0, #0x250
  40200c:	ldr	x0, [x0]
  402010:	mov	x1, x0
  402014:	mov	x0, x2
  402018:	bl	401650 <fputs@plt>
  40201c:	adrp	x0, 408000 <ferror@plt+0x6600>
  402020:	add	x0, x0, #0x738
  402024:	bl	4019c0 <gettext@plt>
  402028:	mov	x2, x0
  40202c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402030:	add	x0, x0, #0x258
  402034:	ldr	x0, [x0]
  402038:	mov	x1, x0
  40203c:	mov	x0, x2
  402040:	bl	401980 <printf@plt>
  402044:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402048:	add	x0, x0, #0x250
  40204c:	ldr	x0, [x0]
  402050:	mov	x1, x0
  402054:	mov	w0, #0xa                   	// #10
  402058:	bl	4016d0 <fputc@plt>
  40205c:	adrp	x0, 408000 <ferror@plt+0x6600>
  402060:	add	x0, x0, #0x798
  402064:	bl	4019c0 <gettext@plt>
  402068:	bl	401840 <puts@plt>
  40206c:	adrp	x0, 408000 <ferror@plt+0x6600>
  402070:	add	x0, x0, #0x7c0
  402074:	bl	4019c0 <gettext@plt>
  402078:	mov	x2, x0
  40207c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402080:	add	x0, x0, #0x250
  402084:	ldr	x0, [x0]
  402088:	mov	x1, x0
  40208c:	mov	x0, x2
  402090:	bl	401650 <fputs@plt>
  402094:	adrp	x0, 408000 <ferror@plt+0x6600>
  402098:	add	x0, x0, #0x7d0
  40209c:	bl	4019c0 <gettext@plt>
  4020a0:	bl	401840 <puts@plt>
  4020a4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020a8:	add	x0, x0, #0x7f0
  4020ac:	bl	4019c0 <gettext@plt>
  4020b0:	bl	401840 <puts@plt>
  4020b4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020b8:	add	x0, x0, #0x830
  4020bc:	bl	4019c0 <gettext@plt>
  4020c0:	bl	401840 <puts@plt>
  4020c4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020c8:	add	x0, x0, #0x870
  4020cc:	bl	4019c0 <gettext@plt>
  4020d0:	bl	401840 <puts@plt>
  4020d4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020d8:	add	x0, x0, #0x8a8
  4020dc:	bl	4019c0 <gettext@plt>
  4020e0:	mov	x5, x0
  4020e4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020e8:	add	x4, x0, #0x8e8
  4020ec:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020f0:	add	x3, x0, #0x8e8
  4020f4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4020f8:	add	x2, x0, #0x8f0
  4020fc:	adrp	x0, 408000 <ferror@plt+0x6600>
  402100:	add	x1, x0, #0x8f8
  402104:	mov	x0, x5
  402108:	bl	401980 <printf@plt>
  40210c:	adrp	x0, 408000 <ferror@plt+0x6600>
  402110:	add	x0, x0, #0x900
  402114:	bl	4019c0 <gettext@plt>
  402118:	bl	401840 <puts@plt>
  40211c:	adrp	x0, 408000 <ferror@plt+0x6600>
  402120:	add	x0, x0, #0x938
  402124:	bl	4019c0 <gettext@plt>
  402128:	bl	401840 <puts@plt>
  40212c:	adrp	x0, 408000 <ferror@plt+0x6600>
  402130:	add	x0, x0, #0x968
  402134:	bl	4019c0 <gettext@plt>
  402138:	mov	w1, #0x200                 	// #512
  40213c:	bl	401980 <printf@plt>
  402140:	adrp	x0, 408000 <ferror@plt+0x6600>
  402144:	add	x0, x0, #0x998
  402148:	bl	4019c0 <gettext@plt>
  40214c:	bl	401840 <puts@plt>
  402150:	adrp	x0, 408000 <ferror@plt+0x6600>
  402154:	add	x0, x0, #0x9d8
  402158:	bl	4019c0 <gettext@plt>
  40215c:	bl	401840 <puts@plt>
  402160:	adrp	x0, 408000 <ferror@plt+0x6600>
  402164:	add	x0, x0, #0xa00
  402168:	bl	4019c0 <gettext@plt>
  40216c:	bl	401840 <puts@plt>
  402170:	adrp	x0, 408000 <ferror@plt+0x6600>
  402174:	add	x0, x0, #0xa38
  402178:	bl	4019c0 <gettext@plt>
  40217c:	bl	401840 <puts@plt>
  402180:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402184:	add	x0, x0, #0x250
  402188:	ldr	x0, [x0]
  40218c:	mov	x1, x0
  402190:	mov	w0, #0xa                   	// #10
  402194:	bl	4016d0 <fputc@plt>
  402198:	adrp	x0, 408000 <ferror@plt+0x6600>
  40219c:	add	x0, x0, #0xa58
  4021a0:	bl	4019c0 <gettext@plt>
  4021a4:	mov	x19, x0
  4021a8:	adrp	x0, 408000 <ferror@plt+0x6600>
  4021ac:	add	x0, x0, #0xa70
  4021b0:	bl	4019c0 <gettext@plt>
  4021b4:	mov	x4, x0
  4021b8:	adrp	x0, 408000 <ferror@plt+0x6600>
  4021bc:	add	x3, x0, #0xa80
  4021c0:	mov	x2, x19
  4021c4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4021c8:	add	x1, x0, #0xa90
  4021cc:	adrp	x0, 408000 <ferror@plt+0x6600>
  4021d0:	add	x0, x0, #0xaa0
  4021d4:	bl	401980 <printf@plt>
  4021d8:	adrp	x0, 408000 <ferror@plt+0x6600>
  4021dc:	add	x0, x0, #0xab8
  4021e0:	bl	4019c0 <gettext@plt>
  4021e4:	mov	x2, x0
  4021e8:	adrp	x0, 408000 <ferror@plt+0x6600>
  4021ec:	add	x1, x0, #0xad8
  4021f0:	mov	x0, x2
  4021f4:	bl	401980 <printf@plt>
  4021f8:	mov	w0, #0x0                   	// #0
  4021fc:	bl	401660 <exit@plt>
  402200:	stp	x29, x30, [sp, #-48]!
  402204:	mov	x29, sp
  402208:	str	x0, [sp, #24]
  40220c:	str	w1, [sp, #20]
  402210:	str	w2, [sp, #16]
  402214:	str	xzr, [sp, #40]
  402218:	ldr	w0, [sp, #20]
  40221c:	cmp	w0, #0x0
  402220:	b.ne	40222c <ferror@plt+0x82c>  // b.any
  402224:	mov	x0, #0x0                   	// #0
  402228:	b	402334 <ferror@plt+0x934>
  40222c:	ldr	w0, [sp, #16]
  402230:	and	w0, w0, #0xf000
  402234:	cmp	w0, #0xa, lsl #12
  402238:	b.ne	402294 <ferror@plt+0x894>  // b.any
  40223c:	ldr	w0, [sp, #20]
  402240:	bl	401dfc <ferror@plt+0x3fc>
  402244:	str	x0, [sp, #40]
  402248:	ldr	w0, [sp, #20]
  40224c:	mov	x2, x0
  402250:	ldr	x1, [sp, #40]
  402254:	ldr	x0, [sp, #24]
  402258:	bl	4016b0 <readlink@plt>
  40225c:	cmp	x0, #0x0
  402260:	b.ge	40228c <ferror@plt+0x88c>  // b.tcont
  402264:	adrp	x0, 408000 <ferror@plt+0x6600>
  402268:	add	x0, x0, #0xae8
  40226c:	bl	4019c0 <gettext@plt>
  402270:	ldr	x1, [sp, #24]
  402274:	bl	401880 <warn@plt>
  402278:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40227c:	add	x0, x0, #0x2ac
  402280:	mov	w1, #0x1                   	// #1
  402284:	str	w1, [x0]
  402288:	b	402328 <ferror@plt+0x928>
  40228c:	ldr	x0, [sp, #40]
  402290:	b	402334 <ferror@plt+0x934>
  402294:	mov	w1, #0x0                   	// #0
  402298:	ldr	x0, [sp, #24]
  40229c:	bl	401740 <open@plt>
  4022a0:	str	w0, [sp, #36]
  4022a4:	ldr	w0, [sp, #36]
  4022a8:	cmp	w0, #0x0
  4022ac:	b.ge	4022d8 <ferror@plt+0x8d8>  // b.tcont
  4022b0:	adrp	x0, 408000 <ferror@plt+0x6600>
  4022b4:	add	x0, x0, #0xb00
  4022b8:	bl	4019c0 <gettext@plt>
  4022bc:	ldr	x1, [sp, #24]
  4022c0:	bl	401880 <warn@plt>
  4022c4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4022c8:	add	x0, x0, #0x2ac
  4022cc:	mov	w1, #0x1                   	// #1
  4022d0:	str	w1, [x0]
  4022d4:	b	402328 <ferror@plt+0x928>
  4022d8:	ldr	w0, [sp, #20]
  4022dc:	mov	x5, #0x0                   	// #0
  4022e0:	ldr	w4, [sp, #36]
  4022e4:	mov	w3, #0x2                   	// #2
  4022e8:	mov	w2, #0x1                   	// #1
  4022ec:	mov	x1, x0
  4022f0:	mov	x0, #0x0                   	// #0
  4022f4:	bl	4018a0 <mmap@plt>
  4022f8:	str	x0, [sp, #40]
  4022fc:	ldr	w0, [sp, #36]
  402300:	bl	4017f0 <close@plt>
  402304:	ldr	x0, [sp, #40]
  402308:	cmn	x0, #0x1
  40230c:	b.ne	402320 <ferror@plt+0x920>  // b.any
  402310:	adrp	x0, 408000 <ferror@plt+0x6600>
  402314:	add	x1, x0, #0xb10
  402318:	mov	w0, #0x8                   	// #8
  40231c:	bl	4019e0 <err@plt>
  402320:	ldr	x0, [sp, #40]
  402324:	b	402334 <ferror@plt+0x934>
  402328:	ldr	x0, [sp, #40]
  40232c:	bl	4018c0 <free@plt>
  402330:	mov	x0, #0x0                   	// #0
  402334:	ldp	x29, x30, [sp], #48
  402338:	ret
  40233c:	stp	x29, x30, [sp, #-32]!
  402340:	mov	x29, sp
  402344:	str	x0, [sp, #24]
  402348:	str	w1, [sp, #20]
  40234c:	str	w2, [sp, #16]
  402350:	ldr	w0, [sp, #16]
  402354:	and	w0, w0, #0xf000
  402358:	cmp	w0, #0xa, lsl #12
  40235c:	b.ne	40236c <ferror@plt+0x96c>  // b.any
  402360:	ldr	x0, [sp, #24]
  402364:	bl	4018c0 <free@plt>
  402368:	b	40237c <ferror@plt+0x97c>
  40236c:	ldr	w0, [sp, #20]
  402370:	mov	x1, x0
  402374:	ldr	x0, [sp, #24]
  402378:	bl	401920 <munmap@plt>
  40237c:	nop
  402380:	ldp	x29, x30, [sp], #32
  402384:	ret
  402388:	stp	x29, x30, [sp, #-128]!
  40238c:	mov	x29, sp
  402390:	str	x0, [sp, #24]
  402394:	ldr	x0, [sp, #24]
  402398:	ldr	x3, [x0, #48]
  40239c:	ldr	x0, [sp, #24]
  4023a0:	ldr	w1, [x0, #12]
  4023a4:	ldr	x0, [sp, #24]
  4023a8:	ldr	w0, [x0, #8]
  4023ac:	mov	w2, w0
  4023b0:	mov	x0, x3
  4023b4:	bl	402200 <ferror@plt+0x800>
  4023b8:	str	x0, [sp, #120]
  4023bc:	ldr	x0, [sp, #120]
  4023c0:	cmp	x0, #0x0
  4023c4:	b.ne	4023e4 <ferror@plt+0x9e4>  // b.any
  4023c8:	ldr	x0, [sp, #24]
  4023cc:	ldrb	w0, [x0, #40]
  4023d0:	orr	w0, w0, #0x2
  4023d4:	and	w1, w0, #0xff
  4023d8:	ldr	x0, [sp, #24]
  4023dc:	strb	w1, [x0, #40]
  4023e0:	b	402448 <ferror@plt+0xa48>
  4023e4:	add	x0, sp, #0x20
  4023e8:	bl	404998 <ferror@plt+0x2f98>
  4023ec:	ldr	x0, [sp, #24]
  4023f0:	ldr	w1, [x0, #12]
  4023f4:	add	x0, sp, #0x20
  4023f8:	mov	w2, w1
  4023fc:	ldr	x1, [sp, #120]
  402400:	bl	4049fc <ferror@plt+0x2ffc>
  402404:	ldr	x0, [sp, #24]
  402408:	add	x0, x0, #0x18
  40240c:	add	x1, sp, #0x20
  402410:	bl	404ba0 <ferror@plt+0x31a0>
  402414:	ldr	x0, [sp, #24]
  402418:	ldr	w1, [x0, #12]
  40241c:	ldr	x0, [sp, #24]
  402420:	ldr	w0, [x0, #8]
  402424:	mov	w2, w0
  402428:	ldr	x0, [sp, #120]
  40242c:	bl	40233c <ferror@plt+0x93c>
  402430:	ldr	x0, [sp, #24]
  402434:	ldrb	w0, [x0, #40]
  402438:	orr	w0, w0, #0x1
  40243c:	and	w1, w0, #0xff
  402440:	ldr	x0, [sp, #24]
  402444:	strb	w1, [x0, #40]
  402448:	nop
  40244c:	ldp	x29, x30, [sp], #128
  402450:	ret
  402454:	stp	x29, x30, [sp, #-64]!
  402458:	mov	x29, sp
  40245c:	str	x0, [sp, #24]
  402460:	str	x1, [sp, #16]
  402464:	ldr	x0, [sp, #24]
  402468:	ldr	x3, [x0, #48]
  40246c:	ldr	x0, [sp, #24]
  402470:	ldr	w1, [x0, #12]
  402474:	ldr	x0, [sp, #24]
  402478:	ldr	w0, [x0, #8]
  40247c:	mov	w2, w0
  402480:	mov	x0, x3
  402484:	bl	402200 <ferror@plt+0x800>
  402488:	str	x0, [sp, #56]
  40248c:	ldr	x0, [sp, #56]
  402490:	cmp	x0, #0x0
  402494:	b.ne	4024a0 <ferror@plt+0xaa0>  // b.any
  402498:	mov	w0, #0x0                   	// #0
  40249c:	b	402560 <ferror@plt+0xb60>
  4024a0:	ldr	x0, [sp, #16]
  4024a4:	ldr	x3, [x0, #48]
  4024a8:	ldr	x0, [sp, #16]
  4024ac:	ldr	w1, [x0, #12]
  4024b0:	ldr	x0, [sp, #16]
  4024b4:	ldr	w0, [x0, #8]
  4024b8:	mov	w2, w0
  4024bc:	mov	x0, x3
  4024c0:	bl	402200 <ferror@plt+0x800>
  4024c4:	str	x0, [sp, #48]
  4024c8:	ldr	x0, [sp, #48]
  4024cc:	cmp	x0, #0x0
  4024d0:	b.ne	4024f8 <ferror@plt+0xaf8>  // b.any
  4024d4:	ldr	x0, [sp, #24]
  4024d8:	ldr	w1, [x0, #12]
  4024dc:	ldr	x0, [sp, #24]
  4024e0:	ldr	w0, [x0, #8]
  4024e4:	mov	w2, w0
  4024e8:	ldr	x0, [sp, #56]
  4024ec:	bl	40233c <ferror@plt+0x93c>
  4024f0:	mov	w0, #0x0                   	// #0
  4024f4:	b	402560 <ferror@plt+0xb60>
  4024f8:	ldr	x0, [sp, #24]
  4024fc:	ldr	w0, [x0, #12]
  402500:	mov	w0, w0
  402504:	mov	x2, x0
  402508:	ldr	x1, [sp, #48]
  40250c:	ldr	x0, [sp, #56]
  402510:	bl	401850 <memcmp@plt>
  402514:	cmp	w0, #0x0
  402518:	cset	w0, eq  // eq = none
  40251c:	and	w0, w0, #0xff
  402520:	str	w0, [sp, #44]
  402524:	ldr	x0, [sp, #24]
  402528:	ldr	w1, [x0, #12]
  40252c:	ldr	x0, [sp, #24]
  402530:	ldr	w0, [x0, #8]
  402534:	mov	w2, w0
  402538:	ldr	x0, [sp, #56]
  40253c:	bl	40233c <ferror@plt+0x93c>
  402540:	ldr	x0, [sp, #16]
  402544:	ldr	w1, [x0, #12]
  402548:	ldr	x0, [sp, #16]
  40254c:	ldr	w0, [x0, #8]
  402550:	mov	w2, w0
  402554:	ldr	x0, [sp, #48]
  402558:	bl	40233c <ferror@plt+0x93c>
  40255c:	ldr	w0, [sp, #44]
  402560:	ldp	x29, x30, [sp], #64
  402564:	ret
  402568:	stp	x29, x30, [sp, #-48]!
  40256c:	mov	x29, sp
  402570:	str	x0, [sp, #40]
  402574:	str	x1, [sp, #32]
  402578:	str	x2, [sp, #24]
  40257c:	ldr	x1, [sp, #40]
  402580:	ldr	x0, [sp, #32]
  402584:	cmp	x1, x0
  402588:	b.ne	402594 <ferror@plt+0xb94>  // b.any
  40258c:	mov	w0, #0x1                   	// #1
  402590:	b	4026dc <ferror@plt+0xcdc>
  402594:	ldr	x0, [sp, #40]
  402598:	cmp	x0, #0x0
  40259c:	b.ne	4025a8 <ferror@plt+0xba8>  // b.any
  4025a0:	mov	w0, #0x0                   	// #0
  4025a4:	b	4026dc <ferror@plt+0xcdc>
  4025a8:	ldr	x0, [sp, #40]
  4025ac:	ldr	w1, [x0, #12]
  4025b0:	ldr	x0, [sp, #32]
  4025b4:	ldr	w0, [x0, #12]
  4025b8:	cmp	w1, w0
  4025bc:	b.ne	402698 <ferror@plt+0xc98>  // b.any
  4025c0:	ldr	x0, [sp, #40]
  4025c4:	ldr	x0, [x0, #48]
  4025c8:	cmp	x0, #0x0
  4025cc:	b.eq	402698 <ferror@plt+0xc98>  // b.none
  4025d0:	ldr	x0, [sp, #40]
  4025d4:	ldrb	w0, [x0, #40]
  4025d8:	cmp	w0, #0x0
  4025dc:	b.ne	4025e8 <ferror@plt+0xbe8>  // b.any
  4025e0:	ldr	x0, [sp, #40]
  4025e4:	bl	402388 <ferror@plt+0x988>
  4025e8:	ldr	x0, [sp, #32]
  4025ec:	ldrb	w0, [x0, #40]
  4025f0:	cmp	w0, #0x0
  4025f4:	b.ne	402600 <ferror@plt+0xc00>  // b.any
  4025f8:	ldr	x0, [sp, #32]
  4025fc:	bl	402388 <ferror@plt+0x988>
  402600:	ldr	x0, [sp, #40]
  402604:	ldrb	w0, [x0, #40]
  402608:	and	w0, w0, #0x1
  40260c:	cmp	w0, #0x0
  402610:	b.eq	402698 <ferror@plt+0xc98>  // b.none
  402614:	ldr	x0, [sp, #32]
  402618:	ldrb	w0, [x0, #40]
  40261c:	and	w0, w0, #0x1
  402620:	cmp	w0, #0x0
  402624:	b.eq	402698 <ferror@plt+0xc98>  // b.none
  402628:	ldr	x0, [sp, #40]
  40262c:	add	x3, x0, #0x18
  402630:	ldr	x0, [sp, #32]
  402634:	add	x0, x0, #0x18
  402638:	mov	x2, #0x10                  	// #16
  40263c:	mov	x1, x0
  402640:	mov	x0, x3
  402644:	bl	401850 <memcmp@plt>
  402648:	cmp	w0, #0x0
  40264c:	b.ne	402698 <ferror@plt+0xc98>  // b.any
  402650:	ldr	x1, [sp, #32]
  402654:	ldr	x0, [sp, #40]
  402658:	bl	402454 <ferror@plt+0xa54>
  40265c:	cmp	w0, #0x0
  402660:	b.eq	402698 <ferror@plt+0xc98>  // b.none
  402664:	ldr	x0, [sp, #32]
  402668:	ldr	x1, [sp, #40]
  40266c:	str	x1, [x0, #64]
  402670:	ldr	x0, [sp, #24]
  402674:	ldr	x1, [x0]
  402678:	ldr	x0, [sp, #32]
  40267c:	ldr	w0, [x0, #12]
  402680:	mov	w0, w0
  402684:	sub	x1, x1, x0
  402688:	ldr	x0, [sp, #24]
  40268c:	str	x1, [x0]
  402690:	mov	w0, #0x1                   	// #1
  402694:	b	4026dc <ferror@plt+0xcdc>
  402698:	ldr	x0, [sp, #40]
  40269c:	ldr	x0, [x0, #80]
  4026a0:	ldr	x2, [sp, #24]
  4026a4:	ldr	x1, [sp, #32]
  4026a8:	bl	402568 <ferror@plt+0xb68>
  4026ac:	cmp	w0, #0x0
  4026b0:	b.ne	4026d0 <ferror@plt+0xcd0>  // b.any
  4026b4:	ldr	x0, [sp, #40]
  4026b8:	ldr	x0, [x0, #88]
  4026bc:	ldr	x2, [sp, #24]
  4026c0:	ldr	x1, [sp, #32]
  4026c4:	bl	402568 <ferror@plt+0xb68>
  4026c8:	cmp	w0, #0x0
  4026cc:	b.eq	4026d8 <ferror@plt+0xcd8>  // b.none
  4026d0:	mov	w0, #0x1                   	// #1
  4026d4:	b	4026dc <ferror@plt+0xcdc>
  4026d8:	mov	w0, #0x0                   	// #0
  4026dc:	ldp	x29, x30, [sp], #48
  4026e0:	ret
  4026e4:	stp	x29, x30, [sp, #-48]!
  4026e8:	mov	x29, sp
  4026ec:	str	x0, [sp, #40]
  4026f0:	str	x1, [sp, #32]
  4026f4:	str	x2, [sp, #24]
  4026f8:	ldr	x0, [sp, #32]
  4026fc:	cmp	x0, #0x0
  402700:	b.eq	402764 <ferror@plt+0xd64>  // b.none
  402704:	ldr	x0, [sp, #32]
  402708:	ldr	w0, [x0, #12]
  40270c:	cmp	w0, #0x0
  402710:	b.eq	402734 <ferror@plt+0xd34>  // b.none
  402714:	ldr	x0, [sp, #32]
  402718:	ldr	x0, [x0, #48]
  40271c:	cmp	x0, #0x0
  402720:	b.eq	402734 <ferror@plt+0xd34>  // b.none
  402724:	ldr	x2, [sp, #24]
  402728:	ldr	x1, [sp, #32]
  40272c:	ldr	x0, [sp, #40]
  402730:	bl	402568 <ferror@plt+0xb68>
  402734:	ldr	x0, [sp, #32]
  402738:	ldr	x0, [x0, #80]
  40273c:	ldr	x2, [sp, #24]
  402740:	mov	x1, x0
  402744:	ldr	x0, [sp, #40]
  402748:	bl	4026e4 <ferror@plt+0xce4>
  40274c:	ldr	x0, [sp, #32]
  402750:	ldr	x0, [x0, #88]
  402754:	ldr	x2, [sp, #24]
  402758:	mov	x1, x0
  40275c:	ldr	x0, [sp, #40]
  402760:	bl	4026e4 <ferror@plt+0xce4>
  402764:	nop
  402768:	ldp	x29, x30, [sp], #48
  40276c:	ret
  402770:	stp	x29, x30, [sp, #-32]!
  402774:	mov	x29, sp
  402778:	str	x0, [sp, #24]
  40277c:	str	x1, [sp, #16]
  402780:	ldr	x0, [sp, #24]
  402784:	ldr	x0, [x0]
  402788:	add	x2, x0, #0x13
  40278c:	ldr	x0, [sp, #16]
  402790:	ldr	x0, [x0]
  402794:	add	x0, x0, #0x13
  402798:	mov	x1, x0
  40279c:	mov	x0, x2
  4027a0:	bl	401870 <strcmp@plt>
  4027a4:	ldp	x29, x30, [sp], #32
  4027a8:	ret
  4027ac:	stp	x29, x30, [sp, #-256]!
  4027b0:	mov	x29, sp
  4027b4:	str	x0, [sp, #40]
  4027b8:	str	x1, [sp, #32]
  4027bc:	str	x2, [sp, #24]
  4027c0:	str	x3, [sp, #16]
  4027c4:	str	wzr, [sp, #252]
  4027c8:	ldr	x0, [sp, #32]
  4027cc:	bl	401640 <strlen@plt>
  4027d0:	str	x0, [sp, #232]
  4027d4:	ldr	x0, [sp, #232]
  4027d8:	add	x0, x0, #0x101
  4027dc:	bl	401dfc <ferror@plt+0x3fc>
  4027e0:	str	x0, [sp, #224]
  4027e4:	ldr	x2, [sp, #232]
  4027e8:	ldr	x1, [sp, #32]
  4027ec:	ldr	x0, [sp, #224]
  4027f0:	bl	401600 <memcpy@plt>
  4027f4:	ldr	x1, [sp, #224]
  4027f8:	ldr	x0, [sp, #232]
  4027fc:	add	x0, x1, x0
  402800:	str	x0, [sp, #216]
  402804:	ldr	x0, [sp, #216]
  402808:	mov	w1, #0x2f                  	// #47
  40280c:	strb	w1, [x0]
  402810:	ldr	x0, [sp, #216]
  402814:	add	x0, x0, #0x1
  402818:	str	x0, [sp, #216]
  40281c:	add	x1, sp, #0xb0
  402820:	adrp	x0, 402000 <ferror@plt+0x600>
  402824:	add	x3, x0, #0x770
  402828:	mov	x2, #0x0                   	// #0
  40282c:	ldr	x0, [sp, #32]
  402830:	bl	4018d0 <scandir@plt>
  402834:	str	w0, [sp, #212]
  402838:	ldr	w0, [sp, #212]
  40283c:	cmp	w0, #0x0
  402840:	b.ge	402860 <ferror@plt+0xe60>  // b.tcont
  402844:	adrp	x0, 408000 <ferror@plt+0x6600>
  402848:	add	x0, x0, #0xb18
  40284c:	bl	4019c0 <gettext@plt>
  402850:	ldr	x2, [sp, #32]
  402854:	mov	x1, x0
  402858:	mov	w0, #0x8                   	// #8
  40285c:	bl	4019e0 <err@plt>
  402860:	str	wzr, [sp, #248]
  402864:	b	402c14 <ferror@plt+0x1214>
  402868:	ldr	x1, [sp, #176]
  40286c:	ldrsw	x0, [sp, #248]
  402870:	lsl	x0, x0, #3
  402874:	add	x0, x1, x0
  402878:	ldr	x0, [x0]
  40287c:	str	x0, [sp, #200]
  402880:	ldr	x0, [sp, #200]
  402884:	ldrsb	w0, [x0, #19]
  402888:	cmp	w0, #0x2e
  40288c:	b.ne	4028c0 <ferror@plt+0xec0>  // b.any
  402890:	ldr	x0, [sp, #200]
  402894:	ldrsb	w0, [x0, #20]
  402898:	cmp	w0, #0x0
  40289c:	b.eq	402bfc <ferror@plt+0x11fc>  // b.none
  4028a0:	ldr	x0, [sp, #200]
  4028a4:	ldrsb	w0, [x0, #20]
  4028a8:	cmp	w0, #0x2e
  4028ac:	b.ne	4028c0 <ferror@plt+0xec0>  // b.any
  4028b0:	ldr	x0, [sp, #200]
  4028b4:	ldrsb	w0, [x0, #21]
  4028b8:	cmp	w0, #0x0
  4028bc:	b.eq	402c04 <ferror@plt+0x1204>  // b.none
  4028c0:	ldr	x0, [sp, #200]
  4028c4:	add	x0, x0, #0x13
  4028c8:	bl	401640 <strlen@plt>
  4028cc:	str	x0, [sp, #240]
  4028d0:	ldr	x0, [sp, #240]
  4028d4:	cmp	x0, #0xff
  4028d8:	b.ls	4028f4 <ferror@plt+0xef4>  // b.plast
  4028dc:	mov	x0, #0xff                  	// #255
  4028e0:	str	x0, [sp, #240]
  4028e4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4028e8:	add	x0, x0, #0x2a8
  4028ec:	mov	w1, #0x1                   	// #1
  4028f0:	str	w1, [x0]
  4028f4:	ldr	x0, [sp, #200]
  4028f8:	add	x1, x0, #0x13
  4028fc:	ldr	x0, [sp, #240]
  402900:	add	x0, x0, #0x1
  402904:	mov	x2, x0
  402908:	ldr	x0, [sp, #216]
  40290c:	bl	401600 <memcpy@plt>
  402910:	add	x0, sp, #0x30
  402914:	mov	x1, x0
  402918:	ldr	x0, [sp, #224]
  40291c:	bl	408688 <ferror@plt+0x6c88>
  402920:	cmp	w0, #0x0
  402924:	b.ge	402950 <ferror@plt+0xf50>  // b.tcont
  402928:	adrp	x0, 408000 <ferror@plt+0x6600>
  40292c:	add	x0, x0, #0xb38
  402930:	bl	4019c0 <gettext@plt>
  402934:	ldr	x1, [sp, #216]
  402938:	bl	401880 <warn@plt>
  40293c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402940:	add	x0, x0, #0x2ac
  402944:	mov	w1, #0x1                   	// #1
  402948:	str	w1, [x0]
  40294c:	b	402c08 <ferror@plt+0x1208>
  402950:	mov	x1, #0x60                  	// #96
  402954:	mov	x0, #0x1                   	// #1
  402958:	bl	401ea4 <ferror@plt+0x4a4>
  40295c:	str	x0, [sp, #192]
  402960:	ldr	x0, [sp, #200]
  402964:	add	x0, x0, #0x13
  402968:	ldr	x1, [sp, #240]
  40296c:	bl	401f74 <ferror@plt+0x574>
  402970:	mov	x1, x0
  402974:	ldr	x0, [sp, #192]
  402978:	str	x1, [x0]
  40297c:	ldr	w1, [sp, #64]
  402980:	ldr	x0, [sp, #192]
  402984:	str	w1, [x0, #8]
  402988:	ldr	x0, [sp, #96]
  40298c:	mov	w1, w0
  402990:	ldr	x0, [sp, #192]
  402994:	str	w1, [x0, #12]
  402998:	ldr	w1, [sp, #72]
  40299c:	ldr	x0, [sp, #192]
  4029a0:	str	w1, [x0, #16]
  4029a4:	ldr	x0, [sp, #192]
  4029a8:	ldr	w1, [x0, #16]
  4029ac:	mov	w0, #0xffff                	// #65535
  4029b0:	cmp	w1, w0
  4029b4:	b.ls	4029c8 <ferror@plt+0xfc8>  // b.plast
  4029b8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4029bc:	add	x0, x0, #0x2b4
  4029c0:	mov	w1, #0x1                   	// #1
  4029c4:	str	w1, [x0]
  4029c8:	ldr	w1, [sp, #76]
  4029cc:	ldr	x0, [sp, #192]
  4029d0:	str	w1, [x0, #20]
  4029d4:	ldr	x0, [sp, #192]
  4029d8:	ldr	w0, [x0, #20]
  4029dc:	cmp	w0, #0xff
  4029e0:	b.ls	4029f4 <ferror@plt+0xff4>  // b.plast
  4029e4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4029e8:	add	x0, x0, #0x2a4
  4029ec:	mov	w1, #0x1                   	// #1
  4029f0:	str	w1, [x0]
  4029f4:	ldr	x0, [sp, #240]
  4029f8:	add	w0, w0, #0x3
  4029fc:	and	w0, w0, #0xfffffffc
  402a00:	add	w0, w0, #0xc
  402a04:	str	w0, [sp, #188]
  402a08:	ldr	x0, [sp, #16]
  402a0c:	ldr	x1, [x0]
  402a10:	ldrsw	x0, [sp, #188]
  402a14:	add	x1, x1, x0
  402a18:	ldr	x0, [sp, #16]
  402a1c:	str	x1, [x0]
  402a20:	ldr	w0, [sp, #64]
  402a24:	and	w0, w0, #0xf000
  402a28:	cmp	w0, #0x4, lsl #12
  402a2c:	b.ne	402a5c <ferror@plt+0x105c>  // b.any
  402a30:	ldr	x0, [sp, #192]
  402a34:	add	x0, x0, #0x50
  402a38:	ldr	x3, [sp, #16]
  402a3c:	mov	x2, x0
  402a40:	ldr	x1, [sp, #224]
  402a44:	ldr	x0, [sp, #40]
  402a48:	bl	4027ac <ferror@plt+0xdac>
  402a4c:	mov	w1, w0
  402a50:	ldr	x0, [sp, #192]
  402a54:	str	w1, [x0, #12]
  402a58:	b	402b3c <ferror@plt+0x113c>
  402a5c:	ldr	w0, [sp, #64]
  402a60:	and	w0, w0, #0xf000
  402a64:	cmp	w0, #0x8, lsl #12
  402a68:	b.ne	402ab4 <ferror@plt+0x10b4>  // b.any
  402a6c:	ldr	x0, [sp, #224]
  402a70:	bl	401f08 <ferror@plt+0x508>
  402a74:	mov	x1, x0
  402a78:	ldr	x0, [sp, #192]
  402a7c:	str	x1, [x0, #48]
  402a80:	ldr	x0, [sp, #192]
  402a84:	ldr	w1, [x0, #12]
  402a88:	mov	w0, #0xffffff              	// #16777215
  402a8c:	cmp	w1, w0
  402a90:	b.ls	402b3c <ferror@plt+0x113c>  // b.plast
  402a94:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402a98:	add	x0, x0, #0x2b0
  402a9c:	mov	w1, #0x1                   	// #1
  402aa0:	str	w1, [x0]
  402aa4:	ldr	x0, [sp, #192]
  402aa8:	mov	w1, #0xffffff              	// #16777215
  402aac:	str	w1, [x0, #12]
  402ab0:	b	402b3c <ferror@plt+0x113c>
  402ab4:	ldr	w0, [sp, #64]
  402ab8:	and	w0, w0, #0xf000
  402abc:	cmp	w0, #0xa, lsl #12
  402ac0:	b.ne	402adc <ferror@plt+0x10dc>  // b.any
  402ac4:	ldr	x0, [sp, #224]
  402ac8:	bl	401f08 <ferror@plt+0x508>
  402acc:	mov	x1, x0
  402ad0:	ldr	x0, [sp, #192]
  402ad4:	str	x1, [x0, #48]
  402ad8:	b	402b3c <ferror@plt+0x113c>
  402adc:	ldr	w0, [sp, #64]
  402ae0:	and	w0, w0, #0xf000
  402ae4:	cmp	w0, #0x1, lsl #12
  402ae8:	b.eq	402afc <ferror@plt+0x10fc>  // b.none
  402aec:	ldr	w0, [sp, #64]
  402af0:	and	w0, w0, #0xf000
  402af4:	cmp	w0, #0xc, lsl #12
  402af8:	b.ne	402b08 <ferror@plt+0x1108>  // b.any
  402afc:	ldr	x0, [sp, #192]
  402b00:	str	wzr, [x0, #12]
  402b04:	b	402b3c <ferror@plt+0x113c>
  402b08:	ldr	x0, [sp, #80]
  402b0c:	mov	w1, w0
  402b10:	ldr	x0, [sp, #192]
  402b14:	str	w1, [x0, #12]
  402b18:	ldr	x0, [sp, #192]
  402b1c:	ldr	w0, [x0, #12]
  402b20:	and	w0, w0, #0xff000000
  402b24:	cmp	w0, #0x0
  402b28:	b.eq	402b3c <ferror@plt+0x113c>  // b.none
  402b2c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402b30:	add	x0, x0, #0x2a0
  402b34:	mov	w1, #0x1                   	// #1
  402b38:	str	w1, [x0]
  402b3c:	ldr	w0, [sp, #64]
  402b40:	and	w0, w0, #0xf000
  402b44:	cmp	w0, #0x8, lsl #12
  402b48:	b.eq	402b5c <ferror@plt+0x115c>  // b.none
  402b4c:	ldr	w0, [sp, #64]
  402b50:	and	w0, w0, #0xf000
  402b54:	cmp	w0, #0xa, lsl #12
  402b58:	b.ne	402bd0 <ferror@plt+0x11d0>  // b.any
  402b5c:	ldr	x0, [sp, #192]
  402b60:	ldr	w0, [x0, #12]
  402b64:	sub	w1, w0, #0x1
  402b68:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402b6c:	add	x0, x0, #0x26c
  402b70:	ldr	w0, [x0]
  402b74:	udiv	w0, w1, w0
  402b78:	add	w0, w0, #0x1
  402b7c:	str	w0, [sp, #184]
  402b80:	ldr	x0, [sp, #192]
  402b84:	ldr	w0, [x0, #12]
  402b88:	cmp	w0, #0x0
  402b8c:	b.eq	402bd0 <ferror@plt+0x11d0>  // b.none
  402b90:	ldr	x0, [sp, #16]
  402b94:	ldr	x2, [x0]
  402b98:	ldr	w1, [sp, #184]
  402b9c:	mov	w0, w1
  402ba0:	lsl	w0, w0, #4
  402ba4:	sub	w0, w0, w1
  402ba8:	lsl	w0, w0, #1
  402bac:	mov	w1, w0
  402bb0:	ldr	x0, [sp, #192]
  402bb4:	ldr	w0, [x0, #12]
  402bb8:	add	w0, w1, w0
  402bbc:	add	w0, w0, #0x3
  402bc0:	mov	w0, w0
  402bc4:	add	x1, x2, x0
  402bc8:	ldr	x0, [sp, #16]
  402bcc:	str	x1, [x0]
  402bd0:	ldr	x0, [sp, #24]
  402bd4:	ldr	x1, [sp, #192]
  402bd8:	str	x1, [x0]
  402bdc:	ldr	x0, [sp, #192]
  402be0:	add	x0, x0, #0x58
  402be4:	str	x0, [sp, #24]
  402be8:	ldr	w1, [sp, #252]
  402bec:	ldr	w0, [sp, #188]
  402bf0:	add	w0, w1, w0
  402bf4:	str	w0, [sp, #252]
  402bf8:	b	402c08 <ferror@plt+0x1208>
  402bfc:	nop
  402c00:	b	402c08 <ferror@plt+0x1208>
  402c04:	nop
  402c08:	ldr	w0, [sp, #248]
  402c0c:	add	w0, w0, #0x1
  402c10:	str	w0, [sp, #248]
  402c14:	ldr	w1, [sp, #248]
  402c18:	ldr	w0, [sp, #212]
  402c1c:	cmp	w1, w0
  402c20:	b.lt	402868 <ferror@plt+0xe68>  // b.tstop
  402c24:	ldr	x0, [sp, #224]
  402c28:	bl	4018c0 <free@plt>
  402c2c:	ldr	x0, [sp, #176]
  402c30:	bl	4018c0 <free@plt>
  402c34:	ldr	w0, [sp, #252]
  402c38:	ldp	x29, x30, [sp], #256
  402c3c:	ret
  402c40:	stp	x29, x30, [sp, #-64]!
  402c44:	mov	x29, sp
  402c48:	str	x0, [sp, #40]
  402c4c:	str	x1, [sp, #32]
  402c50:	str	w2, [sp, #28]
  402c54:	ldr	x0, [sp, #32]
  402c58:	str	x0, [sp, #48]
  402c5c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402c60:	add	x0, x0, #0x278
  402c64:	ldr	w0, [x0]
  402c68:	add	w0, w0, #0x4c
  402c6c:	str	w0, [sp, #60]
  402c70:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402c74:	add	x0, x0, #0x28c
  402c78:	ldr	w0, [x0]
  402c7c:	cmp	w0, #0x0
  402c80:	b.eq	402ca0 <ferror@plt+0x12a0>  // b.none
  402c84:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402c88:	add	x0, x0, #0x28c
  402c8c:	ldr	w0, [x0]
  402c90:	mov	w1, w0
  402c94:	ldr	w0, [sp, #60]
  402c98:	add	w0, w0, w1
  402c9c:	str	w0, [sp, #60]
  402ca0:	ldr	x0, [sp, #48]
  402ca4:	mov	w1, #0x3d45                	// #15685
  402ca8:	movk	w1, #0x28cd, lsl #16
  402cac:	str	w1, [x0]
  402cb0:	ldr	x0, [sp, #48]
  402cb4:	mov	w1, #0x3                   	// #3
  402cb8:	str	w1, [x0, #8]
  402cbc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402cc0:	add	x0, x0, #0x288
  402cc4:	ldr	w0, [x0]
  402cc8:	cmp	w0, #0x0
  402ccc:	b.eq	402ce4 <ferror@plt+0x12e4>  // b.none
  402cd0:	ldr	x0, [sp, #48]
  402cd4:	ldr	w0, [x0, #8]
  402cd8:	orr	w1, w0, #0x100
  402cdc:	ldr	x0, [sp, #48]
  402ce0:	str	w1, [x0, #8]
  402ce4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402ce8:	add	x0, x0, #0x278
  402cec:	ldr	w0, [x0]
  402cf0:	cmp	w0, #0x0
  402cf4:	b.le	402d0c <ferror@plt+0x130c>
  402cf8:	ldr	x0, [sp, #48]
  402cfc:	ldr	w0, [x0, #8]
  402d00:	orr	w1, w0, #0x400
  402d04:	ldr	x0, [sp, #48]
  402d08:	str	w1, [x0, #8]
  402d0c:	ldr	w1, [sp, #28]
  402d10:	ldr	x0, [sp, #48]
  402d14:	str	w1, [x0, #4]
  402d18:	ldr	x0, [sp, #48]
  402d1c:	add	x3, x0, #0x10
  402d20:	mov	x2, #0x10                  	// #16
  402d24:	adrp	x0, 408000 <ferror@plt+0x6600>
  402d28:	add	x1, x0, #0xb50
  402d2c:	mov	x0, x3
  402d30:	bl	401600 <memcpy@plt>
  402d34:	mov	w2, #0x0                   	// #0
  402d38:	mov	x1, #0x0                   	// #0
  402d3c:	mov	x0, #0x0                   	// #0
  402d40:	bl	4016e0 <crc32@plt>
  402d44:	mov	w1, w0
  402d48:	ldr	x0, [sp, #48]
  402d4c:	str	w1, [x0, #32]
  402d50:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402d54:	add	x0, x0, #0x280
  402d58:	ldr	w1, [x0]
  402d5c:	ldr	x0, [sp, #48]
  402d60:	str	w1, [x0, #36]
  402d64:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402d68:	add	x0, x0, #0x270
  402d6c:	ldr	x0, [x0]
  402d70:	mov	w1, w0
  402d74:	ldr	x0, [sp, #48]
  402d78:	str	w1, [x0, #40]
  402d7c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402d80:	add	x0, x0, #0x218
  402d84:	ldr	x0, [x0]
  402d88:	mov	w1, w0
  402d8c:	ldr	x0, [sp, #48]
  402d90:	str	w1, [x0, #44]
  402d94:	ldr	x0, [sp, #48]
  402d98:	add	x0, x0, #0x30
  402d9c:	mov	x2, #0x10                  	// #16
  402da0:	mov	w1, #0x0                   	// #0
  402da4:	bl	401790 <memset@plt>
  402da8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402dac:	add	x0, x0, #0x298
  402db0:	ldr	x0, [x0]
  402db4:	cmp	x0, #0x0
  402db8:	b.eq	402de4 <ferror@plt+0x13e4>  // b.none
  402dbc:	ldr	x0, [sp, #48]
  402dc0:	add	x3, x0, #0x30
  402dc4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402dc8:	add	x0, x0, #0x298
  402dcc:	ldr	x0, [x0]
  402dd0:	mov	x2, #0x10                  	// #16
  402dd4:	mov	x1, x0
  402dd8:	mov	x0, x3
  402ddc:	bl	401bd8 <ferror@plt+0x1d8>
  402de0:	b	402e00 <ferror@plt+0x1400>
  402de4:	ldr	x0, [sp, #48]
  402de8:	add	x3, x0, #0x30
  402dec:	mov	x2, #0x10                  	// #16
  402df0:	adrp	x0, 408000 <ferror@plt+0x6600>
  402df4:	add	x1, x0, #0xb68
  402df8:	mov	x0, x3
  402dfc:	bl	401bd8 <ferror@plt+0x1d8>
  402e00:	ldr	x0, [sp, #40]
  402e04:	ldr	w0, [x0, #8]
  402e08:	and	w1, w0, #0xffff
  402e0c:	ldr	x0, [sp, #48]
  402e10:	strh	w1, [x0, #64]
  402e14:	ldr	x0, [sp, #40]
  402e18:	ldr	w0, [x0, #16]
  402e1c:	and	w1, w0, #0xffff
  402e20:	ldr	x0, [sp, #48]
  402e24:	strh	w1, [x0, #66]
  402e28:	ldr	x0, [sp, #40]
  402e2c:	ldr	w0, [x0, #20]
  402e30:	and	w1, w0, #0xff
  402e34:	ldr	x0, [sp, #48]
  402e38:	strb	w1, [x0, #71]
  402e3c:	ldr	x0, [sp, #40]
  402e40:	ldr	w0, [x0, #12]
  402e44:	and	w2, w0, #0xffffff
  402e48:	ldr	x1, [sp, #48]
  402e4c:	ldr	w0, [x1, #68]
  402e50:	bfxil	w0, w2, #0, #24
  402e54:	str	w0, [x1, #68]
  402e58:	ldr	w0, [sp, #60]
  402e5c:	lsr	w0, w0, #2
  402e60:	and	w2, w0, #0x3ffffff
  402e64:	ldr	x1, [sp, #48]
  402e68:	ldr	w0, [x1, #72]
  402e6c:	bfi	w0, w2, #6, #26
  402e70:	str	w0, [x1, #72]
  402e74:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402e78:	add	x0, x0, #0x27c
  402e7c:	ldr	w0, [x0]
  402e80:	ldr	x1, [sp, #48]
  402e84:	bl	404594 <ferror@plt+0x2b94>
  402e88:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402e8c:	add	x0, x0, #0x27c
  402e90:	ldr	w3, [x0]
  402e94:	ldr	x0, [sp, #48]
  402e98:	add	x1, x0, #0x40
  402e9c:	ldr	x0, [sp, #48]
  402ea0:	add	x0, x0, #0x40
  402ea4:	mov	x2, x0
  402ea8:	mov	w0, w3
  402eac:	bl	404964 <ferror@plt+0x2f64>
  402eb0:	ldr	w0, [sp, #60]
  402eb4:	ldp	x29, x30, [sp], #64
  402eb8:	ret
  402ebc:	stp	x29, x30, [sp, #-64]!
  402ec0:	mov	x29, sp
  402ec4:	str	x0, [sp, #40]
  402ec8:	str	x1, [sp, #32]
  402ecc:	str	x2, [sp, #24]
  402ed0:	ldr	x0, [sp, #40]
  402ed4:	ldr	w0, [x0, #76]
  402ed8:	mov	w0, w0
  402edc:	ldr	x1, [sp, #32]
  402ee0:	add	x0, x1, x0
  402ee4:	str	x0, [sp, #56]
  402ee8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402eec:	add	x0, x0, #0x27c
  402ef0:	ldr	w0, [x0]
  402ef4:	ldr	x2, [sp, #56]
  402ef8:	ldr	x1, [sp, #56]
  402efc:	bl	404930 <ferror@plt+0x2f30>
  402f00:	ldr	x1, [sp, #24]
  402f04:	mov	x0, #0xfffffff             	// #268435455
  402f08:	cmp	x1, x0
  402f0c:	b.ls	402f28 <ferror@plt+0x1528>  // b.plast
  402f10:	adrp	x0, 408000 <ferror@plt+0x6600>
  402f14:	add	x0, x0, #0xb78
  402f18:	bl	4019c0 <gettext@plt>
  402f1c:	mov	x1, x0
  402f20:	mov	w0, #0x8                   	// #8
  402f24:	bl	401960 <errx@plt>
  402f28:	ldr	x0, [sp, #24]
  402f2c:	lsr	x0, x0, #2
  402f30:	mov	w1, w0
  402f34:	and	w1, w1, #0x3ffffff
  402f38:	ldr	x2, [sp, #56]
  402f3c:	ldr	w0, [x2, #8]
  402f40:	bfi	w0, w1, #6, #26
  402f44:	str	w0, [x2, #8]
  402f48:	adrp	x0, 41b000 <ferror@plt+0x19600>
  402f4c:	add	x0, x0, #0x27c
  402f50:	ldr	w0, [x0]
  402f54:	ldr	x2, [sp, #56]
  402f58:	ldr	x1, [sp, #56]
  402f5c:	bl	404964 <ferror@plt+0x2f64>
  402f60:	nop
  402f64:	ldp	x29, x30, [sp], #64
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-112]!
  402f70:	mov	x29, sp
  402f74:	str	x0, [sp, #40]
  402f78:	str	x1, [sp, #32]
  402f7c:	str	w2, [sp, #28]
  402f80:	str	wzr, [sp, #108]
  402f84:	mov	w0, #0x40                  	// #64
  402f88:	str	w0, [sp, #104]
  402f8c:	ldrsw	x0, [sp, #104]
  402f90:	lsl	x0, x0, #3
  402f94:	bl	401dfc <ferror@plt+0x3fc>
  402f98:	str	x0, [sp, #96]
  402f9c:	ldr	w0, [sp, #108]
  402fa0:	str	w0, [sp, #68]
  402fa4:	b	4031ac <ferror@plt+0x17ac>
  402fa8:	ldr	w0, [sp, #28]
  402fac:	ldr	x1, [sp, #32]
  402fb0:	add	x0, x1, x0
  402fb4:	str	x0, [sp, #48]
  402fb8:	ldr	x0, [sp, #40]
  402fbc:	ldr	x0, [x0]
  402fc0:	bl	401640 <strlen@plt>
  402fc4:	str	x0, [sp, #88]
  402fc8:	ldr	x0, [sp, #40]
  402fcc:	ldr	w1, [sp, #28]
  402fd0:	str	w1, [x0, #76]
  402fd4:	ldr	x0, [sp, #40]
  402fd8:	ldr	w0, [x0, #8]
  402fdc:	and	w1, w0, #0xffff
  402fe0:	ldr	x0, [sp, #48]
  402fe4:	strh	w1, [x0]
  402fe8:	ldr	x0, [sp, #40]
  402fec:	ldr	w0, [x0, #16]
  402ff0:	and	w1, w0, #0xffff
  402ff4:	ldr	x0, [sp, #48]
  402ff8:	strh	w1, [x0, #2]
  402ffc:	ldr	x0, [sp, #40]
  403000:	ldr	w0, [x0, #20]
  403004:	and	w1, w0, #0xff
  403008:	ldr	x0, [sp, #48]
  40300c:	strb	w1, [x0, #7]
  403010:	ldr	x0, [sp, #40]
  403014:	ldr	w0, [x0, #12]
  403018:	and	w2, w0, #0xffffff
  40301c:	ldr	x1, [sp, #48]
  403020:	ldr	w0, [x1, #4]
  403024:	bfxil	w0, w2, #0, #24
  403028:	str	w0, [x1, #4]
  40302c:	ldr	x0, [sp, #48]
  403030:	ldr	w1, [x0, #8]
  403034:	and	w1, w1, #0x3f
  403038:	str	w1, [x0, #8]
  40303c:	ldr	w0, [sp, #28]
  403040:	add	w0, w0, #0xc
  403044:	str	w0, [sp, #28]
  403048:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40304c:	add	x0, x0, #0x218
  403050:	ldr	x0, [x0]
  403054:	add	x1, x0, #0x1
  403058:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40305c:	add	x0, x0, #0x218
  403060:	str	x1, [x0]
  403064:	ldr	w0, [sp, #28]
  403068:	ldr	x1, [sp, #32]
  40306c:	add	x3, x1, x0
  403070:	ldr	x0, [sp, #40]
  403074:	ldr	x0, [x0]
  403078:	ldr	x2, [sp, #88]
  40307c:	mov	x1, x0
  403080:	mov	x0, x3
  403084:	bl	401600 <memcpy@plt>
  403088:	b	4030b0 <ferror@plt+0x16b0>
  40308c:	ldr	w1, [sp, #28]
  403090:	ldr	x0, [sp, #88]
  403094:	add	x0, x1, x0
  403098:	ldr	x1, [sp, #32]
  40309c:	add	x0, x1, x0
  4030a0:	strb	wzr, [x0]
  4030a4:	ldr	x0, [sp, #88]
  4030a8:	add	x0, x0, #0x1
  4030ac:	str	x0, [sp, #88]
  4030b0:	ldr	x0, [sp, #88]
  4030b4:	and	x0, x0, #0x3
  4030b8:	cmp	x0, #0x0
  4030bc:	b.ne	40308c <ferror@plt+0x168c>  // b.any
  4030c0:	ldr	x0, [sp, #88]
  4030c4:	lsr	x0, x0, #2
  4030c8:	and	w0, w0, #0x3f
  4030cc:	and	w2, w0, #0xff
  4030d0:	ldr	x1, [sp, #48]
  4030d4:	ldrb	w0, [x1, #8]
  4030d8:	bfxil	w0, w2, #0, #6
  4030dc:	strb	w0, [x1, #8]
  4030e0:	ldr	x0, [sp, #88]
  4030e4:	mov	w1, w0
  4030e8:	ldr	w0, [sp, #28]
  4030ec:	add	w0, w0, w1
  4030f0:	str	w0, [sp, #28]
  4030f4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4030f8:	add	x0, x0, #0x268
  4030fc:	ldr	w0, [x0]
  403100:	cmp	w0, #0x0
  403104:	b.eq	403120 <ferror@plt+0x1720>  // b.none
  403108:	ldr	x0, [sp, #40]
  40310c:	ldr	x0, [x0]
  403110:	mov	x1, x0
  403114:	adrp	x0, 408000 <ferror@plt+0x6600>
  403118:	add	x0, x0, #0xb98
  40311c:	bl	401980 <printf@plt>
  403120:	ldr	x0, [sp, #40]
  403124:	ldr	x0, [x0, #80]
  403128:	cmp	x0, #0x0
  40312c:	b.eq	403188 <ferror@plt+0x1788>  // b.none
  403130:	ldr	w1, [sp, #108]
  403134:	ldr	w0, [sp, #104]
  403138:	cmp	w1, w0
  40313c:	b.lt	403164 <ferror@plt+0x1764>  // b.tstop
  403140:	ldr	w0, [sp, #104]
  403144:	lsl	w0, w0, #1
  403148:	str	w0, [sp, #104]
  40314c:	ldrsw	x0, [sp, #104]
  403150:	lsl	x0, x0, #3
  403154:	mov	x1, x0
  403158:	ldr	x0, [sp, #96]
  40315c:	bl	401e4c <ferror@plt+0x44c>
  403160:	str	x0, [sp, #96]
  403164:	ldrsw	x0, [sp, #108]
  403168:	lsl	x0, x0, #3
  40316c:	ldr	x1, [sp, #96]
  403170:	add	x0, x1, x0
  403174:	ldr	x1, [sp, #40]
  403178:	str	x1, [x0]
  40317c:	ldr	w0, [sp, #108]
  403180:	add	w0, w0, #0x1
  403184:	str	w0, [sp, #108]
  403188:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40318c:	add	x0, x0, #0x27c
  403190:	ldr	w0, [x0]
  403194:	ldr	x2, [sp, #48]
  403198:	ldr	x1, [sp, #48]
  40319c:	bl	404964 <ferror@plt+0x2f64>
  4031a0:	ldr	x0, [sp, #40]
  4031a4:	ldr	x0, [x0, #88]
  4031a8:	str	x0, [sp, #40]
  4031ac:	ldr	x0, [sp, #40]
  4031b0:	cmp	x0, #0x0
  4031b4:	b.ne	402fa8 <ferror@plt+0x15a8>  // b.any
  4031b8:	ldrsw	x0, [sp, #68]
  4031bc:	lsl	x0, x0, #3
  4031c0:	ldr	x1, [sp, #96]
  4031c4:	add	x0, x1, x0
  4031c8:	str	x0, [sp, #80]
  4031cc:	ldrsw	x0, [sp, #108]
  4031d0:	lsl	x0, x0, #3
  4031d4:	ldr	x1, [sp, #96]
  4031d8:	add	x0, x1, x0
  4031dc:	str	x0, [sp, #72]
  4031e0:	b	403214 <ferror@plt+0x1814>
  4031e4:	ldr	x0, [sp, #80]
  4031e8:	ldr	x0, [x0]
  4031ec:	str	x0, [sp, #56]
  4031f0:	ldr	x0, [sp, #80]
  4031f4:	add	x1, x0, #0x8
  4031f8:	str	x1, [sp, #80]
  4031fc:	ldr	x1, [sp, #72]
  403200:	ldr	x1, [x1]
  403204:	str	x1, [x0]
  403208:	ldr	x0, [sp, #72]
  40320c:	ldr	x1, [sp, #56]
  403210:	str	x1, [x0]
  403214:	ldr	x0, [sp, #72]
  403218:	sub	x0, x0, #0x8
  40321c:	str	x0, [sp, #72]
  403220:	ldr	x1, [sp, #72]
  403224:	ldr	x0, [sp, #80]
  403228:	cmp	x1, x0
  40322c:	b.hi	4031e4 <ferror@plt+0x17e4>  // b.pmore
  403230:	ldr	w0, [sp, #108]
  403234:	cmp	w0, #0x0
  403238:	b.eq	4032b0 <ferror@plt+0x18b0>  // b.none
  40323c:	ldr	w0, [sp, #108]
  403240:	sub	w0, w0, #0x1
  403244:	str	w0, [sp, #108]
  403248:	ldrsw	x0, [sp, #108]
  40324c:	lsl	x0, x0, #3
  403250:	ldr	x1, [sp, #96]
  403254:	add	x0, x1, x0
  403258:	ldr	x0, [x0]
  40325c:	str	x0, [sp, #40]
  403260:	ldr	w0, [sp, #28]
  403264:	mov	x2, x0
  403268:	ldr	x1, [sp, #32]
  40326c:	ldr	x0, [sp, #40]
  403270:	bl	402ebc <ferror@plt+0x14bc>
  403274:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403278:	add	x0, x0, #0x268
  40327c:	ldr	w0, [x0]
  403280:	cmp	w0, #0x0
  403284:	b.eq	4032a0 <ferror@plt+0x18a0>  // b.none
  403288:	ldr	x0, [sp, #40]
  40328c:	ldr	x0, [x0]
  403290:	mov	x1, x0
  403294:	adrp	x0, 408000 <ferror@plt+0x6600>
  403298:	add	x0, x0, #0xba0
  40329c:	bl	401980 <printf@plt>
  4032a0:	ldr	x0, [sp, #40]
  4032a4:	ldr	x0, [x0, #80]
  4032a8:	str	x0, [sp, #40]
  4032ac:	b	402f9c <ferror@plt+0x159c>
  4032b0:	nop
  4032b4:	ldr	x0, [sp, #96]
  4032b8:	bl	4018c0 <free@plt>
  4032bc:	ldr	w0, [sp, #28]
  4032c0:	ldp	x29, x30, [sp], #112
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-32]!
  4032cc:	mov	x29, sp
  4032d0:	str	x0, [sp, #24]
  4032d4:	str	w1, [sp, #20]
  4032d8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4032dc:	add	x0, x0, #0x288
  4032e0:	ldr	w0, [x0]
  4032e4:	cmp	w0, #0x0
  4032e8:	b.eq	4033bc <ferror@plt+0x19bc>  // b.none
  4032ec:	ldr	w0, [sp, #20]
  4032f0:	sub	w1, w0, #0x1
  4032f4:	str	w1, [sp, #20]
  4032f8:	cmp	w0, #0x0
  4032fc:	b.eq	4033ac <ferror@plt+0x19ac>  // b.none
  403300:	ldr	x0, [sp, #24]
  403304:	ldrb	w0, [x0]
  403308:	cmp	w0, #0x0
  40330c:	b.ne	4033b4 <ferror@plt+0x19b4>  // b.any
  403310:	ldr	w0, [sp, #20]
  403314:	sub	w1, w0, #0x1
  403318:	str	w1, [sp, #20]
  40331c:	cmp	w0, #0x0
  403320:	b.eq	4033ac <ferror@plt+0x19ac>  // b.none
  403324:	ldr	x0, [sp, #24]
  403328:	add	x0, x0, #0x1
  40332c:	ldrb	w0, [x0]
  403330:	cmp	w0, #0x0
  403334:	b.ne	4033b4 <ferror@plt+0x19b4>  // b.any
  403338:	ldr	w0, [sp, #20]
  40333c:	sub	w1, w0, #0x1
  403340:	str	w1, [sp, #20]
  403344:	cmp	w0, #0x0
  403348:	b.eq	4033ac <ferror@plt+0x19ac>  // b.none
  40334c:	ldr	x0, [sp, #24]
  403350:	add	x0, x0, #0x2
  403354:	ldrb	w0, [x0]
  403358:	cmp	w0, #0x0
  40335c:	b.ne	4033b4 <ferror@plt+0x19b4>  // b.any
  403360:	ldr	w0, [sp, #20]
  403364:	sub	w1, w0, #0x1
  403368:	str	w1, [sp, #20]
  40336c:	cmp	w0, #0x0
  403370:	b.eq	4033ac <ferror@plt+0x19ac>  // b.none
  403374:	ldr	x0, [sp, #24]
  403378:	add	x0, x0, #0x3
  40337c:	ldrb	w0, [x0]
  403380:	cmp	w0, #0x0
  403384:	b.ne	4033b4 <ferror@plt+0x19b4>  // b.any
  403388:	ldr	x0, [sp, #24]
  40338c:	add	x0, x0, #0x4
  403390:	ldr	w1, [sp, #20]
  403394:	mov	x2, x1
  403398:	mov	x1, x0
  40339c:	ldr	x0, [sp, #24]
  4033a0:	bl	401850 <memcmp@plt>
  4033a4:	cmp	w0, #0x0
  4033a8:	b.ne	4033b4 <ferror@plt+0x19b4>  // b.any
  4033ac:	mov	w0, #0x1                   	// #1
  4033b0:	b	4033c0 <ferror@plt+0x19c0>
  4033b4:	mov	w0, #0x0                   	// #0
  4033b8:	b	4033c0 <ferror@plt+0x19c0>
  4033bc:	mov	w0, #0x0                   	// #0
  4033c0:	ldp	x29, x30, [sp], #32
  4033c4:	ret
  4033c8:	stp	x29, x30, [sp, #-160]!
  4033cc:	mov	x29, sp
  4033d0:	str	x19, [sp, #16]
  4033d4:	str	x0, [sp, #72]
  4033d8:	str	w1, [sp, #68]
  4033dc:	str	x2, [sp, #56]
  4033e0:	str	x3, [sp, #48]
  4033e4:	str	w4, [sp, #64]
  4033e8:	str	w5, [sp, #44]
  4033ec:	ldr	w2, [sp, #44]
  4033f0:	ldr	w1, [sp, #64]
  4033f4:	ldr	x0, [sp, #48]
  4033f8:	bl	402200 <ferror@plt+0x800>
  4033fc:	str	x0, [sp, #128]
  403400:	ldr	x0, [sp, #128]
  403404:	cmp	x0, #0x0
  403408:	b.ne	403414 <ferror@plt+0x1a14>  // b.any
  40340c:	ldr	w0, [sp, #68]
  403410:	b	403680 <ferror@plt+0x1c80>
  403414:	ldr	x0, [sp, #128]
  403418:	str	x0, [sp, #144]
  40341c:	ldr	w0, [sp, #64]
  403420:	str	x0, [sp, #120]
  403424:	ldr	w0, [sp, #68]
  403428:	str	x0, [sp, #112]
  40342c:	ldr	w0, [sp, #64]
  403430:	sub	w1, w0, #0x1
  403434:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403438:	add	x0, x0, #0x26c
  40343c:	ldr	w0, [x0]
  403440:	udiv	w0, w1, w0
  403444:	add	w0, w0, #0x1
  403448:	mov	w0, w0
  40344c:	str	x0, [sp, #104]
  403450:	ldr	w1, [sp, #68]
  403454:	ldr	x0, [sp, #104]
  403458:	lsl	x0, x0, #2
  40345c:	add	x0, x1, x0
  403460:	str	x0, [sp, #152]
  403464:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403468:	add	x0, x0, #0x270
  40346c:	ldr	x0, [x0]
  403470:	mov	x1, x0
  403474:	ldr	x0, [sp, #104]
  403478:	add	x0, x1, x0
  40347c:	mov	x1, x0
  403480:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403484:	add	x0, x0, #0x270
  403488:	str	x1, [x0]
  40348c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403490:	add	x0, x0, #0x26c
  403494:	ldr	w0, [x0]
  403498:	lsl	w0, w0, #1
  40349c:	mov	w0, w0
  4034a0:	str	x0, [sp, #80]
  4034a4:	ldr	w0, [sp, #64]
  4034a8:	str	x0, [sp, #136]
  4034ac:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4034b0:	add	x0, x0, #0x26c
  4034b4:	ldr	w0, [x0]
  4034b8:	mov	w0, w0
  4034bc:	ldr	x1, [sp, #136]
  4034c0:	cmp	x1, x0
  4034c4:	b.ls	4034dc <ferror@plt+0x1adc>  // b.plast
  4034c8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4034cc:	add	x0, x0, #0x26c
  4034d0:	ldr	w0, [x0]
  4034d4:	mov	w0, w0
  4034d8:	str	x0, [sp, #136]
  4034dc:	ldr	x0, [sp, #136]
  4034e0:	mov	w1, w0
  4034e4:	ldr	w0, [sp, #64]
  4034e8:	sub	w0, w0, w1
  4034ec:	str	w0, [sp, #64]
  4034f0:	ldr	x0, [sp, #136]
  4034f4:	mov	w1, w0
  4034f8:	ldr	x0, [sp, #144]
  4034fc:	bl	4032c8 <ferror@plt+0x18c8>
  403500:	cmp	w0, #0x0
  403504:	b.ne	403534 <ferror@plt+0x1b34>  // b.any
  403508:	ldr	x1, [sp, #72]
  40350c:	ldr	x0, [sp, #152]
  403510:	add	x0, x1, x0
  403514:	add	x1, sp, #0x50
  403518:	ldr	x3, [sp, #136]
  40351c:	ldr	x2, [sp, #144]
  403520:	bl	401680 <compress@plt>
  403524:	ldr	x0, [sp, #80]
  403528:	ldr	x1, [sp, #152]
  40352c:	add	x0, x1, x0
  403530:	str	x0, [sp, #152]
  403534:	ldr	x1, [sp, #144]
  403538:	ldr	x0, [sp, #136]
  40353c:	add	x0, x1, x0
  403540:	str	x0, [sp, #144]
  403544:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403548:	add	x0, x0, #0x26c
  40354c:	ldr	w0, [x0]
  403550:	lsl	w0, w0, #1
  403554:	mov	w1, w0
  403558:	ldr	x0, [sp, #80]
  40355c:	cmp	x1, x0
  403560:	b.cs	40358c <ferror@plt+0x1b8c>  // b.hs, b.nlast
  403564:	adrp	x0, 408000 <ferror@plt+0x6600>
  403568:	add	x0, x0, #0xba8
  40356c:	bl	4019c0 <gettext@plt>
  403570:	mov	x2, x0
  403574:	ldr	x0, [sp, #80]
  403578:	mov	x1, x0
  40357c:	mov	x0, x2
  403580:	bl	401980 <printf@plt>
  403584:	mov	w0, #0x8                   	// #8
  403588:	bl	401660 <exit@plt>
  40358c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403590:	add	x0, x0, #0x27c
  403594:	ldr	w2, [x0]
  403598:	ldr	x0, [sp, #152]
  40359c:	mov	w3, w0
  4035a0:	ldr	w0, [sp, #68]
  4035a4:	ldr	x1, [sp, #72]
  4035a8:	add	x19, x1, x0
  4035ac:	mov	w1, w3
  4035b0:	mov	w0, w2
  4035b4:	bl	404560 <ferror@plt+0x2b60>
  4035b8:	str	w0, [x19]
  4035bc:	ldr	w0, [sp, #68]
  4035c0:	add	w0, w0, #0x4
  4035c4:	str	w0, [sp, #68]
  4035c8:	ldr	w0, [sp, #64]
  4035cc:	cmp	w0, #0x0
  4035d0:	b.ne	40348c <ferror@plt+0x1a8c>  // b.any
  4035d4:	ldr	x0, [sp, #120]
  4035d8:	ldr	w2, [sp, #44]
  4035dc:	mov	w1, w0
  4035e0:	ldr	x0, [sp, #128]
  4035e4:	bl	40233c <ferror@plt+0x93c>
  4035e8:	ldr	x0, [sp, #152]
  4035ec:	add	x0, x0, #0x3
  4035f0:	and	x0, x0, #0xfffffffffffffffc
  4035f4:	str	x0, [sp, #152]
  4035f8:	ldr	x1, [sp, #152]
  4035fc:	ldr	x0, [sp, #112]
  403600:	sub	x0, x1, x0
  403604:	str	x0, [sp, #96]
  403608:	ldr	x1, [sp, #96]
  40360c:	ldr	x0, [sp, #120]
  403610:	sub	x0, x1, x0
  403614:	str	x0, [sp, #88]
  403618:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40361c:	add	x0, x0, #0x268
  403620:	ldr	w0, [x0]
  403624:	cmp	w0, #0x0
  403628:	b.eq	40367c <ferror@plt+0x1c7c>  // b.none
  40362c:	adrp	x0, 408000 <ferror@plt+0x6600>
  403630:	add	x0, x0, #0xbe0
  403634:	bl	4019c0 <gettext@plt>
  403638:	mov	x3, x0
  40363c:	ldr	x1, [sp, #88]
  403640:	mov	x0, x1
  403644:	lsl	x0, x0, #1
  403648:	add	x0, x0, x1
  40364c:	lsl	x0, x0, #3
  403650:	add	x0, x0, x1
  403654:	lsl	x0, x0, #2
  403658:	fmov	d0, x0
  40365c:	scvtf	d1, d0
  403660:	ldr	d0, [sp, #120]
  403664:	ucvtf	d0, d0
  403668:	fdiv	d0, d1, d0
  40366c:	ldr	x2, [sp, #56]
  403670:	ldr	x1, [sp, #88]
  403674:	mov	x0, x3
  403678:	bl	401980 <printf@plt>
  40367c:	ldr	x0, [sp, #152]
  403680:	ldr	x19, [sp, #16]
  403684:	ldp	x29, x30, [sp], #160
  403688:	ret
  40368c:	stp	x29, x30, [sp, #-64]!
  403690:	mov	x29, sp
  403694:	str	x0, [sp, #40]
  403698:	str	x1, [sp, #32]
  40369c:	str	w2, [sp, #28]
  4036a0:	ldr	x0, [sp, #40]
  4036a4:	str	x0, [sp, #56]
  4036a8:	b	4037ac <ferror@plt+0x1dac>
  4036ac:	ldr	x0, [sp, #56]
  4036b0:	ldr	x0, [x0, #48]
  4036b4:	cmp	x0, #0x0
  4036b8:	b.eq	403778 <ferror@plt+0x1d78>  // b.none
  4036bc:	ldr	x0, [sp, #56]
  4036c0:	ldr	x0, [x0, #64]
  4036c4:	cmp	x0, #0x0
  4036c8:	b.eq	403704 <ferror@plt+0x1d04>  // b.none
  4036cc:	ldr	x0, [sp, #56]
  4036d0:	ldr	x0, [x0, #64]
  4036d4:	ldr	w0, [x0, #72]
  4036d8:	mov	w0, w0
  4036dc:	mov	x2, x0
  4036e0:	ldr	x1, [sp, #32]
  4036e4:	ldr	x0, [sp, #56]
  4036e8:	bl	402ebc <ferror@plt+0x14bc>
  4036ec:	ldr	x0, [sp, #56]
  4036f0:	ldr	x0, [x0, #64]
  4036f4:	ldr	w1, [x0, #72]
  4036f8:	ldr	x0, [sp, #56]
  4036fc:	str	w1, [x0, #72]
  403700:	b	4037a0 <ferror@plt+0x1da0>
  403704:	ldr	x0, [sp, #56]
  403708:	ldr	w0, [x0, #12]
  40370c:	cmp	w0, #0x0
  403710:	b.eq	4037a0 <ferror@plt+0x1da0>  // b.none
  403714:	ldr	w0, [sp, #28]
  403718:	mov	x2, x0
  40371c:	ldr	x1, [sp, #32]
  403720:	ldr	x0, [sp, #56]
  403724:	bl	402ebc <ferror@plt+0x14bc>
  403728:	ldr	x0, [sp, #56]
  40372c:	ldr	w1, [sp, #28]
  403730:	str	w1, [x0, #72]
  403734:	ldr	x0, [sp, #56]
  403738:	ldr	x1, [x0]
  40373c:	ldr	x0, [sp, #56]
  403740:	ldr	x2, [x0, #48]
  403744:	ldr	x0, [sp, #56]
  403748:	ldr	w3, [x0, #12]
  40374c:	ldr	x0, [sp, #56]
  403750:	ldr	w0, [x0, #8]
  403754:	mov	w5, w0
  403758:	mov	w4, w3
  40375c:	mov	x3, x2
  403760:	mov	x2, x1
  403764:	ldr	w1, [sp, #28]
  403768:	ldr	x0, [sp, #32]
  40376c:	bl	4033c8 <ferror@plt+0x19c8>
  403770:	str	w0, [sp, #28]
  403774:	b	4037a0 <ferror@plt+0x1da0>
  403778:	ldr	x0, [sp, #56]
  40377c:	ldr	x0, [x0, #80]
  403780:	cmp	x0, #0x0
  403784:	b.eq	4037a0 <ferror@plt+0x1da0>  // b.none
  403788:	ldr	x0, [sp, #56]
  40378c:	ldr	x0, [x0, #80]
  403790:	ldr	w2, [sp, #28]
  403794:	ldr	x1, [sp, #32]
  403798:	bl	40368c <ferror@plt+0x1c8c>
  40379c:	str	w0, [sp, #28]
  4037a0:	ldr	x0, [sp, #56]
  4037a4:	ldr	x0, [x0, #88]
  4037a8:	str	x0, [sp, #56]
  4037ac:	ldr	x0, [sp, #56]
  4037b0:	cmp	x0, #0x0
  4037b4:	b.ne	4036ac <ferror@plt+0x1cac>  // b.any
  4037b8:	ldr	w0, [sp, #28]
  4037bc:	ldp	x29, x30, [sp], #64
  4037c0:	ret
  4037c4:	stp	x29, x30, [sp, #-64]!
  4037c8:	mov	x29, sp
  4037cc:	str	x0, [sp, #40]
  4037d0:	str	x1, [sp, #32]
  4037d4:	str	w2, [sp, #28]
  4037d8:	mov	w1, #0x0                   	// #0
  4037dc:	ldr	x0, [sp, #40]
  4037e0:	bl	401740 <open@plt>
  4037e4:	str	w0, [sp, #60]
  4037e8:	ldr	w0, [sp, #60]
  4037ec:	cmp	w0, #0x0
  4037f0:	b.ge	403810 <ferror@plt+0x1e10>  // b.tcont
  4037f4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4037f8:	add	x0, x0, #0xb00
  4037fc:	bl	4019c0 <gettext@plt>
  403800:	ldr	x2, [sp, #40]
  403804:	mov	x1, x0
  403808:	mov	w0, #0x8                   	// #8
  40380c:	bl	4019e0 <err@plt>
  403810:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403814:	add	x0, x0, #0x278
  403818:	ldr	w0, [x0]
  40381c:	sxtw	x0, w0
  403820:	mov	x5, #0x0                   	// #0
  403824:	ldr	w4, [sp, #60]
  403828:	mov	w3, #0x2                   	// #2
  40382c:	mov	w2, #0x1                   	// #1
  403830:	mov	x1, x0
  403834:	mov	x0, #0x0                   	// #0
  403838:	bl	4018a0 <mmap@plt>
  40383c:	str	x0, [sp, #48]
  403840:	ldr	w0, [sp, #28]
  403844:	ldr	x1, [sp, #32]
  403848:	add	x3, x1, x0
  40384c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403850:	add	x0, x0, #0x278
  403854:	ldr	w0, [x0]
  403858:	sxtw	x0, w0
  40385c:	mov	x2, x0
  403860:	ldr	x1, [sp, #48]
  403864:	mov	x0, x3
  403868:	bl	401600 <memcpy@plt>
  40386c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403870:	add	x0, x0, #0x278
  403874:	ldr	w0, [x0]
  403878:	sxtw	x0, w0
  40387c:	mov	x1, x0
  403880:	ldr	x0, [sp, #48]
  403884:	bl	401920 <munmap@plt>
  403888:	ldr	w0, [sp, #60]
  40388c:	bl	4017f0 <close@plt>
  403890:	cmp	w0, #0x0
  403894:	b.ge	4038f4 <ferror@plt+0x1ef4>  // b.tcont
  403898:	adrp	x0, 408000 <ferror@plt+0x6600>
  40389c:	add	x0, x0, #0xc00
  4038a0:	bl	4019c0 <gettext@plt>
  4038a4:	ldr	x2, [sp, #40]
  4038a8:	mov	x1, x0
  4038ac:	mov	w0, #0x8                   	// #8
  4038b0:	bl	4019e0 <err@plt>
  4038b4:	ldr	w1, [sp, #28]
  4038b8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4038bc:	add	x0, x0, #0x278
  4038c0:	ldr	w0, [x0]
  4038c4:	sxtw	x0, w0
  4038c8:	add	x0, x1, x0
  4038cc:	ldr	x1, [sp, #32]
  4038d0:	add	x0, x1, x0
  4038d4:	strb	wzr, [x0]
  4038d8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4038dc:	add	x0, x0, #0x278
  4038e0:	ldr	w0, [x0]
  4038e4:	add	w1, w0, #0x1
  4038e8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4038ec:	add	x0, x0, #0x278
  4038f0:	str	w1, [x0]
  4038f4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4038f8:	add	x0, x0, #0x278
  4038fc:	ldr	w0, [x0]
  403900:	and	w0, w0, #0x3
  403904:	cmp	w0, #0x0
  403908:	b.ne	4038b4 <ferror@plt+0x1eb4>  // b.any
  40390c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403910:	add	x0, x0, #0x278
  403914:	ldr	w0, [x0]
  403918:	mov	w1, w0
  40391c:	ldr	w0, [sp, #28]
  403920:	add	w0, w1, w0
  403924:	ldp	x29, x30, [sp], #64
  403928:	ret
  40392c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403930:	add	x0, x0, #0x26c
  403934:	ldr	w0, [x0]
  403938:	mov	w1, #0x4000000             	// #67108864
  40393c:	udiv	w1, w1, w0
  403940:	mov	w0, #0xfffb                	// #65531
  403944:	movk	w0, #0x10ff, lsl #16
  403948:	add	w0, w1, w0
  40394c:	ret
  403950:	stp	x29, x30, [sp, #-256]!
  403954:	mov	x29, sp
  403958:	str	x19, [sp, #16]
  40395c:	str	w0, [sp, #44]
  403960:	str	x1, [sp, #32]
  403964:	mov	x0, #0x4c                  	// #76
  403968:	str	x0, [sp, #48]
  40396c:	mov	w2, #0x0                   	// #0
  403970:	mov	x1, #0x0                   	// #0
  403974:	mov	x0, #0x0                   	// #0
  403978:	bl	4016e0 <crc32@plt>
  40397c:	str	w0, [sp, #244]
  403980:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403984:	add	x0, x0, #0x27c
  403988:	str	wzr, [x0]
  40398c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403990:	add	x0, x0, #0x270
  403994:	str	xzr, [x0]
  403998:	adrp	x0, 408000 <ferror@plt+0x6600>
  40399c:	add	x1, x0, #0xc18
  4039a0:	mov	w0, #0x6                   	// #6
  4039a4:	bl	4019f0 <setlocale@plt>
  4039a8:	adrp	x0, 408000 <ferror@plt+0x6600>
  4039ac:	add	x1, x0, #0xc20
  4039b0:	adrp	x0, 408000 <ferror@plt+0x6600>
  4039b4:	add	x0, x0, #0xc38
  4039b8:	bl	401760 <bindtextdomain@plt>
  4039bc:	adrp	x0, 408000 <ferror@plt+0x6600>
  4039c0:	add	x0, x0, #0xc38
  4039c4:	bl	401860 <textdomain@plt>
  4039c8:	bl	401d74 <ferror@plt+0x374>
  4039cc:	ldr	w0, [sp, #44]
  4039d0:	cmp	w0, #0x1
  4039d4:	b.le	403a58 <ferror@plt+0x2058>
  4039d8:	ldr	x0, [sp, #32]
  4039dc:	add	x0, x0, #0x8
  4039e0:	ldr	x2, [x0]
  4039e4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4039e8:	add	x1, x0, #0xc48
  4039ec:	mov	x0, x2
  4039f0:	bl	401870 <strcmp@plt>
  4039f4:	cmp	w0, #0x0
  4039f8:	b.ne	403a00 <ferror@plt+0x2000>  // b.any
  4039fc:	bl	401fe8 <ferror@plt+0x5e8>
  403a00:	ldr	x0, [sp, #32]
  403a04:	add	x0, x0, #0x8
  403a08:	ldr	x2, [x0]
  403a0c:	adrp	x0, 408000 <ferror@plt+0x6600>
  403a10:	add	x1, x0, #0xc50
  403a14:	mov	x0, x2
  403a18:	bl	401870 <strcmp@plt>
  403a1c:	cmp	w0, #0x0
  403a20:	b.ne	403a58 <ferror@plt+0x2058>  // b.any
  403a24:	adrp	x0, 408000 <ferror@plt+0x6600>
  403a28:	add	x0, x0, #0xc60
  403a2c:	bl	4019c0 <gettext@plt>
  403a30:	mov	x3, x0
  403a34:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403a38:	add	x0, x0, #0x258
  403a3c:	ldr	x1, [x0]
  403a40:	adrp	x0, 408000 <ferror@plt+0x6600>
  403a44:	add	x2, x0, #0xc70
  403a48:	mov	x0, x3
  403a4c:	bl	401980 <printf@plt>
  403a50:	mov	w0, #0x0                   	// #0
  403a54:	bl	401660 <exit@plt>
  403a58:	mov	w0, #0x10                  	// #16
  403a5c:	bl	405a30 <ferror@plt+0x4030>
  403a60:	b	403e08 <ferror@plt+0x2408>
  403a64:	ldr	w0, [sp, #240]
  403a68:	cmp	w0, #0x7a
  403a6c:	b.eq	403db8 <ferror@plt+0x23b8>  // b.none
  403a70:	ldr	w0, [sp, #240]
  403a74:	cmp	w0, #0x7a
  403a78:	b.gt	403dcc <ferror@plt+0x23cc>
  403a7c:	ldr	w0, [sp, #240]
  403a80:	cmp	w0, #0x76
  403a84:	b.eq	403da4 <ferror@plt+0x23a4>  // b.none
  403a88:	ldr	w0, [sp, #240]
  403a8c:	cmp	w0, #0x76
  403a90:	b.gt	403dcc <ferror@plt+0x23cc>
  403a94:	ldr	w0, [sp, #240]
  403a98:	cmp	w0, #0x73
  403a9c:	b.eq	403e08 <ferror@plt+0x2408>  // b.none
  403aa0:	ldr	w0, [sp, #240]
  403aa4:	cmp	w0, #0x73
  403aa8:	b.gt	403dcc <ferror@plt+0x23cc>
  403aac:	ldr	w0, [sp, #240]
  403ab0:	cmp	w0, #0x70
  403ab4:	b.eq	403d50 <ferror@plt+0x2350>  // b.none
  403ab8:	ldr	w0, [sp, #240]
  403abc:	cmp	w0, #0x70
  403ac0:	b.gt	403dcc <ferror@plt+0x23cc>
  403ac4:	ldr	w0, [sp, #240]
  403ac8:	cmp	w0, #0x6e
  403acc:	b.eq	403d34 <ferror@plt+0x2334>  // b.none
  403ad0:	ldr	w0, [sp, #240]
  403ad4:	cmp	w0, #0x6e
  403ad8:	b.gt	403dcc <ferror@plt+0x23cc>
  403adc:	ldr	w0, [sp, #240]
  403ae0:	cmp	w0, #0x69
  403ae4:	b.eq	403ca0 <ferror@plt+0x22a0>  // b.none
  403ae8:	ldr	w0, [sp, #240]
  403aec:	cmp	w0, #0x69
  403af0:	b.gt	403dcc <ferror@plt+0x23cc>
  403af4:	ldr	w0, [sp, #240]
  403af8:	cmp	w0, #0x68
  403afc:	b.eq	403b70 <ferror@plt+0x2170>  // b.none
  403b00:	ldr	w0, [sp, #240]
  403b04:	cmp	w0, #0x68
  403b08:	b.gt	403dcc <ferror@plt+0x23cc>
  403b0c:	ldr	w0, [sp, #240]
  403b10:	cmp	w0, #0x65
  403b14:	b.eq	403bc0 <ferror@plt+0x21c0>  // b.none
  403b18:	ldr	w0, [sp, #240]
  403b1c:	cmp	w0, #0x65
  403b20:	b.gt	403dcc <ferror@plt+0x23cc>
  403b24:	ldr	w0, [sp, #240]
  403b28:	cmp	w0, #0x62
  403b2c:	b.eq	403b74 <ferror@plt+0x2174>  // b.none
  403b30:	ldr	w0, [sp, #240]
  403b34:	cmp	w0, #0x62
  403b38:	b.gt	403dcc <ferror@plt+0x23cc>
  403b3c:	ldr	w0, [sp, #240]
  403b40:	cmp	w0, #0x56
  403b44:	b.eq	403d70 <ferror@plt+0x2370>  // b.none
  403b48:	ldr	w0, [sp, #240]
  403b4c:	cmp	w0, #0x56
  403b50:	b.gt	403dcc <ferror@plt+0x23cc>
  403b54:	ldr	w0, [sp, #240]
  403b58:	cmp	w0, #0x45
  403b5c:	b.eq	403bac <ferror@plt+0x21ac>  // b.none
  403b60:	ldr	w0, [sp, #240]
  403b64:	cmp	w0, #0x4e
  403b68:	b.eq	403bf8 <ferror@plt+0x21f8>  // b.none
  403b6c:	b	403dcc <ferror@plt+0x23cc>
  403b70:	bl	401fe8 <ferror@plt+0x5e8>
  403b74:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403b78:	add	x0, x0, #0x240
  403b7c:	ldr	x19, [x0]
  403b80:	adrp	x0, 408000 <ferror@plt+0x6600>
  403b84:	add	x0, x0, #0xc88
  403b88:	bl	4019c0 <gettext@plt>
  403b8c:	mov	x1, x0
  403b90:	mov	x0, x19
  403b94:	bl	406768 <ferror@plt+0x4d68>
  403b98:	mov	w1, w0
  403b9c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403ba0:	add	x0, x0, #0x26c
  403ba4:	str	w1, [x0]
  403ba8:	b	403e08 <ferror@plt+0x2408>
  403bac:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403bb0:	add	x0, x0, #0x284
  403bb4:	mov	w1, #0x1                   	// #1
  403bb8:	str	w1, [x0]
  403bbc:	b	403e08 <ferror@plt+0x2408>
  403bc0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403bc4:	add	x0, x0, #0x240
  403bc8:	ldr	x19, [x0]
  403bcc:	adrp	x0, 408000 <ferror@plt+0x6600>
  403bd0:	add	x0, x0, #0xca8
  403bd4:	bl	4019c0 <gettext@plt>
  403bd8:	mov	x1, x0
  403bdc:	mov	x0, x19
  403be0:	bl	406768 <ferror@plt+0x4d68>
  403be4:	mov	w1, w0
  403be8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403bec:	add	x0, x0, #0x280
  403bf0:	str	w1, [x0]
  403bf4:	b	403e08 <ferror@plt+0x2408>
  403bf8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403bfc:	add	x0, x0, #0x240
  403c00:	ldr	x2, [x0]
  403c04:	adrp	x0, 408000 <ferror@plt+0x6600>
  403c08:	add	x1, x0, #0x8f8
  403c0c:	mov	x0, x2
  403c10:	bl	401870 <strcmp@plt>
  403c14:	cmp	w0, #0x0
  403c18:	b.ne	403c30 <ferror@plt+0x2230>  // b.any
  403c1c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403c20:	add	x0, x0, #0x27c
  403c24:	mov	w1, #0x1                   	// #1
  403c28:	str	w1, [x0]
  403c2c:	b	403e08 <ferror@plt+0x2408>
  403c30:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403c34:	add	x0, x0, #0x240
  403c38:	ldr	x2, [x0]
  403c3c:	adrp	x0, 408000 <ferror@plt+0x6600>
  403c40:	add	x1, x0, #0x8f0
  403c44:	mov	x0, x2
  403c48:	bl	401870 <strcmp@plt>
  403c4c:	cmp	w0, #0x0
  403c50:	b.ne	403c64 <ferror@plt+0x2264>  // b.any
  403c54:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403c58:	add	x0, x0, #0x27c
  403c5c:	str	wzr, [x0]
  403c60:	b	403e08 <ferror@plt+0x2408>
  403c64:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403c68:	add	x0, x0, #0x240
  403c6c:	ldr	x2, [x0]
  403c70:	adrp	x0, 408000 <ferror@plt+0x6600>
  403c74:	add	x1, x0, #0x8e8
  403c78:	mov	x0, x2
  403c7c:	bl	401870 <strcmp@plt>
  403c80:	cmp	w0, #0x0
  403c84:	b.eq	403e08 <ferror@plt+0x2408>  // b.none
  403c88:	adrp	x0, 408000 <ferror@plt+0x6600>
  403c8c:	add	x0, x0, #0xcc8
  403c90:	bl	4019c0 <gettext@plt>
  403c94:	mov	x1, x0
  403c98:	mov	w0, #0x10                  	// #16
  403c9c:	bl	401960 <errx@plt>
  403ca0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403ca4:	add	x0, x0, #0x240
  403ca8:	ldr	x1, [x0]
  403cac:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403cb0:	add	x0, x0, #0x290
  403cb4:	str	x1, [x0]
  403cb8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403cbc:	add	x0, x0, #0x290
  403cc0:	ldr	x0, [x0]
  403cc4:	add	x1, sp, #0x38
  403cc8:	bl	408688 <ferror@plt+0x6c88>
  403ccc:	cmp	w0, #0x0
  403cd0:	b.ge	403cfc <ferror@plt+0x22fc>  // b.tcont
  403cd4:	adrp	x0, 408000 <ferror@plt+0x6600>
  403cd8:	add	x0, x0, #0xb38
  403cdc:	bl	4019c0 <gettext@plt>
  403ce0:	mov	x1, x0
  403ce4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403ce8:	add	x0, x0, #0x290
  403cec:	ldr	x0, [x0]
  403cf0:	mov	x2, x0
  403cf4:	mov	w0, #0x10                  	// #16
  403cf8:	bl	4019e0 <err@plt>
  403cfc:	ldr	x0, [sp, #104]
  403d00:	mov	w1, w0
  403d04:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403d08:	add	x0, x0, #0x278
  403d0c:	str	w1, [x0]
  403d10:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403d14:	add	x0, x0, #0x278
  403d18:	ldr	w0, [x0]
  403d1c:	add	w0, w0, #0x3
  403d20:	sxtw	x1, w0
  403d24:	ldr	x0, [sp, #48]
  403d28:	add	x0, x1, x0
  403d2c:	str	x0, [sp, #48]
  403d30:	b	403e08 <ferror@plt+0x2408>
  403d34:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403d38:	add	x0, x0, #0x240
  403d3c:	ldr	x1, [x0]
  403d40:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403d44:	add	x0, x0, #0x298
  403d48:	str	x1, [x0]
  403d4c:	b	403e08 <ferror@plt+0x2408>
  403d50:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403d54:	add	x0, x0, #0x28c
  403d58:	mov	w1, #0x200                 	// #512
  403d5c:	str	w1, [x0]
  403d60:	ldr	x0, [sp, #48]
  403d64:	add	x0, x0, #0x200
  403d68:	str	x0, [sp, #48]
  403d6c:	b	403e08 <ferror@plt+0x2408>
  403d70:	adrp	x0, 408000 <ferror@plt+0x6600>
  403d74:	add	x0, x0, #0xc60
  403d78:	bl	4019c0 <gettext@plt>
  403d7c:	mov	x3, x0
  403d80:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403d84:	add	x0, x0, #0x258
  403d88:	ldr	x1, [x0]
  403d8c:	adrp	x0, 408000 <ferror@plt+0x6600>
  403d90:	add	x2, x0, #0xc70
  403d94:	mov	x0, x3
  403d98:	bl	401980 <printf@plt>
  403d9c:	mov	w0, #0x0                   	// #0
  403da0:	bl	401660 <exit@plt>
  403da4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403da8:	add	x0, x0, #0x268
  403dac:	mov	w1, #0x1                   	// #1
  403db0:	str	w1, [x0]
  403db4:	b	403e08 <ferror@plt+0x2408>
  403db8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403dbc:	add	x0, x0, #0x288
  403dc0:	mov	w1, #0x1                   	// #1
  403dc4:	str	w1, [x0]
  403dc8:	b	403e08 <ferror@plt+0x2408>
  403dcc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403dd0:	add	x0, x0, #0x238
  403dd4:	ldr	x19, [x0]
  403dd8:	adrp	x0, 408000 <ferror@plt+0x6600>
  403ddc:	add	x0, x0, #0xd08
  403de0:	bl	4019c0 <gettext@plt>
  403de4:	mov	x1, x0
  403de8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403dec:	add	x0, x0, #0x258
  403df0:	ldr	x0, [x0]
  403df4:	mov	x2, x0
  403df8:	mov	x0, x19
  403dfc:	bl	4019d0 <fprintf@plt>
  403e00:	mov	w0, #0x10                  	// #16
  403e04:	bl	401660 <exit@plt>
  403e08:	adrp	x0, 408000 <ferror@plt+0x6600>
  403e0c:	add	x2, x0, #0xd30
  403e10:	ldr	x1, [sp, #32]
  403e14:	ldr	w0, [sp, #44]
  403e18:	bl	4017a0 <getopt@plt>
  403e1c:	str	w0, [sp, #240]
  403e20:	ldr	w0, [sp, #240]
  403e24:	cmn	w0, #0x1
  403e28:	b.ne	403a64 <ferror@plt+0x2064>  // b.any
  403e2c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403e30:	add	x0, x0, #0x248
  403e34:	ldr	w0, [x0]
  403e38:	ldr	w1, [sp, #44]
  403e3c:	sub	w0, w1, w0
  403e40:	cmp	w0, #0x2
  403e44:	b.eq	403e94 <ferror@plt+0x2494>  // b.none
  403e48:	adrp	x0, 408000 <ferror@plt+0x6600>
  403e4c:	add	x0, x0, #0xd48
  403e50:	bl	4019c0 <gettext@plt>
  403e54:	bl	401950 <warnx@plt>
  403e58:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403e5c:	add	x0, x0, #0x238
  403e60:	ldr	x19, [x0]
  403e64:	adrp	x0, 408000 <ferror@plt+0x6600>
  403e68:	add	x0, x0, #0xd08
  403e6c:	bl	4019c0 <gettext@plt>
  403e70:	mov	x1, x0
  403e74:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403e78:	add	x0, x0, #0x258
  403e7c:	ldr	x0, [x0]
  403e80:	mov	x2, x0
  403e84:	mov	x0, x19
  403e88:	bl	4019d0 <fprintf@plt>
  403e8c:	mov	w0, #0x10                  	// #16
  403e90:	bl	401660 <exit@plt>
  403e94:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403e98:	add	x0, x0, #0x248
  403e9c:	ldr	w0, [x0]
  403ea0:	sxtw	x0, w0
  403ea4:	lsl	x0, x0, #3
  403ea8:	ldr	x1, [sp, #32]
  403eac:	add	x0, x1, x0
  403eb0:	ldr	x0, [x0]
  403eb4:	str	x0, [sp, #232]
  403eb8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403ebc:	add	x0, x0, #0x248
  403ec0:	ldr	w0, [x0]
  403ec4:	sxtw	x0, w0
  403ec8:	add	x0, x0, #0x1
  403ecc:	lsl	x0, x0, #3
  403ed0:	ldr	x1, [sp, #32]
  403ed4:	add	x0, x1, x0
  403ed8:	ldr	x0, [x0]
  403edc:	str	x0, [sp, #224]
  403ee0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403ee4:	add	x0, x0, #0x26c
  403ee8:	ldr	w0, [x0]
  403eec:	cmp	w0, #0x0
  403ef0:	b.ne	403f08 <ferror@plt+0x2508>  // b.any
  403ef4:	bl	4017d0 <getpagesize@plt>
  403ef8:	mov	w1, w0
  403efc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403f00:	add	x0, x0, #0x26c
  403f04:	str	w1, [x0]
  403f08:	add	x0, sp, #0x38
  403f0c:	mov	x1, x0
  403f10:	ldr	x0, [sp, #232]
  403f14:	bl	408678 <ferror@plt+0x6c78>
  403f18:	cmp	w0, #0x0
  403f1c:	b.ge	403f3c <ferror@plt+0x253c>  // b.tcont
  403f20:	adrp	x0, 408000 <ferror@plt+0x6600>
  403f24:	add	x0, x0, #0xb38
  403f28:	bl	4019c0 <gettext@plt>
  403f2c:	ldr	x2, [sp, #232]
  403f30:	mov	x1, x0
  403f34:	mov	w0, #0x10                  	// #16
  403f38:	bl	4019e0 <err@plt>
  403f3c:	mov	w2, #0x1b6                 	// #438
  403f40:	mov	w1, #0x241                 	// #577
  403f44:	ldr	x0, [sp, #224]
  403f48:	bl	401740 <open@plt>
  403f4c:	str	w0, [sp, #220]
  403f50:	ldr	w0, [sp, #220]
  403f54:	cmp	w0, #0x0
  403f58:	b.ge	403f78 <ferror@plt+0x2578>  // b.tcont
  403f5c:	adrp	x0, 408000 <ferror@plt+0x6600>
  403f60:	add	x0, x0, #0xb00
  403f64:	bl	4019c0 <gettext@plt>
  403f68:	ldr	x2, [sp, #224]
  403f6c:	mov	x1, x0
  403f70:	mov	w0, #0x10                  	// #16
  403f74:	bl	4019e0 <err@plt>
  403f78:	mov	x1, #0x60                  	// #96
  403f7c:	mov	x0, #0x1                   	// #1
  403f80:	bl	401ea4 <ferror@plt+0x4a4>
  403f84:	str	x0, [sp, #208]
  403f88:	ldr	w1, [sp, #72]
  403f8c:	ldr	x0, [sp, #208]
  403f90:	str	w1, [x0, #8]
  403f94:	ldr	w1, [sp, #80]
  403f98:	ldr	x0, [sp, #208]
  403f9c:	str	w1, [x0, #16]
  403fa0:	ldr	w1, [sp, #84]
  403fa4:	ldr	x0, [sp, #208]
  403fa8:	str	w1, [x0, #20]
  403fac:	ldr	x0, [sp, #208]
  403fb0:	add	x0, x0, #0x50
  403fb4:	add	x1, sp, #0x30
  403fb8:	mov	x3, x1
  403fbc:	mov	x2, x0
  403fc0:	ldr	x1, [sp, #232]
  403fc4:	ldr	x0, [sp, #208]
  403fc8:	bl	4027ac <ferror@plt+0xdac>
  403fcc:	mov	w1, w0
  403fd0:	ldr	x0, [sp, #208]
  403fd4:	str	w1, [x0, #12]
  403fd8:	add	x0, sp, #0x30
  403fdc:	mov	x2, x0
  403fe0:	ldr	x1, [sp, #208]
  403fe4:	ldr	x0, [sp, #208]
  403fe8:	bl	4026e4 <ferror@plt+0xce4>
  403fec:	ldr	x0, [sp, #48]
  403ff0:	sub	x1, x0, #0x1
  403ff4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  403ff8:	add	x0, x0, #0x26c
  403ffc:	ldr	w0, [x0]
  404000:	sub	w0, w0, #0x1
  404004:	mov	w0, w0
  404008:	orr	x0, x1, x0
  40400c:	add	x0, x0, #0x1
  404010:	str	x0, [sp, #48]
  404014:	bl	40392c <ferror@plt+0x1f2c>
  404018:	str	w0, [sp, #204]
  40401c:	ldr	w1, [sp, #204]
  404020:	ldr	x0, [sp, #48]
  404024:	cmp	x1, x0
  404028:	b.ge	404060 <ferror@plt+0x2660>  // b.tcont
  40402c:	adrp	x0, 408000 <ferror@plt+0x6600>
  404030:	add	x0, x0, #0xd58
  404034:	bl	4019c0 <gettext@plt>
  404038:	mov	x3, x0
  40403c:	ldr	x0, [sp, #48]
  404040:	asr	x1, x0, #20
  404044:	ldr	w0, [sp, #204]
  404048:	lsr	w0, w0, #20
  40404c:	mov	w2, w0
  404050:	mov	x0, x3
  404054:	bl	401950 <warnx@plt>
  404058:	ldr	w0, [sp, #204]
  40405c:	str	x0, [sp, #48]
  404060:	ldr	x0, [sp, #48]
  404064:	cmp	x0, #0x0
  404068:	b.eq	404074 <ferror@plt+0x2674>  // b.none
  40406c:	ldr	x0, [sp, #48]
  404070:	b	404078 <ferror@plt+0x2678>
  404074:	mov	x0, #0x1                   	// #1
  404078:	mov	x5, #0x0                   	// #0
  40407c:	mov	w4, #0xffffffff            	// #-1
  404080:	mov	w3, #0x22                  	// #34
  404084:	mov	w2, #0x3                   	// #3
  404088:	mov	x1, x0
  40408c:	mov	x0, #0x0                   	// #0
  404090:	bl	4018a0 <mmap@plt>
  404094:	str	x0, [sp, #192]
  404098:	ldr	x0, [sp, #192]
  40409c:	cmn	w0, #0x1
  4040a0:	b.ne	4040bc <ferror@plt+0x26bc>  // b.any
  4040a4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4040a8:	add	x0, x0, #0xdd8
  4040ac:	bl	4019c0 <gettext@plt>
  4040b0:	mov	x1, x0
  4040b4:	mov	w0, #0x8                   	// #8
  4040b8:	bl	4019e0 <err@plt>
  4040bc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4040c0:	add	x0, x0, #0x28c
  4040c4:	ldr	w0, [x0]
  4040c8:	sxtw	x0, w0
  4040cc:	str	x0, [sp, #248]
  4040d0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4040d4:	add	x0, x0, #0x28c
  4040d8:	ldr	w0, [x0]
  4040dc:	sxtw	x0, w0
  4040e0:	mov	x2, x0
  4040e4:	mov	w1, #0x0                   	// #0
  4040e8:	ldr	x0, [sp, #192]
  4040ec:	bl	401790 <memset@plt>
  4040f0:	ldr	x0, [sp, #248]
  4040f4:	add	x0, x0, #0x4c
  4040f8:	str	x0, [sp, #248]
  4040fc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404100:	add	x0, x0, #0x290
  404104:	ldr	x0, [x0]
  404108:	cmp	x0, #0x0
  40410c:	b.eq	404170 <ferror@plt+0x2770>  // b.none
  404110:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404114:	add	x0, x0, #0x268
  404118:	ldr	w0, [x0]
  40411c:	cmp	w0, #0x0
  404120:	b.eq	40414c <ferror@plt+0x274c>  // b.none
  404124:	adrp	x0, 408000 <ferror@plt+0x6600>
  404128:	add	x0, x0, #0xde8
  40412c:	bl	4019c0 <gettext@plt>
  404130:	mov	x2, x0
  404134:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404138:	add	x0, x0, #0x290
  40413c:	ldr	x0, [x0]
  404140:	mov	x1, x0
  404144:	mov	x0, x2
  404148:	bl	401980 <printf@plt>
  40414c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404150:	add	x0, x0, #0x290
  404154:	ldr	x0, [x0]
  404158:	ldr	x1, [sp, #248]
  40415c:	mov	w2, w1
  404160:	ldr	x1, [sp, #192]
  404164:	bl	4037c4 <ferror@plt+0x1dc4>
  404168:	mov	w0, w0
  40416c:	str	x0, [sp, #248]
  404170:	ldr	x0, [sp, #208]
  404174:	ldr	x0, [x0, #80]
  404178:	ldr	x1, [sp, #248]
  40417c:	mov	w2, w1
  404180:	ldr	x1, [sp, #192]
  404184:	bl	402f6c <ferror@plt+0x156c>
  404188:	mov	w0, w0
  40418c:	str	x0, [sp, #248]
  404190:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404194:	add	x0, x0, #0x268
  404198:	ldr	w0, [x0]
  40419c:	cmp	w0, #0x0
  4041a0:	b.eq	4041b8 <ferror@plt+0x27b8>  // b.none
  4041a4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4041a8:	add	x0, x0, #0xdf8
  4041ac:	bl	4019c0 <gettext@plt>
  4041b0:	ldr	x1, [sp, #248]
  4041b4:	bl	401980 <printf@plt>
  4041b8:	ldr	x0, [sp, #248]
  4041bc:	mov	w2, w0
  4041c0:	ldr	x1, [sp, #192]
  4041c4:	ldr	x0, [sp, #208]
  4041c8:	bl	40368c <ferror@plt+0x1c8c>
  4041cc:	mov	w0, w0
  4041d0:	str	x0, [sp, #248]
  4041d4:	ldr	x0, [sp, #248]
  4041d8:	sub	x1, x0, #0x1
  4041dc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4041e0:	add	x0, x0, #0x26c
  4041e4:	ldr	w0, [x0]
  4041e8:	sub	w0, w0, #0x1
  4041ec:	mov	w0, w0
  4041f0:	orr	x0, x1, x0
  4041f4:	add	x0, x0, #0x1
  4041f8:	str	x0, [sp, #248]
  4041fc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404200:	add	x0, x0, #0x268
  404204:	ldr	w0, [x0]
  404208:	cmp	w0, #0x0
  40420c:	b.eq	404234 <ferror@plt+0x2834>  // b.none
  404210:	adrp	x0, 408000 <ferror@plt+0x6600>
  404214:	add	x0, x0, #0xe18
  404218:	bl	4019c0 <gettext@plt>
  40421c:	mov	x2, x0
  404220:	ldr	x0, [sp, #248]
  404224:	asr	x0, x0, #10
  404228:	mov	x1, x0
  40422c:	mov	x0, x2
  404230:	bl	401980 <printf@plt>
  404234:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404238:	add	x0, x0, #0x28c
  40423c:	ldr	w0, [x0]
  404240:	sxtw	x0, w0
  404244:	ldr	x1, [sp, #192]
  404248:	add	x0, x1, x0
  40424c:	ldr	x1, [sp, #248]
  404250:	mov	w2, w1
  404254:	mov	x1, x0
  404258:	ldr	x0, [sp, #208]
  40425c:	bl	402c40 <ferror@plt+0x1240>
  404260:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404264:	add	x0, x0, #0x268
  404268:	ldr	w0, [x0]
  40426c:	cmp	w0, #0x0
  404270:	b.eq	404288 <ferror@plt+0x2888>  // b.none
  404274:	adrp	x0, 408000 <ferror@plt+0x6600>
  404278:	add	x0, x0, #0xe38
  40427c:	bl	4019c0 <gettext@plt>
  404280:	mov	x1, #0x4c                  	// #76
  404284:	bl	401980 <printf@plt>
  404288:	ldr	w3, [sp, #244]
  40428c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404290:	add	x0, x0, #0x28c
  404294:	ldr	w0, [x0]
  404298:	sxtw	x0, w0
  40429c:	ldr	x1, [sp, #192]
  4042a0:	add	x1, x1, x0
  4042a4:	ldr	x0, [sp, #248]
  4042a8:	mov	w2, w0
  4042ac:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4042b0:	add	x0, x0, #0x28c
  4042b4:	ldr	w0, [x0]
  4042b8:	sub	w0, w2, w0
  4042bc:	mov	w2, w0
  4042c0:	mov	x0, x3
  4042c4:	bl	4016e0 <crc32@plt>
  4042c8:	str	w0, [sp, #244]
  4042cc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4042d0:	add	x0, x0, #0x27c
  4042d4:	ldr	w2, [x0]
  4042d8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4042dc:	add	x0, x0, #0x28c
  4042e0:	ldr	w0, [x0]
  4042e4:	sxtw	x0, w0
  4042e8:	ldr	x1, [sp, #192]
  4042ec:	add	x19, x1, x0
  4042f0:	ldr	w1, [sp, #244]
  4042f4:	mov	w0, w2
  4042f8:	bl	404560 <ferror@plt+0x2b60>
  4042fc:	str	w0, [x19, #32]
  404300:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404304:	add	x0, x0, #0x268
  404308:	ldr	w0, [x0]
  40430c:	cmp	w0, #0x0
  404310:	b.eq	404328 <ferror@plt+0x2928>  // b.none
  404314:	adrp	x0, 408000 <ferror@plt+0x6600>
  404318:	add	x0, x0, #0xe50
  40431c:	bl	4019c0 <gettext@plt>
  404320:	ldr	w1, [sp, #244]
  404324:	bl	401980 <printf@plt>
  404328:	ldr	x0, [sp, #48]
  40432c:	ldr	x1, [sp, #248]
  404330:	cmp	x1, x0
  404334:	b.le	40435c <ferror@plt+0x295c>
  404338:	adrp	x0, 408000 <ferror@plt+0x6600>
  40433c:	add	x0, x0, #0xe60
  404340:	bl	4019c0 <gettext@plt>
  404344:	mov	x1, x0
  404348:	ldr	x0, [sp, #48]
  40434c:	ldr	x3, [sp, #248]
  404350:	mov	x2, x0
  404354:	mov	w0, #0x8                   	// #8
  404358:	bl	401960 <errx@plt>
  40435c:	ldr	x0, [sp, #248]
  404360:	mov	x2, x0
  404364:	ldr	x1, [sp, #192]
  404368:	ldr	w0, [sp, #220]
  40436c:	bl	401810 <write@plt>
  404370:	str	x0, [sp, #184]
  404374:	ldr	x1, [sp, #248]
  404378:	ldr	x0, [sp, #184]
  40437c:	cmp	x1, x0
  404380:	b.eq	4043a4 <ferror@plt+0x29a4>  // b.none
  404384:	adrp	x0, 408000 <ferror@plt+0x6600>
  404388:	add	x0, x0, #0xea8
  40438c:	bl	4019c0 <gettext@plt>
  404390:	ldr	x3, [sp, #248]
  404394:	ldr	x2, [sp, #184]
  404398:	mov	x1, x0
  40439c:	mov	w0, #0x8                   	// #8
  4043a0:	bl	401960 <errx@plt>
  4043a4:	ldr	w0, [sp, #220]
  4043a8:	bl	401d94 <ferror@plt+0x394>
  4043ac:	cmp	w0, #0x0
  4043b0:	b.eq	4043cc <ferror@plt+0x29cc>  // b.none
  4043b4:	adrp	x0, 408000 <ferror@plt+0x6600>
  4043b8:	add	x0, x0, #0xed0
  4043bc:	bl	4019c0 <gettext@plt>
  4043c0:	mov	x1, x0
  4043c4:	mov	w0, #0x8                   	// #8
  4043c8:	bl	4019e0 <err@plt>
  4043cc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4043d0:	add	x0, x0, #0x2a8
  4043d4:	ldr	w0, [x0]
  4043d8:	cmp	w0, #0x0
  4043dc:	b.eq	4043f4 <ferror@plt+0x29f4>  // b.none
  4043e0:	adrp	x0, 408000 <ferror@plt+0x6600>
  4043e4:	add	x0, x0, #0xee0
  4043e8:	bl	4019c0 <gettext@plt>
  4043ec:	mov	w1, #0xff                  	// #255
  4043f0:	bl	401950 <warnx@plt>
  4043f4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4043f8:	add	x0, x0, #0x2ac
  4043fc:	ldr	w0, [x0]
  404400:	cmp	w0, #0x0
  404404:	b.eq	404418 <ferror@plt+0x2a18>  // b.none
  404408:	adrp	x0, 408000 <ferror@plt+0x6600>
  40440c:	add	x0, x0, #0xf10
  404410:	bl	4019c0 <gettext@plt>
  404414:	bl	401950 <warnx@plt>
  404418:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40441c:	add	x0, x0, #0x2b0
  404420:	ldr	w0, [x0]
  404424:	cmp	w0, #0x0
  404428:	b.eq	404440 <ferror@plt+0x2a40>  // b.none
  40442c:	adrp	x0, 408000 <ferror@plt+0x6600>
  404430:	add	x0, x0, #0xf40
  404434:	bl	4019c0 <gettext@plt>
  404438:	mov	x1, #0x10                  	// #16
  40443c:	bl	401950 <warnx@plt>
  404440:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404444:	add	x0, x0, #0x2b4
  404448:	ldr	w0, [x0]
  40444c:	cmp	w0, #0x0
  404450:	b.eq	404468 <ferror@plt+0x2a68>  // b.none
  404454:	adrp	x0, 408000 <ferror@plt+0x6600>
  404458:	add	x0, x0, #0xf78
  40445c:	bl	4019c0 <gettext@plt>
  404460:	mov	w1, #0x10                  	// #16
  404464:	bl	401950 <warnx@plt>
  404468:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40446c:	add	x0, x0, #0x2a4
  404470:	ldr	w0, [x0]
  404474:	cmp	w0, #0x0
  404478:	b.eq	404490 <ferror@plt+0x2a90>  // b.none
  40447c:	adrp	x0, 408000 <ferror@plt+0x6600>
  404480:	add	x0, x0, #0xfc0
  404484:	bl	4019c0 <gettext@plt>
  404488:	mov	w1, #0x8                   	// #8
  40448c:	bl	401950 <warnx@plt>
  404490:	adrp	x0, 41b000 <ferror@plt+0x19600>
  404494:	add	x0, x0, #0x2a0
  404498:	ldr	w0, [x0]
  40449c:	cmp	w0, #0x0
  4044a0:	b.eq	4044b8 <ferror@plt+0x2ab8>  // b.none
  4044a4:	adrp	x0, 409000 <ferror@plt+0x7600>
  4044a8:	add	x0, x0, #0x8
  4044ac:	bl	4019c0 <gettext@plt>
  4044b0:	mov	w1, #0x1a                  	// #26
  4044b4:	bl	401950 <warnx@plt>
  4044b8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4044bc:	add	x0, x0, #0x284
  4044c0:	ldr	w0, [x0]
  4044c4:	cmp	w0, #0x0
  4044c8:	b.eq	404538 <ferror@plt+0x2b38>  // b.none
  4044cc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4044d0:	add	x0, x0, #0x2a8
  4044d4:	ldr	w1, [x0]
  4044d8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4044dc:	add	x0, x0, #0x2ac
  4044e0:	ldr	w0, [x0]
  4044e4:	orr	w1, w1, w0
  4044e8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4044ec:	add	x0, x0, #0x2b0
  4044f0:	ldr	w0, [x0]
  4044f4:	orr	w1, w1, w0
  4044f8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4044fc:	add	x0, x0, #0x2b4
  404500:	ldr	w0, [x0]
  404504:	orr	w1, w1, w0
  404508:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40450c:	add	x0, x0, #0x2a4
  404510:	ldr	w0, [x0]
  404514:	orr	w1, w1, w0
  404518:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40451c:	add	x0, x0, #0x2a0
  404520:	ldr	w0, [x0]
  404524:	orr	w0, w1, w0
  404528:	cmp	w0, #0x0
  40452c:	b.eq	404538 <ferror@plt+0x2b38>  // b.none
  404530:	mov	w0, #0x8                   	// #8
  404534:	bl	401660 <exit@plt>
  404538:	mov	w0, #0x0                   	// #0
  40453c:	ldr	x19, [sp, #16]
  404540:	ldp	x29, x30, [sp], #256
  404544:	ret
  404548:	sub	sp, sp, #0x10
  40454c:	str	w0, [sp, #12]
  404550:	ldr	w0, [sp, #12]
  404554:	rev	w0, w0
  404558:	add	sp, sp, #0x10
  40455c:	ret
  404560:	stp	x29, x30, [sp, #-32]!
  404564:	mov	x29, sp
  404568:	str	w0, [sp, #28]
  40456c:	str	w1, [sp, #24]
  404570:	ldr	w0, [sp, #28]
  404574:	cmp	w0, #0x0
  404578:	b.eq	404588 <ferror@plt+0x2b88>  // b.none
  40457c:	ldr	w0, [sp, #24]
  404580:	bl	404548 <ferror@plt+0x2b48>
  404584:	b	40458c <ferror@plt+0x2b8c>
  404588:	ldr	w0, [sp, #24]
  40458c:	ldp	x29, x30, [sp], #32
  404590:	ret
  404594:	stp	x29, x30, [sp, #-32]!
  404598:	mov	x29, sp
  40459c:	str	w0, [sp, #28]
  4045a0:	str	x1, [sp, #16]
  4045a4:	ldr	w0, [sp, #28]
  4045a8:	cmp	w0, #0x0
  4045ac:	b.eq	404670 <ferror@plt+0x2c70>  // b.none
  4045b0:	ldr	x0, [sp, #16]
  4045b4:	ldr	w0, [x0]
  4045b8:	bl	404548 <ferror@plt+0x2b48>
  4045bc:	mov	w1, w0
  4045c0:	ldr	x0, [sp, #16]
  4045c4:	str	w1, [x0]
  4045c8:	ldr	x0, [sp, #16]
  4045cc:	ldr	w0, [x0, #4]
  4045d0:	bl	404548 <ferror@plt+0x2b48>
  4045d4:	mov	w1, w0
  4045d8:	ldr	x0, [sp, #16]
  4045dc:	str	w1, [x0, #4]
  4045e0:	ldr	x0, [sp, #16]
  4045e4:	ldr	w0, [x0, #8]
  4045e8:	bl	404548 <ferror@plt+0x2b48>
  4045ec:	mov	w1, w0
  4045f0:	ldr	x0, [sp, #16]
  4045f4:	str	w1, [x0, #8]
  4045f8:	ldr	x0, [sp, #16]
  4045fc:	ldr	w0, [x0, #12]
  404600:	bl	404548 <ferror@plt+0x2b48>
  404604:	mov	w1, w0
  404608:	ldr	x0, [sp, #16]
  40460c:	str	w1, [x0, #12]
  404610:	ldr	x0, [sp, #16]
  404614:	ldr	w0, [x0, #32]
  404618:	bl	404548 <ferror@plt+0x2b48>
  40461c:	mov	w1, w0
  404620:	ldr	x0, [sp, #16]
  404624:	str	w1, [x0, #32]
  404628:	ldr	x0, [sp, #16]
  40462c:	ldr	w0, [x0, #36]
  404630:	bl	404548 <ferror@plt+0x2b48>
  404634:	mov	w1, w0
  404638:	ldr	x0, [sp, #16]
  40463c:	str	w1, [x0, #36]
  404640:	ldr	x0, [sp, #16]
  404644:	ldr	w0, [x0, #40]
  404648:	bl	404548 <ferror@plt+0x2b48>
  40464c:	mov	w1, w0
  404650:	ldr	x0, [sp, #16]
  404654:	str	w1, [x0, #40]
  404658:	ldr	x0, [sp, #16]
  40465c:	ldr	w0, [x0, #44]
  404660:	bl	404548 <ferror@plt+0x2b48>
  404664:	mov	w1, w0
  404668:	ldr	x0, [sp, #16]
  40466c:	str	w1, [x0, #44]
  404670:	nop
  404674:	ldp	x29, x30, [sp], #32
  404678:	ret
  40467c:	stp	x29, x30, [sp, #-80]!
  404680:	mov	x29, sp
  404684:	str	w0, [sp, #44]
  404688:	str	w1, [sp, #40]
  40468c:	str	x2, [sp, #32]
  404690:	str	x3, [sp, #24]
  404694:	ldr	w1, [sp, #44]
  404698:	ldr	w0, [sp, #40]
  40469c:	cmp	w1, w0
  4046a0:	b.ne	4046b8 <ferror@plt+0x2cb8>  // b.any
  4046a4:	mov	x2, #0xc                   	// #12
  4046a8:	ldr	x1, [sp, #32]
  4046ac:	ldr	x0, [sp, #24]
  4046b0:	bl	401610 <memmove@plt>
  4046b4:	b	404924 <ferror@plt+0x2f24>
  4046b8:	ldr	x0, [sp, #32]
  4046bc:	str	x0, [sp, #72]
  4046c0:	ldr	x0, [sp, #72]
  4046c4:	ldrb	w0, [x0, #1]
  4046c8:	strb	w0, [sp, #56]
  4046cc:	ldr	x0, [sp, #72]
  4046d0:	ldrb	w0, [x0]
  4046d4:	strb	w0, [sp, #57]
  4046d8:	ldr	x0, [sp, #72]
  4046dc:	ldrb	w0, [x0, #3]
  4046e0:	strb	w0, [sp, #58]
  4046e4:	ldr	x0, [sp, #72]
  4046e8:	ldrb	w0, [x0, #2]
  4046ec:	strb	w0, [sp, #59]
  4046f0:	ldr	x0, [sp, #72]
  4046f4:	ldrb	w0, [x0, #6]
  4046f8:	strb	w0, [sp, #60]
  4046fc:	ldr	x0, [sp, #72]
  404700:	ldrb	w0, [x0, #5]
  404704:	strb	w0, [sp, #61]
  404708:	ldr	x0, [sp, #72]
  40470c:	ldrb	w0, [x0, #4]
  404710:	strb	w0, [sp, #62]
  404714:	ldr	x0, [sp, #72]
  404718:	ldrb	w0, [x0, #7]
  40471c:	strb	w0, [sp, #63]
  404720:	ldr	w0, [sp, #40]
  404724:	cmp	w0, #0x0
  404728:	b.eq	404820 <ferror@plt+0x2e20>  // b.none
  40472c:	ldr	x0, [sp, #72]
  404730:	add	x0, x0, #0x8
  404734:	ldrb	w0, [x0]
  404738:	lsl	w0, w0, #2
  40473c:	sxtb	w1, w0
  404740:	ldr	x0, [sp, #72]
  404744:	add	x0, x0, #0xb
  404748:	ldrb	w0, [x0]
  40474c:	lsr	w0, w0, #6
  404750:	and	w0, w0, #0xff
  404754:	sxtb	w0, w0
  404758:	orr	w0, w1, w0
  40475c:	sxtb	w0, w0
  404760:	and	w0, w0, #0xff
  404764:	strb	w0, [sp, #64]
  404768:	ldr	x0, [sp, #72]
  40476c:	add	x0, x0, #0xb
  404770:	ldrb	w0, [x0]
  404774:	lsl	w0, w0, #2
  404778:	sxtb	w1, w0
  40477c:	ldr	x0, [sp, #72]
  404780:	add	x0, x0, #0xa
  404784:	ldrb	w0, [x0]
  404788:	lsr	w0, w0, #6
  40478c:	and	w0, w0, #0xff
  404790:	sxtb	w0, w0
  404794:	orr	w0, w1, w0
  404798:	sxtb	w0, w0
  40479c:	and	w0, w0, #0xff
  4047a0:	strb	w0, [sp, #65]
  4047a4:	ldr	x0, [sp, #72]
  4047a8:	add	x0, x0, #0xa
  4047ac:	ldrb	w0, [x0]
  4047b0:	lsl	w0, w0, #2
  4047b4:	sxtb	w1, w0
  4047b8:	ldr	x0, [sp, #72]
  4047bc:	add	x0, x0, #0x9
  4047c0:	ldrb	w0, [x0]
  4047c4:	lsr	w0, w0, #6
  4047c8:	and	w0, w0, #0xff
  4047cc:	sxtb	w0, w0
  4047d0:	orr	w0, w1, w0
  4047d4:	sxtb	w0, w0
  4047d8:	and	w0, w0, #0xff
  4047dc:	strb	w0, [sp, #66]
  4047e0:	ldr	x0, [sp, #72]
  4047e4:	add	x0, x0, #0x9
  4047e8:	ldrb	w0, [x0]
  4047ec:	lsl	w0, w0, #2
  4047f0:	sxtb	w1, w0
  4047f4:	ldr	x0, [sp, #72]
  4047f8:	add	x0, x0, #0x8
  4047fc:	ldrb	w0, [x0]
  404800:	lsr	w0, w0, #6
  404804:	and	w0, w0, #0xff
  404808:	sxtb	w0, w0
  40480c:	orr	w0, w1, w0
  404810:	sxtb	w0, w0
  404814:	and	w0, w0, #0xff
  404818:	strb	w0, [sp, #67]
  40481c:	b	404910 <ferror@plt+0x2f10>
  404820:	ldr	x0, [sp, #72]
  404824:	add	x0, x0, #0x8
  404828:	ldrb	w0, [x0]
  40482c:	lsr	w0, w0, #2
  404830:	and	w0, w0, #0xff
  404834:	sxtb	w1, w0
  404838:	ldr	x0, [sp, #72]
  40483c:	add	x0, x0, #0xb
  404840:	ldrb	w0, [x0]
  404844:	lsl	w0, w0, #6
  404848:	sxtb	w0, w0
  40484c:	orr	w0, w1, w0
  404850:	sxtb	w0, w0
  404854:	and	w0, w0, #0xff
  404858:	strb	w0, [sp, #64]
  40485c:	ldr	x0, [sp, #72]
  404860:	add	x0, x0, #0xb
  404864:	ldrb	w0, [x0]
  404868:	lsr	w0, w0, #2
  40486c:	and	w0, w0, #0xff
  404870:	sxtb	w1, w0
  404874:	ldr	x0, [sp, #72]
  404878:	add	x0, x0, #0xa
  40487c:	ldrb	w0, [x0]
  404880:	lsl	w0, w0, #6
  404884:	sxtb	w0, w0
  404888:	orr	w0, w1, w0
  40488c:	sxtb	w0, w0
  404890:	and	w0, w0, #0xff
  404894:	strb	w0, [sp, #65]
  404898:	ldr	x0, [sp, #72]
  40489c:	add	x0, x0, #0xa
  4048a0:	ldrb	w0, [x0]
  4048a4:	lsr	w0, w0, #2
  4048a8:	and	w0, w0, #0xff
  4048ac:	sxtb	w1, w0
  4048b0:	ldr	x0, [sp, #72]
  4048b4:	add	x0, x0, #0x9
  4048b8:	ldrb	w0, [x0]
  4048bc:	lsl	w0, w0, #6
  4048c0:	sxtb	w0, w0
  4048c4:	orr	w0, w1, w0
  4048c8:	sxtb	w0, w0
  4048cc:	and	w0, w0, #0xff
  4048d0:	strb	w0, [sp, #66]
  4048d4:	ldr	x0, [sp, #72]
  4048d8:	add	x0, x0, #0x9
  4048dc:	ldrb	w0, [x0]
  4048e0:	lsr	w0, w0, #2
  4048e4:	and	w0, w0, #0xff
  4048e8:	sxtb	w1, w0
  4048ec:	ldr	x0, [sp, #72]
  4048f0:	add	x0, x0, #0x8
  4048f4:	ldrb	w0, [x0]
  4048f8:	lsl	w0, w0, #6
  4048fc:	sxtb	w0, w0
  404900:	orr	w0, w1, w0
  404904:	sxtb	w0, w0
  404908:	and	w0, w0, #0xff
  40490c:	strb	w0, [sp, #67]
  404910:	add	x0, sp, #0x38
  404914:	mov	x2, #0xc                   	// #12
  404918:	mov	x1, x0
  40491c:	ldr	x0, [sp, #24]
  404920:	bl	401610 <memmove@plt>
  404924:	nop
  404928:	ldp	x29, x30, [sp], #80
  40492c:	ret
  404930:	stp	x29, x30, [sp, #-48]!
  404934:	mov	x29, sp
  404938:	str	w0, [sp, #44]
  40493c:	str	x1, [sp, #32]
  404940:	str	x2, [sp, #24]
  404944:	ldr	x3, [sp, #24]
  404948:	ldr	x2, [sp, #32]
  40494c:	mov	w1, #0x0                   	// #0
  404950:	ldr	w0, [sp, #44]
  404954:	bl	40467c <ferror@plt+0x2c7c>
  404958:	nop
  40495c:	ldp	x29, x30, [sp], #48
  404960:	ret
  404964:	stp	x29, x30, [sp, #-48]!
  404968:	mov	x29, sp
  40496c:	str	w0, [sp, #44]
  404970:	str	x1, [sp, #32]
  404974:	str	x2, [sp, #24]
  404978:	ldr	x3, [sp, #24]
  40497c:	ldr	x2, [sp, #32]
  404980:	ldr	w1, [sp, #44]
  404984:	mov	w0, #0x0                   	// #0
  404988:	bl	40467c <ferror@plt+0x2c7c>
  40498c:	nop
  404990:	ldp	x29, x30, [sp], #48
  404994:	ret
  404998:	sub	sp, sp, #0x10
  40499c:	str	x0, [sp, #8]
  4049a0:	ldr	x0, [sp, #8]
  4049a4:	mov	w1, #0x2301                	// #8961
  4049a8:	movk	w1, #0x6745, lsl #16
  4049ac:	str	w1, [x0]
  4049b0:	ldr	x0, [sp, #8]
  4049b4:	mov	w1, #0xab89                	// #43913
  4049b8:	movk	w1, #0xefcd, lsl #16
  4049bc:	str	w1, [x0, #4]
  4049c0:	ldr	x0, [sp, #8]
  4049c4:	mov	w1, #0xdcfe                	// #56574
  4049c8:	movk	w1, #0x98ba, lsl #16
  4049cc:	str	w1, [x0, #8]
  4049d0:	ldr	x0, [sp, #8]
  4049d4:	mov	w1, #0x5476                	// #21622
  4049d8:	movk	w1, #0x1032, lsl #16
  4049dc:	str	w1, [x0, #12]
  4049e0:	ldr	x0, [sp, #8]
  4049e4:	str	wzr, [x0, #16]
  4049e8:	ldr	x0, [sp, #8]
  4049ec:	str	wzr, [x0, #20]
  4049f0:	nop
  4049f4:	add	sp, sp, #0x10
  4049f8:	ret
  4049fc:	stp	x29, x30, [sp, #-64]!
  404a00:	mov	x29, sp
  404a04:	str	x0, [sp, #40]
  404a08:	str	x1, [sp, #32]
  404a0c:	str	w2, [sp, #28]
  404a10:	ldr	x0, [sp, #40]
  404a14:	ldr	w0, [x0, #16]
  404a18:	str	w0, [sp, #60]
  404a1c:	ldr	w0, [sp, #28]
  404a20:	lsl	w1, w0, #3
  404a24:	ldr	w0, [sp, #60]
  404a28:	add	w1, w1, w0
  404a2c:	ldr	x0, [sp, #40]
  404a30:	str	w1, [x0, #16]
  404a34:	ldr	x0, [sp, #40]
  404a38:	ldr	w0, [x0, #16]
  404a3c:	ldr	w1, [sp, #60]
  404a40:	cmp	w1, w0
  404a44:	b.ls	404a5c <ferror@plt+0x305c>  // b.plast
  404a48:	ldr	x0, [sp, #40]
  404a4c:	ldr	w0, [x0, #20]
  404a50:	add	w1, w0, #0x1
  404a54:	ldr	x0, [sp, #40]
  404a58:	str	w1, [x0, #20]
  404a5c:	ldr	x0, [sp, #40]
  404a60:	ldr	w1, [x0, #20]
  404a64:	ldr	w0, [sp, #28]
  404a68:	lsr	w0, w0, #29
  404a6c:	add	w1, w1, w0
  404a70:	ldr	x0, [sp, #40]
  404a74:	str	w1, [x0, #20]
  404a78:	ldr	w0, [sp, #60]
  404a7c:	lsr	w0, w0, #3
  404a80:	and	w0, w0, #0x3f
  404a84:	str	w0, [sp, #60]
  404a88:	ldr	w0, [sp, #60]
  404a8c:	cmp	w0, #0x0
  404a90:	b.eq	404b74 <ferror@plt+0x3174>  // b.none
  404a94:	ldr	x0, [sp, #40]
  404a98:	add	x1, x0, #0x18
  404a9c:	ldr	w0, [sp, #60]
  404aa0:	add	x0, x1, x0
  404aa4:	str	x0, [sp, #48]
  404aa8:	mov	w1, #0x40                  	// #64
  404aac:	ldr	w0, [sp, #60]
  404ab0:	sub	w0, w1, w0
  404ab4:	str	w0, [sp, #60]
  404ab8:	ldr	w1, [sp, #28]
  404abc:	ldr	w0, [sp, #60]
  404ac0:	cmp	w1, w0
  404ac4:	b.cs	404ae0 <ferror@plt+0x30e0>  // b.hs, b.nlast
  404ac8:	ldr	w0, [sp, #28]
  404acc:	mov	x2, x0
  404ad0:	ldr	x1, [sp, #32]
  404ad4:	ldr	x0, [sp, #48]
  404ad8:	bl	401600 <memcpy@plt>
  404adc:	b	404b98 <ferror@plt+0x3198>
  404ae0:	ldr	w0, [sp, #60]
  404ae4:	mov	x2, x0
  404ae8:	ldr	x1, [sp, #32]
  404aec:	ldr	x0, [sp, #48]
  404af0:	bl	401600 <memcpy@plt>
  404af4:	ldr	x2, [sp, #40]
  404af8:	ldr	x0, [sp, #40]
  404afc:	add	x0, x0, #0x18
  404b00:	mov	x1, x0
  404b04:	mov	x0, x2
  404b08:	bl	404cdc <ferror@plt+0x32dc>
  404b0c:	ldr	w0, [sp, #60]
  404b10:	ldr	x1, [sp, #32]
  404b14:	add	x0, x1, x0
  404b18:	str	x0, [sp, #32]
  404b1c:	ldr	w1, [sp, #28]
  404b20:	ldr	w0, [sp, #60]
  404b24:	sub	w0, w1, w0
  404b28:	str	w0, [sp, #28]
  404b2c:	b	404b74 <ferror@plt+0x3174>
  404b30:	ldr	x0, [sp, #40]
  404b34:	add	x0, x0, #0x18
  404b38:	mov	x2, #0x40                  	// #64
  404b3c:	ldr	x1, [sp, #32]
  404b40:	bl	401600 <memcpy@plt>
  404b44:	ldr	x2, [sp, #40]
  404b48:	ldr	x0, [sp, #40]
  404b4c:	add	x0, x0, #0x18
  404b50:	mov	x1, x0
  404b54:	mov	x0, x2
  404b58:	bl	404cdc <ferror@plt+0x32dc>
  404b5c:	ldr	x0, [sp, #32]
  404b60:	add	x0, x0, #0x40
  404b64:	str	x0, [sp, #32]
  404b68:	ldr	w0, [sp, #28]
  404b6c:	sub	w0, w0, #0x40
  404b70:	str	w0, [sp, #28]
  404b74:	ldr	w0, [sp, #28]
  404b78:	cmp	w0, #0x3f
  404b7c:	b.hi	404b30 <ferror@plt+0x3130>  // b.pmore
  404b80:	ldr	x0, [sp, #40]
  404b84:	add	x0, x0, #0x18
  404b88:	ldr	w1, [sp, #28]
  404b8c:	mov	x2, x1
  404b90:	ldr	x1, [sp, #32]
  404b94:	bl	401600 <memcpy@plt>
  404b98:	ldp	x29, x30, [sp], #64
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-48]!
  404ba4:	mov	x29, sp
  404ba8:	str	x0, [sp, #24]
  404bac:	str	x1, [sp, #16]
  404bb0:	ldr	x0, [sp, #16]
  404bb4:	ldr	w0, [x0, #16]
  404bb8:	lsr	w0, w0, #3
  404bbc:	and	w0, w0, #0x3f
  404bc0:	str	w0, [sp, #44]
  404bc4:	ldr	x0, [sp, #16]
  404bc8:	add	x1, x0, #0x18
  404bcc:	ldr	w0, [sp, #44]
  404bd0:	add	x0, x1, x0
  404bd4:	str	x0, [sp, #32]
  404bd8:	ldr	x0, [sp, #32]
  404bdc:	add	x1, x0, #0x1
  404be0:	str	x1, [sp, #32]
  404be4:	mov	w1, #0xffffff80            	// #-128
  404be8:	strb	w1, [x0]
  404bec:	mov	w1, #0x3f                  	// #63
  404bf0:	ldr	w0, [sp, #44]
  404bf4:	sub	w0, w1, w0
  404bf8:	str	w0, [sp, #44]
  404bfc:	ldr	w0, [sp, #44]
  404c00:	cmp	w0, #0x7
  404c04:	b.hi	404c4c <ferror@plt+0x324c>  // b.pmore
  404c08:	ldr	w0, [sp, #44]
  404c0c:	mov	x2, x0
  404c10:	mov	w1, #0x0                   	// #0
  404c14:	ldr	x0, [sp, #32]
  404c18:	bl	401790 <memset@plt>
  404c1c:	ldr	x2, [sp, #16]
  404c20:	ldr	x0, [sp, #16]
  404c24:	add	x0, x0, #0x18
  404c28:	mov	x1, x0
  404c2c:	mov	x0, x2
  404c30:	bl	404cdc <ferror@plt+0x32dc>
  404c34:	ldr	x0, [sp, #16]
  404c38:	add	x0, x0, #0x18
  404c3c:	mov	x2, #0x38                  	// #56
  404c40:	mov	w1, #0x0                   	// #0
  404c44:	bl	401790 <memset@plt>
  404c48:	b	404c68 <ferror@plt+0x3268>
  404c4c:	ldr	w0, [sp, #44]
  404c50:	sub	w0, w0, #0x8
  404c54:	mov	w0, w0
  404c58:	mov	x2, x0
  404c5c:	mov	w1, #0x0                   	// #0
  404c60:	ldr	x0, [sp, #32]
  404c64:	bl	401790 <memset@plt>
  404c68:	ldr	x0, [sp, #16]
  404c6c:	add	x0, x0, #0x50
  404c70:	ldr	x1, [sp, #16]
  404c74:	add	x1, x1, #0x10
  404c78:	ldr	w1, [x1]
  404c7c:	str	w1, [x0]
  404c80:	ldr	x0, [sp, #16]
  404c84:	add	x0, x0, #0x54
  404c88:	ldr	x1, [sp, #16]
  404c8c:	add	x1, x1, #0x14
  404c90:	ldr	w1, [x1]
  404c94:	str	w1, [x0]
  404c98:	ldr	x2, [sp, #16]
  404c9c:	ldr	x0, [sp, #16]
  404ca0:	add	x0, x0, #0x18
  404ca4:	mov	x1, x0
  404ca8:	mov	x0, x2
  404cac:	bl	404cdc <ferror@plt+0x32dc>
  404cb0:	ldr	x0, [sp, #16]
  404cb4:	ldp	x0, x1, [x0]
  404cb8:	ldr	x2, [sp, #24]
  404cbc:	stp	x0, x1, [x2]
  404cc0:	mov	x2, #0x58                  	// #88
  404cc4:	mov	w1, #0x0                   	// #0
  404cc8:	ldr	x0, [sp, #16]
  404ccc:	bl	401790 <memset@plt>
  404cd0:	nop
  404cd4:	ldp	x29, x30, [sp], #48
  404cd8:	ret
  404cdc:	stp	x19, x20, [sp, #-48]!
  404ce0:	stp	x21, x22, [sp, #16]
  404ce4:	str	x0, [sp, #40]
  404ce8:	str	x1, [sp, #32]
  404cec:	ldr	x0, [sp, #40]
  404cf0:	ldr	w22, [x0]
  404cf4:	ldr	x0, [sp, #40]
  404cf8:	ldr	w21, [x0, #4]
  404cfc:	ldr	x0, [sp, #40]
  404d00:	ldr	w20, [x0, #8]
  404d04:	ldr	x0, [sp, #40]
  404d08:	ldr	w19, [x0, #12]
  404d0c:	eor	w0, w20, w19
  404d10:	and	w0, w21, w0
  404d14:	eor	w1, w19, w0
  404d18:	ldr	x0, [sp, #32]
  404d1c:	ldr	w0, [x0]
  404d20:	add	w0, w1, w0
  404d24:	add	w1, w22, w0
  404d28:	mov	w0, #0xa478                	// #42104
  404d2c:	movk	w0, #0xd76a, lsl #16
  404d30:	add	w22, w1, w0
  404d34:	ror	w22, w22, #25
  404d38:	add	w22, w22, w21
  404d3c:	eor	w0, w21, w20
  404d40:	and	w0, w22, w0
  404d44:	eor	w1, w20, w0
  404d48:	ldr	x0, [sp, #32]
  404d4c:	add	x0, x0, #0x4
  404d50:	ldr	w0, [x0]
  404d54:	add	w0, w1, w0
  404d58:	add	w1, w19, w0
  404d5c:	mov	w0, #0xb756                	// #46934
  404d60:	movk	w0, #0xe8c7, lsl #16
  404d64:	add	w19, w1, w0
  404d68:	ror	w19, w19, #20
  404d6c:	add	w19, w19, w22
  404d70:	eor	w0, w22, w21
  404d74:	and	w0, w19, w0
  404d78:	eor	w1, w21, w0
  404d7c:	ldr	x0, [sp, #32]
  404d80:	add	x0, x0, #0x8
  404d84:	ldr	w0, [x0]
  404d88:	add	w0, w1, w0
  404d8c:	add	w1, w20, w0
  404d90:	mov	w0, #0x70db                	// #28891
  404d94:	movk	w0, #0x2420, lsl #16
  404d98:	add	w20, w1, w0
  404d9c:	ror	w20, w20, #15
  404da0:	add	w20, w20, w19
  404da4:	eor	w0, w19, w22
  404da8:	and	w0, w20, w0
  404dac:	eor	w1, w22, w0
  404db0:	ldr	x0, [sp, #32]
  404db4:	add	x0, x0, #0xc
  404db8:	ldr	w0, [x0]
  404dbc:	add	w0, w1, w0
  404dc0:	add	w1, w21, w0
  404dc4:	mov	w0, #0xceee                	// #52974
  404dc8:	movk	w0, #0xc1bd, lsl #16
  404dcc:	add	w21, w1, w0
  404dd0:	ror	w21, w21, #10
  404dd4:	add	w21, w21, w20
  404dd8:	eor	w0, w20, w19
  404ddc:	and	w0, w21, w0
  404de0:	eor	w1, w19, w0
  404de4:	ldr	x0, [sp, #32]
  404de8:	add	x0, x0, #0x10
  404dec:	ldr	w0, [x0]
  404df0:	add	w0, w1, w0
  404df4:	add	w1, w22, w0
  404df8:	mov	w0, #0xfaf                 	// #4015
  404dfc:	movk	w0, #0xf57c, lsl #16
  404e00:	add	w22, w1, w0
  404e04:	ror	w22, w22, #25
  404e08:	add	w22, w22, w21
  404e0c:	eor	w0, w21, w20
  404e10:	and	w0, w22, w0
  404e14:	eor	w1, w20, w0
  404e18:	ldr	x0, [sp, #32]
  404e1c:	add	x0, x0, #0x14
  404e20:	ldr	w0, [x0]
  404e24:	add	w0, w1, w0
  404e28:	add	w1, w19, w0
  404e2c:	mov	w0, #0xc62a                	// #50730
  404e30:	movk	w0, #0x4787, lsl #16
  404e34:	add	w19, w1, w0
  404e38:	ror	w19, w19, #20
  404e3c:	add	w19, w19, w22
  404e40:	eor	w0, w22, w21
  404e44:	and	w0, w19, w0
  404e48:	eor	w1, w21, w0
  404e4c:	ldr	x0, [sp, #32]
  404e50:	add	x0, x0, #0x18
  404e54:	ldr	w0, [x0]
  404e58:	add	w0, w1, w0
  404e5c:	add	w1, w20, w0
  404e60:	mov	w0, #0x4613                	// #17939
  404e64:	movk	w0, #0xa830, lsl #16
  404e68:	add	w20, w1, w0
  404e6c:	ror	w20, w20, #15
  404e70:	add	w20, w20, w19
  404e74:	eor	w0, w19, w22
  404e78:	and	w0, w20, w0
  404e7c:	eor	w1, w22, w0
  404e80:	ldr	x0, [sp, #32]
  404e84:	add	x0, x0, #0x1c
  404e88:	ldr	w0, [x0]
  404e8c:	add	w0, w1, w0
  404e90:	add	w1, w21, w0
  404e94:	mov	w0, #0x9501                	// #38145
  404e98:	movk	w0, #0xfd46, lsl #16
  404e9c:	add	w21, w1, w0
  404ea0:	ror	w21, w21, #10
  404ea4:	add	w21, w21, w20
  404ea8:	eor	w0, w20, w19
  404eac:	and	w0, w21, w0
  404eb0:	eor	w1, w19, w0
  404eb4:	ldr	x0, [sp, #32]
  404eb8:	add	x0, x0, #0x20
  404ebc:	ldr	w0, [x0]
  404ec0:	add	w0, w1, w0
  404ec4:	add	w1, w22, w0
  404ec8:	mov	w0, #0x98d8                	// #39128
  404ecc:	movk	w0, #0x6980, lsl #16
  404ed0:	add	w22, w1, w0
  404ed4:	ror	w22, w22, #25
  404ed8:	add	w22, w22, w21
  404edc:	eor	w0, w21, w20
  404ee0:	and	w0, w22, w0
  404ee4:	eor	w1, w20, w0
  404ee8:	ldr	x0, [sp, #32]
  404eec:	add	x0, x0, #0x24
  404ef0:	ldr	w0, [x0]
  404ef4:	add	w0, w1, w0
  404ef8:	add	w1, w19, w0
  404efc:	mov	w0, #0xf7af                	// #63407
  404f00:	movk	w0, #0x8b44, lsl #16
  404f04:	add	w19, w1, w0
  404f08:	ror	w19, w19, #20
  404f0c:	add	w19, w19, w22
  404f10:	eor	w0, w22, w21
  404f14:	and	w0, w19, w0
  404f18:	eor	w1, w21, w0
  404f1c:	ldr	x0, [sp, #32]
  404f20:	add	x0, x0, #0x28
  404f24:	ldr	w0, [x0]
  404f28:	add	w0, w1, w0
  404f2c:	add	w1, w20, w0
  404f30:	mov	w0, #0xffff5bb1            	// #-42063
  404f34:	add	w20, w1, w0
  404f38:	ror	w20, w20, #15
  404f3c:	add	w20, w20, w19
  404f40:	eor	w0, w19, w22
  404f44:	and	w0, w20, w0
  404f48:	eor	w1, w22, w0
  404f4c:	ldr	x0, [sp, #32]
  404f50:	add	x0, x0, #0x2c
  404f54:	ldr	w0, [x0]
  404f58:	add	w0, w1, w0
  404f5c:	add	w1, w21, w0
  404f60:	mov	w0, #0xd7be                	// #55230
  404f64:	movk	w0, #0x895c, lsl #16
  404f68:	add	w21, w1, w0
  404f6c:	ror	w21, w21, #10
  404f70:	add	w21, w21, w20
  404f74:	eor	w0, w20, w19
  404f78:	and	w0, w21, w0
  404f7c:	eor	w1, w19, w0
  404f80:	ldr	x0, [sp, #32]
  404f84:	add	x0, x0, #0x30
  404f88:	ldr	w0, [x0]
  404f8c:	add	w0, w1, w0
  404f90:	add	w1, w22, w0
  404f94:	mov	w0, #0x1122                	// #4386
  404f98:	movk	w0, #0x6b90, lsl #16
  404f9c:	add	w22, w1, w0
  404fa0:	ror	w22, w22, #25
  404fa4:	add	w22, w22, w21
  404fa8:	eor	w0, w21, w20
  404fac:	and	w0, w22, w0
  404fb0:	eor	w1, w20, w0
  404fb4:	ldr	x0, [sp, #32]
  404fb8:	add	x0, x0, #0x34
  404fbc:	ldr	w0, [x0]
  404fc0:	add	w0, w1, w0
  404fc4:	add	w1, w19, w0
  404fc8:	mov	w0, #0x7193                	// #29075
  404fcc:	movk	w0, #0xfd98, lsl #16
  404fd0:	add	w19, w1, w0
  404fd4:	ror	w19, w19, #20
  404fd8:	add	w19, w19, w22
  404fdc:	eor	w0, w22, w21
  404fe0:	and	w0, w19, w0
  404fe4:	eor	w1, w21, w0
  404fe8:	ldr	x0, [sp, #32]
  404fec:	add	x0, x0, #0x38
  404ff0:	ldr	w0, [x0]
  404ff4:	add	w0, w1, w0
  404ff8:	add	w1, w20, w0
  404ffc:	mov	w0, #0x438e                	// #17294
  405000:	movk	w0, #0xa679, lsl #16
  405004:	add	w20, w1, w0
  405008:	ror	w20, w20, #15
  40500c:	add	w20, w20, w19
  405010:	eor	w0, w19, w22
  405014:	and	w0, w20, w0
  405018:	eor	w1, w22, w0
  40501c:	ldr	x0, [sp, #32]
  405020:	add	x0, x0, #0x3c
  405024:	ldr	w0, [x0]
  405028:	add	w0, w1, w0
  40502c:	add	w1, w21, w0
  405030:	mov	w0, #0x821                 	// #2081
  405034:	movk	w0, #0x49b4, lsl #16
  405038:	add	w21, w1, w0
  40503c:	ror	w21, w21, #10
  405040:	add	w21, w21, w20
  405044:	eor	w0, w21, w20
  405048:	and	w0, w19, w0
  40504c:	eor	w1, w20, w0
  405050:	ldr	x0, [sp, #32]
  405054:	add	x0, x0, #0x4
  405058:	ldr	w0, [x0]
  40505c:	add	w0, w1, w0
  405060:	add	w1, w22, w0
  405064:	mov	w0, #0x2562                	// #9570
  405068:	movk	w0, #0xf61e, lsl #16
  40506c:	add	w22, w1, w0
  405070:	ror	w22, w22, #27
  405074:	add	w22, w22, w21
  405078:	eor	w0, w22, w21
  40507c:	and	w0, w20, w0
  405080:	eor	w1, w21, w0
  405084:	ldr	x0, [sp, #32]
  405088:	add	x0, x0, #0x18
  40508c:	ldr	w0, [x0]
  405090:	add	w0, w1, w0
  405094:	add	w1, w19, w0
  405098:	mov	w0, #0xb340                	// #45888
  40509c:	movk	w0, #0xc040, lsl #16
  4050a0:	add	w19, w1, w0
  4050a4:	ror	w19, w19, #23
  4050a8:	add	w19, w19, w22
  4050ac:	eor	w0, w19, w22
  4050b0:	and	w0, w21, w0
  4050b4:	eor	w1, w22, w0
  4050b8:	ldr	x0, [sp, #32]
  4050bc:	add	x0, x0, #0x2c
  4050c0:	ldr	w0, [x0]
  4050c4:	add	w0, w1, w0
  4050c8:	add	w1, w20, w0
  4050cc:	mov	w0, #0x5a51                	// #23121
  4050d0:	movk	w0, #0x265e, lsl #16
  4050d4:	add	w20, w1, w0
  4050d8:	ror	w20, w20, #18
  4050dc:	add	w20, w20, w19
  4050e0:	eor	w0, w20, w19
  4050e4:	and	w0, w22, w0
  4050e8:	eor	w1, w19, w0
  4050ec:	ldr	x0, [sp, #32]
  4050f0:	ldr	w0, [x0]
  4050f4:	add	w0, w1, w0
  4050f8:	add	w1, w21, w0
  4050fc:	mov	w0, #0xc7aa                	// #51114
  405100:	movk	w0, #0xe9b6, lsl #16
  405104:	add	w21, w1, w0
  405108:	ror	w21, w21, #12
  40510c:	add	w21, w21, w20
  405110:	eor	w0, w21, w20
  405114:	and	w0, w19, w0
  405118:	eor	w1, w20, w0
  40511c:	ldr	x0, [sp, #32]
  405120:	add	x0, x0, #0x14
  405124:	ldr	w0, [x0]
  405128:	add	w0, w1, w0
  40512c:	add	w1, w22, w0
  405130:	mov	w0, #0x105d                	// #4189
  405134:	movk	w0, #0xd62f, lsl #16
  405138:	add	w22, w1, w0
  40513c:	ror	w22, w22, #27
  405140:	add	w22, w22, w21
  405144:	eor	w0, w22, w21
  405148:	and	w0, w20, w0
  40514c:	eor	w1, w21, w0
  405150:	ldr	x0, [sp, #32]
  405154:	add	x0, x0, #0x28
  405158:	ldr	w0, [x0]
  40515c:	add	w0, w1, w0
  405160:	add	w1, w19, w0
  405164:	mov	w0, #0x1453                	// #5203
  405168:	movk	w0, #0x244, lsl #16
  40516c:	add	w19, w1, w0
  405170:	ror	w19, w19, #23
  405174:	add	w19, w19, w22
  405178:	eor	w0, w19, w22
  40517c:	and	w0, w21, w0
  405180:	eor	w1, w22, w0
  405184:	ldr	x0, [sp, #32]
  405188:	add	x0, x0, #0x3c
  40518c:	ldr	w0, [x0]
  405190:	add	w0, w1, w0
  405194:	add	w1, w20, w0
  405198:	mov	w0, #0xe681                	// #59009
  40519c:	movk	w0, #0xd8a1, lsl #16
  4051a0:	add	w20, w1, w0
  4051a4:	ror	w20, w20, #18
  4051a8:	add	w20, w20, w19
  4051ac:	eor	w0, w20, w19
  4051b0:	and	w0, w22, w0
  4051b4:	eor	w1, w19, w0
  4051b8:	ldr	x0, [sp, #32]
  4051bc:	add	x0, x0, #0x10
  4051c0:	ldr	w0, [x0]
  4051c4:	add	w0, w1, w0
  4051c8:	add	w1, w21, w0
  4051cc:	mov	w0, #0xfbc8                	// #64456
  4051d0:	movk	w0, #0xe7d3, lsl #16
  4051d4:	add	w21, w1, w0
  4051d8:	ror	w21, w21, #12
  4051dc:	add	w21, w21, w20
  4051e0:	eor	w0, w21, w20
  4051e4:	and	w0, w19, w0
  4051e8:	eor	w1, w20, w0
  4051ec:	ldr	x0, [sp, #32]
  4051f0:	add	x0, x0, #0x24
  4051f4:	ldr	w0, [x0]
  4051f8:	add	w0, w1, w0
  4051fc:	add	w1, w22, w0
  405200:	mov	w0, #0xcde6                	// #52710
  405204:	movk	w0, #0x21e1, lsl #16
  405208:	add	w22, w1, w0
  40520c:	ror	w22, w22, #27
  405210:	add	w22, w22, w21
  405214:	eor	w0, w22, w21
  405218:	and	w0, w20, w0
  40521c:	eor	w1, w21, w0
  405220:	ldr	x0, [sp, #32]
  405224:	add	x0, x0, #0x38
  405228:	ldr	w0, [x0]
  40522c:	add	w0, w1, w0
  405230:	add	w1, w19, w0
  405234:	mov	w0, #0x7d6                 	// #2006
  405238:	movk	w0, #0xc337, lsl #16
  40523c:	add	w19, w1, w0
  405240:	ror	w19, w19, #23
  405244:	add	w19, w19, w22
  405248:	eor	w0, w19, w22
  40524c:	and	w0, w21, w0
  405250:	eor	w1, w22, w0
  405254:	ldr	x0, [sp, #32]
  405258:	add	x0, x0, #0xc
  40525c:	ldr	w0, [x0]
  405260:	add	w0, w1, w0
  405264:	add	w1, w20, w0
  405268:	mov	w0, #0xd87                 	// #3463
  40526c:	movk	w0, #0xf4d5, lsl #16
  405270:	add	w20, w1, w0
  405274:	ror	w20, w20, #18
  405278:	add	w20, w20, w19
  40527c:	eor	w0, w20, w19
  405280:	and	w0, w22, w0
  405284:	eor	w1, w19, w0
  405288:	ldr	x0, [sp, #32]
  40528c:	add	x0, x0, #0x20
  405290:	ldr	w0, [x0]
  405294:	add	w0, w1, w0
  405298:	add	w1, w21, w0
  40529c:	mov	w0, #0x14ed                	// #5357
  4052a0:	movk	w0, #0x455a, lsl #16
  4052a4:	add	w21, w1, w0
  4052a8:	ror	w21, w21, #12
  4052ac:	add	w21, w21, w20
  4052b0:	eor	w0, w21, w20
  4052b4:	and	w0, w19, w0
  4052b8:	eor	w1, w20, w0
  4052bc:	ldr	x0, [sp, #32]
  4052c0:	add	x0, x0, #0x34
  4052c4:	ldr	w0, [x0]
  4052c8:	add	w0, w1, w0
  4052cc:	add	w1, w22, w0
  4052d0:	mov	w0, #0xe905                	// #59653
  4052d4:	movk	w0, #0xa9e3, lsl #16
  4052d8:	add	w22, w1, w0
  4052dc:	ror	w22, w22, #27
  4052e0:	add	w22, w22, w21
  4052e4:	eor	w0, w22, w21
  4052e8:	and	w0, w20, w0
  4052ec:	eor	w1, w21, w0
  4052f0:	ldr	x0, [sp, #32]
  4052f4:	add	x0, x0, #0x8
  4052f8:	ldr	w0, [x0]
  4052fc:	add	w0, w1, w0
  405300:	add	w1, w19, w0
  405304:	mov	w0, #0xa3f8                	// #41976
  405308:	movk	w0, #0xfcef, lsl #16
  40530c:	add	w19, w1, w0
  405310:	ror	w19, w19, #23
  405314:	add	w19, w19, w22
  405318:	eor	w0, w19, w22
  40531c:	and	w0, w21, w0
  405320:	eor	w1, w22, w0
  405324:	ldr	x0, [sp, #32]
  405328:	add	x0, x0, #0x1c
  40532c:	ldr	w0, [x0]
  405330:	add	w0, w1, w0
  405334:	add	w1, w20, w0
  405338:	mov	w0, #0x2d9                 	// #729
  40533c:	movk	w0, #0x676f, lsl #16
  405340:	add	w20, w1, w0
  405344:	ror	w20, w20, #18
  405348:	add	w20, w20, w19
  40534c:	eor	w0, w20, w19
  405350:	and	w0, w22, w0
  405354:	eor	w1, w19, w0
  405358:	ldr	x0, [sp, #32]
  40535c:	add	x0, x0, #0x30
  405360:	ldr	w0, [x0]
  405364:	add	w0, w1, w0
  405368:	add	w1, w21, w0
  40536c:	mov	w0, #0x4c8a                	// #19594
  405370:	movk	w0, #0x8d2a, lsl #16
  405374:	add	w21, w1, w0
  405378:	ror	w21, w21, #12
  40537c:	add	w21, w21, w20
  405380:	eor	w0, w21, w20
  405384:	eor	w1, w19, w0
  405388:	ldr	x0, [sp, #32]
  40538c:	add	x0, x0, #0x14
  405390:	ldr	w0, [x0]
  405394:	add	w0, w1, w0
  405398:	add	w1, w22, w0
  40539c:	mov	w0, #0x3942                	// #14658
  4053a0:	movk	w0, #0xfffa, lsl #16
  4053a4:	add	w22, w1, w0
  4053a8:	ror	w22, w22, #28
  4053ac:	add	w22, w22, w21
  4053b0:	eor	w0, w22, w21
  4053b4:	eor	w1, w20, w0
  4053b8:	ldr	x0, [sp, #32]
  4053bc:	add	x0, x0, #0x20
  4053c0:	ldr	w0, [x0]
  4053c4:	add	w0, w1, w0
  4053c8:	add	w1, w19, w0
  4053cc:	mov	w0, #0xf681                	// #63105
  4053d0:	movk	w0, #0x8771, lsl #16
  4053d4:	add	w19, w1, w0
  4053d8:	ror	w19, w19, #21
  4053dc:	add	w19, w19, w22
  4053e0:	eor	w0, w19, w22
  4053e4:	eor	w1, w21, w0
  4053e8:	ldr	x0, [sp, #32]
  4053ec:	add	x0, x0, #0x2c
  4053f0:	ldr	w0, [x0]
  4053f4:	add	w0, w1, w0
  4053f8:	add	w1, w20, w0
  4053fc:	mov	w0, #0x6122                	// #24866
  405400:	movk	w0, #0x6d9d, lsl #16
  405404:	add	w20, w1, w0
  405408:	ror	w20, w20, #16
  40540c:	add	w20, w20, w19
  405410:	eor	w0, w20, w19
  405414:	eor	w1, w22, w0
  405418:	ldr	x0, [sp, #32]
  40541c:	add	x0, x0, #0x38
  405420:	ldr	w0, [x0]
  405424:	add	w0, w1, w0
  405428:	add	w1, w21, w0
  40542c:	mov	w0, #0x380c                	// #14348
  405430:	movk	w0, #0xfde5, lsl #16
  405434:	add	w21, w1, w0
  405438:	ror	w21, w21, #9
  40543c:	add	w21, w21, w20
  405440:	eor	w0, w21, w20
  405444:	eor	w1, w19, w0
  405448:	ldr	x0, [sp, #32]
  40544c:	add	x0, x0, #0x4
  405450:	ldr	w0, [x0]
  405454:	add	w0, w1, w0
  405458:	add	w1, w22, w0
  40545c:	mov	w0, #0xea44                	// #59972
  405460:	movk	w0, #0xa4be, lsl #16
  405464:	add	w22, w1, w0
  405468:	ror	w22, w22, #28
  40546c:	add	w22, w22, w21
  405470:	eor	w0, w22, w21
  405474:	eor	w1, w20, w0
  405478:	ldr	x0, [sp, #32]
  40547c:	add	x0, x0, #0x10
  405480:	ldr	w0, [x0]
  405484:	add	w0, w1, w0
  405488:	add	w1, w19, w0
  40548c:	mov	w0, #0xcfa9                	// #53161
  405490:	movk	w0, #0x4bde, lsl #16
  405494:	add	w19, w1, w0
  405498:	ror	w19, w19, #21
  40549c:	add	w19, w19, w22
  4054a0:	eor	w0, w19, w22
  4054a4:	eor	w1, w21, w0
  4054a8:	ldr	x0, [sp, #32]
  4054ac:	add	x0, x0, #0x1c
  4054b0:	ldr	w0, [x0]
  4054b4:	add	w0, w1, w0
  4054b8:	add	w1, w20, w0
  4054bc:	mov	w0, #0x4b60                	// #19296
  4054c0:	movk	w0, #0xf6bb, lsl #16
  4054c4:	add	w20, w1, w0
  4054c8:	ror	w20, w20, #16
  4054cc:	add	w20, w20, w19
  4054d0:	eor	w0, w20, w19
  4054d4:	eor	w1, w22, w0
  4054d8:	ldr	x0, [sp, #32]
  4054dc:	add	x0, x0, #0x28
  4054e0:	ldr	w0, [x0]
  4054e4:	add	w0, w1, w0
  4054e8:	add	w1, w21, w0
  4054ec:	mov	w0, #0xbc70                	// #48240
  4054f0:	movk	w0, #0xbebf, lsl #16
  4054f4:	add	w21, w1, w0
  4054f8:	ror	w21, w21, #9
  4054fc:	add	w21, w21, w20
  405500:	eor	w0, w21, w20
  405504:	eor	w1, w19, w0
  405508:	ldr	x0, [sp, #32]
  40550c:	add	x0, x0, #0x34
  405510:	ldr	w0, [x0]
  405514:	add	w0, w1, w0
  405518:	add	w1, w22, w0
  40551c:	mov	w0, #0x7ec6                	// #32454
  405520:	movk	w0, #0x289b, lsl #16
  405524:	add	w22, w1, w0
  405528:	ror	w22, w22, #28
  40552c:	add	w22, w22, w21
  405530:	eor	w0, w22, w21
  405534:	eor	w1, w20, w0
  405538:	ldr	x0, [sp, #32]
  40553c:	ldr	w0, [x0]
  405540:	add	w0, w1, w0
  405544:	add	w1, w19, w0
  405548:	mov	w0, #0x27fa                	// #10234
  40554c:	movk	w0, #0xeaa1, lsl #16
  405550:	add	w19, w1, w0
  405554:	ror	w19, w19, #21
  405558:	add	w19, w19, w22
  40555c:	eor	w0, w19, w22
  405560:	eor	w1, w21, w0
  405564:	ldr	x0, [sp, #32]
  405568:	add	x0, x0, #0xc
  40556c:	ldr	w0, [x0]
  405570:	add	w0, w1, w0
  405574:	add	w1, w20, w0
  405578:	mov	w0, #0x3085                	// #12421
  40557c:	movk	w0, #0xd4ef, lsl #16
  405580:	add	w20, w1, w0
  405584:	ror	w20, w20, #16
  405588:	add	w20, w20, w19
  40558c:	eor	w0, w20, w19
  405590:	eor	w1, w22, w0
  405594:	ldr	x0, [sp, #32]
  405598:	add	x0, x0, #0x18
  40559c:	ldr	w0, [x0]
  4055a0:	add	w0, w1, w0
  4055a4:	add	w1, w21, w0
  4055a8:	mov	w0, #0x1d05                	// #7429
  4055ac:	movk	w0, #0x488, lsl #16
  4055b0:	add	w21, w1, w0
  4055b4:	ror	w21, w21, #9
  4055b8:	add	w21, w21, w20
  4055bc:	eor	w0, w21, w20
  4055c0:	eor	w1, w19, w0
  4055c4:	ldr	x0, [sp, #32]
  4055c8:	add	x0, x0, #0x24
  4055cc:	ldr	w0, [x0]
  4055d0:	add	w0, w1, w0
  4055d4:	add	w1, w22, w0
  4055d8:	mov	w0, #0xd039                	// #53305
  4055dc:	movk	w0, #0xd9d4, lsl #16
  4055e0:	add	w22, w1, w0
  4055e4:	ror	w22, w22, #28
  4055e8:	add	w22, w22, w21
  4055ec:	eor	w0, w22, w21
  4055f0:	eor	w1, w20, w0
  4055f4:	ldr	x0, [sp, #32]
  4055f8:	add	x0, x0, #0x30
  4055fc:	ldr	w0, [x0]
  405600:	add	w0, w1, w0
  405604:	add	w1, w19, w0
  405608:	mov	w0, #0x99e5                	// #39397
  40560c:	movk	w0, #0xe6db, lsl #16
  405610:	add	w19, w1, w0
  405614:	ror	w19, w19, #21
  405618:	add	w19, w19, w22
  40561c:	eor	w0, w19, w22
  405620:	eor	w1, w21, w0
  405624:	ldr	x0, [sp, #32]
  405628:	add	x0, x0, #0x3c
  40562c:	ldr	w0, [x0]
  405630:	add	w0, w1, w0
  405634:	add	w1, w20, w0
  405638:	mov	w0, #0x7cf8                	// #31992
  40563c:	movk	w0, #0x1fa2, lsl #16
  405640:	add	w20, w1, w0
  405644:	ror	w20, w20, #16
  405648:	add	w20, w20, w19
  40564c:	eor	w0, w20, w19
  405650:	eor	w1, w22, w0
  405654:	ldr	x0, [sp, #32]
  405658:	add	x0, x0, #0x8
  40565c:	ldr	w0, [x0]
  405660:	add	w0, w1, w0
  405664:	add	w1, w21, w0
  405668:	mov	w0, #0x5665                	// #22117
  40566c:	movk	w0, #0xc4ac, lsl #16
  405670:	add	w21, w1, w0
  405674:	ror	w21, w21, #9
  405678:	add	w21, w21, w20
  40567c:	mvn	w0, w19
  405680:	orr	w0, w21, w0
  405684:	eor	w1, w20, w0
  405688:	ldr	x0, [sp, #32]
  40568c:	ldr	w0, [x0]
  405690:	add	w0, w1, w0
  405694:	add	w1, w22, w0
  405698:	mov	w0, #0x2244                	// #8772
  40569c:	movk	w0, #0xf429, lsl #16
  4056a0:	add	w22, w1, w0
  4056a4:	ror	w22, w22, #26
  4056a8:	add	w22, w22, w21
  4056ac:	mvn	w0, w20
  4056b0:	orr	w0, w22, w0
  4056b4:	eor	w1, w21, w0
  4056b8:	ldr	x0, [sp, #32]
  4056bc:	add	x0, x0, #0x1c
  4056c0:	ldr	w0, [x0]
  4056c4:	add	w0, w1, w0
  4056c8:	add	w1, w19, w0
  4056cc:	mov	w0, #0xff97                	// #65431
  4056d0:	movk	w0, #0x432a, lsl #16
  4056d4:	add	w19, w1, w0
  4056d8:	ror	w19, w19, #22
  4056dc:	add	w19, w19, w22
  4056e0:	mvn	w0, w21
  4056e4:	orr	w0, w19, w0
  4056e8:	eor	w1, w22, w0
  4056ec:	ldr	x0, [sp, #32]
  4056f0:	add	x0, x0, #0x38
  4056f4:	ldr	w0, [x0]
  4056f8:	add	w0, w1, w0
  4056fc:	add	w1, w20, w0
  405700:	mov	w0, #0x23a7                	// #9127
  405704:	movk	w0, #0xab94, lsl #16
  405708:	add	w20, w1, w0
  40570c:	ror	w20, w20, #17
  405710:	add	w20, w20, w19
  405714:	mvn	w0, w22
  405718:	orr	w0, w20, w0
  40571c:	eor	w1, w19, w0
  405720:	ldr	x0, [sp, #32]
  405724:	add	x0, x0, #0x14
  405728:	ldr	w0, [x0]
  40572c:	add	w0, w1, w0
  405730:	add	w1, w21, w0
  405734:	mov	w0, #0xa039                	// #41017
  405738:	movk	w0, #0xfc93, lsl #16
  40573c:	add	w21, w1, w0
  405740:	ror	w21, w21, #11
  405744:	add	w21, w21, w20
  405748:	mvn	w0, w19
  40574c:	orr	w0, w21, w0
  405750:	eor	w1, w20, w0
  405754:	ldr	x0, [sp, #32]
  405758:	add	x0, x0, #0x30
  40575c:	ldr	w0, [x0]
  405760:	add	w0, w1, w0
  405764:	add	w1, w22, w0
  405768:	mov	w0, #0x59c3                	// #22979
  40576c:	movk	w0, #0x655b, lsl #16
  405770:	add	w22, w1, w0
  405774:	ror	w22, w22, #26
  405778:	add	w22, w22, w21
  40577c:	mvn	w0, w20
  405780:	orr	w0, w22, w0
  405784:	eor	w1, w21, w0
  405788:	ldr	x0, [sp, #32]
  40578c:	add	x0, x0, #0xc
  405790:	ldr	w0, [x0]
  405794:	add	w0, w1, w0
  405798:	add	w1, w19, w0
  40579c:	mov	w0, #0xcc92                	// #52370
  4057a0:	movk	w0, #0x8f0c, lsl #16
  4057a4:	add	w19, w1, w0
  4057a8:	ror	w19, w19, #22
  4057ac:	add	w19, w19, w22
  4057b0:	mvn	w0, w21
  4057b4:	orr	w0, w19, w0
  4057b8:	eor	w1, w22, w0
  4057bc:	ldr	x0, [sp, #32]
  4057c0:	add	x0, x0, #0x28
  4057c4:	ldr	w0, [x0]
  4057c8:	add	w0, w1, w0
  4057cc:	add	w1, w20, w0
  4057d0:	mov	w0, #0xf47d                	// #62589
  4057d4:	movk	w0, #0xffef, lsl #16
  4057d8:	add	w20, w1, w0
  4057dc:	ror	w20, w20, #17
  4057e0:	add	w20, w20, w19
  4057e4:	mvn	w0, w22
  4057e8:	orr	w0, w20, w0
  4057ec:	eor	w1, w19, w0
  4057f0:	ldr	x0, [sp, #32]
  4057f4:	add	x0, x0, #0x4
  4057f8:	ldr	w0, [x0]
  4057fc:	add	w0, w1, w0
  405800:	add	w1, w21, w0
  405804:	mov	w0, #0x5dd1                	// #24017
  405808:	movk	w0, #0x8584, lsl #16
  40580c:	add	w21, w1, w0
  405810:	ror	w21, w21, #11
  405814:	add	w21, w21, w20
  405818:	mvn	w0, w19
  40581c:	orr	w0, w21, w0
  405820:	eor	w1, w20, w0
  405824:	ldr	x0, [sp, #32]
  405828:	add	x0, x0, #0x20
  40582c:	ldr	w0, [x0]
  405830:	add	w0, w1, w0
  405834:	add	w1, w22, w0
  405838:	mov	w0, #0x7e4f                	// #32335
  40583c:	movk	w0, #0x6fa8, lsl #16
  405840:	add	w22, w1, w0
  405844:	ror	w22, w22, #26
  405848:	add	w22, w22, w21
  40584c:	mvn	w0, w20
  405850:	orr	w0, w22, w0
  405854:	eor	w1, w21, w0
  405858:	ldr	x0, [sp, #32]
  40585c:	add	x0, x0, #0x3c
  405860:	ldr	w0, [x0]
  405864:	add	w0, w1, w0
  405868:	add	w1, w19, w0
  40586c:	mov	w0, #0xe6e0                	// #59104
  405870:	movk	w0, #0xfe2c, lsl #16
  405874:	add	w19, w1, w0
  405878:	ror	w19, w19, #22
  40587c:	add	w19, w19, w22
  405880:	mvn	w0, w21
  405884:	orr	w0, w19, w0
  405888:	eor	w1, w22, w0
  40588c:	ldr	x0, [sp, #32]
  405890:	add	x0, x0, #0x18
  405894:	ldr	w0, [x0]
  405898:	add	w0, w1, w0
  40589c:	add	w1, w20, w0
  4058a0:	mov	w0, #0x4314                	// #17172
  4058a4:	movk	w0, #0xa301, lsl #16
  4058a8:	add	w20, w1, w0
  4058ac:	ror	w20, w20, #17
  4058b0:	add	w20, w20, w19
  4058b4:	mvn	w0, w22
  4058b8:	orr	w0, w20, w0
  4058bc:	eor	w1, w19, w0
  4058c0:	ldr	x0, [sp, #32]
  4058c4:	add	x0, x0, #0x34
  4058c8:	ldr	w0, [x0]
  4058cc:	add	w0, w1, w0
  4058d0:	add	w1, w21, w0
  4058d4:	mov	w0, #0x11a1                	// #4513
  4058d8:	movk	w0, #0x4e08, lsl #16
  4058dc:	add	w21, w1, w0
  4058e0:	ror	w21, w21, #11
  4058e4:	add	w21, w21, w20
  4058e8:	mvn	w0, w19
  4058ec:	orr	w0, w21, w0
  4058f0:	eor	w1, w20, w0
  4058f4:	ldr	x0, [sp, #32]
  4058f8:	add	x0, x0, #0x10
  4058fc:	ldr	w0, [x0]
  405900:	add	w0, w1, w0
  405904:	add	w1, w22, w0
  405908:	mov	w0, #0x7e82                	// #32386
  40590c:	movk	w0, #0xf753, lsl #16
  405910:	add	w22, w1, w0
  405914:	ror	w22, w22, #26
  405918:	add	w22, w22, w21
  40591c:	mvn	w0, w20
  405920:	orr	w0, w22, w0
  405924:	eor	w1, w21, w0
  405928:	ldr	x0, [sp, #32]
  40592c:	add	x0, x0, #0x2c
  405930:	ldr	w0, [x0]
  405934:	add	w0, w1, w0
  405938:	add	w1, w19, w0
  40593c:	mov	w0, #0xf235                	// #62005
  405940:	movk	w0, #0xbd3a, lsl #16
  405944:	add	w19, w1, w0
  405948:	ror	w19, w19, #22
  40594c:	add	w19, w19, w22
  405950:	mvn	w0, w21
  405954:	orr	w0, w19, w0
  405958:	eor	w1, w22, w0
  40595c:	ldr	x0, [sp, #32]
  405960:	add	x0, x0, #0x8
  405964:	ldr	w0, [x0]
  405968:	add	w0, w1, w0
  40596c:	add	w1, w20, w0
  405970:	mov	w0, #0xd2bb                	// #53947
  405974:	movk	w0, #0x2ad7, lsl #16
  405978:	add	w20, w1, w0
  40597c:	ror	w20, w20, #17
  405980:	add	w20, w20, w19
  405984:	mvn	w0, w22
  405988:	orr	w0, w20, w0
  40598c:	eor	w1, w19, w0
  405990:	ldr	x0, [sp, #32]
  405994:	add	x0, x0, #0x24
  405998:	ldr	w0, [x0]
  40599c:	add	w0, w1, w0
  4059a0:	add	w1, w21, w0
  4059a4:	mov	w0, #0xd391                	// #54161
  4059a8:	movk	w0, #0xeb86, lsl #16
  4059ac:	add	w21, w1, w0
  4059b0:	ror	w21, w21, #11
  4059b4:	add	w21, w21, w20
  4059b8:	ldr	x0, [sp, #40]
  4059bc:	ldr	w0, [x0]
  4059c0:	add	w1, w22, w0
  4059c4:	ldr	x0, [sp, #40]
  4059c8:	str	w1, [x0]
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	add	x0, x0, #0x4
  4059d4:	ldr	w1, [x0]
  4059d8:	ldr	x0, [sp, #40]
  4059dc:	add	x0, x0, #0x4
  4059e0:	add	w1, w21, w1
  4059e4:	str	w1, [x0]
  4059e8:	ldr	x0, [sp, #40]
  4059ec:	add	x0, x0, #0x8
  4059f0:	ldr	w1, [x0]
  4059f4:	ldr	x0, [sp, #40]
  4059f8:	add	x0, x0, #0x8
  4059fc:	add	w1, w20, w1
  405a00:	str	w1, [x0]
  405a04:	ldr	x0, [sp, #40]
  405a08:	add	x0, x0, #0xc
  405a0c:	ldr	w1, [x0]
  405a10:	ldr	x0, [sp, #40]
  405a14:	add	x0, x0, #0xc
  405a18:	add	w1, w19, w1
  405a1c:	str	w1, [x0]
  405a20:	nop
  405a24:	ldp	x21, x22, [sp, #16]
  405a28:	ldp	x19, x20, [sp], #48
  405a2c:	ret
  405a30:	sub	sp, sp, #0x10
  405a34:	str	w0, [sp, #12]
  405a38:	adrp	x0, 41b000 <ferror@plt+0x19600>
  405a3c:	add	x0, x0, #0x220
  405a40:	ldr	w1, [sp, #12]
  405a44:	str	w1, [x0]
  405a48:	nop
  405a4c:	add	sp, sp, #0x10
  405a50:	ret
  405a54:	sub	sp, sp, #0x10
  405a58:	str	x0, [sp, #8]
  405a5c:	str	w1, [sp, #4]
  405a60:	str	w2, [sp]
  405a64:	b	405ab4 <ferror@plt+0x40b4>
  405a68:	ldr	x0, [sp, #8]
  405a6c:	ldr	x1, [x0]
  405a70:	ldrsw	x0, [sp, #4]
  405a74:	mov	x2, #0x0                   	// #0
  405a78:	umulh	x0, x1, x0
  405a7c:	cmp	x0, #0x0
  405a80:	b.eq	405a88 <ferror@plt+0x4088>  // b.none
  405a84:	mov	x2, #0x1                   	// #1
  405a88:	mov	x0, x2
  405a8c:	cmp	x0, #0x0
  405a90:	b.eq	405a9c <ferror@plt+0x409c>  // b.none
  405a94:	mov	w0, #0xffffffde            	// #-34
  405a98:	b	405acc <ferror@plt+0x40cc>
  405a9c:	ldr	x0, [sp, #8]
  405aa0:	ldr	x1, [x0]
  405aa4:	ldrsw	x0, [sp, #4]
  405aa8:	mul	x1, x1, x0
  405aac:	ldr	x0, [sp, #8]
  405ab0:	str	x1, [x0]
  405ab4:	ldr	w0, [sp]
  405ab8:	sub	w1, w0, #0x1
  405abc:	str	w1, [sp]
  405ac0:	cmp	w0, #0x0
  405ac4:	b.ne	405a68 <ferror@plt+0x4068>  // b.any
  405ac8:	mov	w0, #0x0                   	// #0
  405acc:	add	sp, sp, #0x10
  405ad0:	ret
  405ad4:	stp	x29, x30, [sp, #-192]!
  405ad8:	mov	x29, sp
  405adc:	str	x0, [sp, #40]
  405ae0:	str	x1, [sp, #32]
  405ae4:	str	x2, [sp, #24]
  405ae8:	str	xzr, [sp, #176]
  405aec:	mov	w0, #0x400                 	// #1024
  405af0:	str	w0, [sp, #172]
  405af4:	str	wzr, [sp, #168]
  405af8:	str	wzr, [sp, #164]
  405afc:	str	wzr, [sp, #160]
  405b00:	ldr	x0, [sp, #32]
  405b04:	str	xzr, [x0]
  405b08:	ldr	x0, [sp, #40]
  405b0c:	cmp	x0, #0x0
  405b10:	b.eq	405b24 <ferror@plt+0x4124>  // b.none
  405b14:	ldr	x0, [sp, #40]
  405b18:	ldrsb	w0, [x0]
  405b1c:	cmp	w0, #0x0
  405b20:	b.ne	405b30 <ferror@plt+0x4130>  // b.any
  405b24:	mov	w0, #0xffffffea            	// #-22
  405b28:	str	w0, [sp, #168]
  405b2c:	b	406118 <ferror@plt+0x4718>
  405b30:	ldr	x0, [sp, #40]
  405b34:	str	x0, [sp, #184]
  405b38:	b	405b48 <ferror@plt+0x4148>
  405b3c:	ldr	x0, [sp, #184]
  405b40:	add	x0, x0, #0x1
  405b44:	str	x0, [sp, #184]
  405b48:	bl	401890 <__ctype_b_loc@plt>
  405b4c:	ldr	x1, [x0]
  405b50:	ldr	x0, [sp, #184]
  405b54:	ldrsb	w0, [x0]
  405b58:	and	w0, w0, #0xff
  405b5c:	and	x0, x0, #0xff
  405b60:	lsl	x0, x0, #1
  405b64:	add	x0, x1, x0
  405b68:	ldrh	w0, [x0]
  405b6c:	and	w0, w0, #0x2000
  405b70:	cmp	w0, #0x0
  405b74:	b.ne	405b3c <ferror@plt+0x413c>  // b.any
  405b78:	ldr	x0, [sp, #184]
  405b7c:	ldrsb	w0, [x0]
  405b80:	cmp	w0, #0x2d
  405b84:	b.ne	405b94 <ferror@plt+0x4194>  // b.any
  405b88:	mov	w0, #0xffffffea            	// #-22
  405b8c:	str	w0, [sp, #168]
  405b90:	b	406118 <ferror@plt+0x4718>
  405b94:	bl	4019a0 <__errno_location@plt>
  405b98:	str	wzr, [x0]
  405b9c:	str	xzr, [sp, #72]
  405ba0:	add	x0, sp, #0x48
  405ba4:	mov	w2, #0x0                   	// #0
  405ba8:	mov	x1, x0
  405bac:	ldr	x0, [sp, #40]
  405bb0:	bl	401820 <strtoumax@plt>
  405bb4:	str	x0, [sp, #64]
  405bb8:	ldr	x0, [sp, #72]
  405bbc:	ldr	x1, [sp, #40]
  405bc0:	cmp	x1, x0
  405bc4:	b.eq	405bf0 <ferror@plt+0x41f0>  // b.none
  405bc8:	bl	4019a0 <__errno_location@plt>
  405bcc:	ldr	w0, [x0]
  405bd0:	cmp	w0, #0x0
  405bd4:	b.eq	405c1c <ferror@plt+0x421c>  // b.none
  405bd8:	ldr	x0, [sp, #64]
  405bdc:	cmn	x0, #0x1
  405be0:	b.eq	405bf0 <ferror@plt+0x41f0>  // b.none
  405be4:	ldr	x0, [sp, #64]
  405be8:	cmp	x0, #0x0
  405bec:	b.ne	405c1c <ferror@plt+0x421c>  // b.any
  405bf0:	bl	4019a0 <__errno_location@plt>
  405bf4:	ldr	w0, [x0]
  405bf8:	cmp	w0, #0x0
  405bfc:	b.eq	405c10 <ferror@plt+0x4210>  // b.none
  405c00:	bl	4019a0 <__errno_location@plt>
  405c04:	ldr	w0, [x0]
  405c08:	neg	w0, w0
  405c0c:	b	405c14 <ferror@plt+0x4214>
  405c10:	mov	w0, #0xffffffea            	// #-22
  405c14:	str	w0, [sp, #168]
  405c18:	b	406118 <ferror@plt+0x4718>
  405c1c:	ldr	x0, [sp, #72]
  405c20:	cmp	x0, #0x0
  405c24:	b.eq	406100 <ferror@plt+0x4700>  // b.none
  405c28:	ldr	x0, [sp, #72]
  405c2c:	ldrsb	w0, [x0]
  405c30:	cmp	w0, #0x0
  405c34:	b.eq	406100 <ferror@plt+0x4700>  // b.none
  405c38:	ldr	x0, [sp, #72]
  405c3c:	str	x0, [sp, #184]
  405c40:	ldr	x0, [sp, #184]
  405c44:	add	x0, x0, #0x1
  405c48:	ldrsb	w0, [x0]
  405c4c:	cmp	w0, #0x69
  405c50:	b.ne	405c9c <ferror@plt+0x429c>  // b.any
  405c54:	ldr	x0, [sp, #184]
  405c58:	add	x0, x0, #0x2
  405c5c:	ldrsb	w0, [x0]
  405c60:	cmp	w0, #0x42
  405c64:	b.eq	405c7c <ferror@plt+0x427c>  // b.none
  405c68:	ldr	x0, [sp, #184]
  405c6c:	add	x0, x0, #0x2
  405c70:	ldrsb	w0, [x0]
  405c74:	cmp	w0, #0x62
  405c78:	b.ne	405c9c <ferror@plt+0x429c>  // b.any
  405c7c:	ldr	x0, [sp, #184]
  405c80:	add	x0, x0, #0x3
  405c84:	ldrsb	w0, [x0]
  405c88:	cmp	w0, #0x0
  405c8c:	b.ne	405c9c <ferror@plt+0x429c>  // b.any
  405c90:	mov	w0, #0x400                 	// #1024
  405c94:	str	w0, [sp, #172]
  405c98:	b	405ed4 <ferror@plt+0x44d4>
  405c9c:	ldr	x0, [sp, #184]
  405ca0:	add	x0, x0, #0x1
  405ca4:	ldrsb	w0, [x0]
  405ca8:	cmp	w0, #0x42
  405cac:	b.eq	405cc4 <ferror@plt+0x42c4>  // b.none
  405cb0:	ldr	x0, [sp, #184]
  405cb4:	add	x0, x0, #0x1
  405cb8:	ldrsb	w0, [x0]
  405cbc:	cmp	w0, #0x62
  405cc0:	b.ne	405ce4 <ferror@plt+0x42e4>  // b.any
  405cc4:	ldr	x0, [sp, #184]
  405cc8:	add	x0, x0, #0x2
  405ccc:	ldrsb	w0, [x0]
  405cd0:	cmp	w0, #0x0
  405cd4:	b.ne	405ce4 <ferror@plt+0x42e4>  // b.any
  405cd8:	mov	w0, #0x3e8                 	// #1000
  405cdc:	str	w0, [sp, #172]
  405ce0:	b	405ed4 <ferror@plt+0x44d4>
  405ce4:	ldr	x0, [sp, #184]
  405ce8:	add	x0, x0, #0x1
  405cec:	ldrsb	w0, [x0]
  405cf0:	cmp	w0, #0x0
  405cf4:	b.eq	405ed4 <ferror@plt+0x44d4>  // b.none
  405cf8:	bl	401700 <localeconv@plt>
  405cfc:	str	x0, [sp, #128]
  405d00:	ldr	x0, [sp, #128]
  405d04:	cmp	x0, #0x0
  405d08:	b.eq	405d18 <ferror@plt+0x4318>  // b.none
  405d0c:	ldr	x0, [sp, #128]
  405d10:	ldr	x0, [x0]
  405d14:	b	405d1c <ferror@plt+0x431c>
  405d18:	mov	x0, #0x0                   	// #0
  405d1c:	str	x0, [sp, #120]
  405d20:	ldr	x0, [sp, #120]
  405d24:	cmp	x0, #0x0
  405d28:	b.eq	405d38 <ferror@plt+0x4338>  // b.none
  405d2c:	ldr	x0, [sp, #120]
  405d30:	bl	401640 <strlen@plt>
  405d34:	b	405d3c <ferror@plt+0x433c>
  405d38:	mov	x0, #0x0                   	// #0
  405d3c:	str	x0, [sp, #112]
  405d40:	ldr	x0, [sp, #176]
  405d44:	cmp	x0, #0x0
  405d48:	b.ne	405ec8 <ferror@plt+0x44c8>  // b.any
  405d4c:	ldr	x0, [sp, #184]
  405d50:	ldrsb	w0, [x0]
  405d54:	cmp	w0, #0x0
  405d58:	b.eq	405ec8 <ferror@plt+0x44c8>  // b.none
  405d5c:	ldr	x0, [sp, #120]
  405d60:	cmp	x0, #0x0
  405d64:	b.eq	405ec8 <ferror@plt+0x44c8>  // b.none
  405d68:	ldr	x2, [sp, #112]
  405d6c:	ldr	x1, [sp, #184]
  405d70:	ldr	x0, [sp, #120]
  405d74:	bl	401750 <strncmp@plt>
  405d78:	cmp	w0, #0x0
  405d7c:	b.ne	405ec8 <ferror@plt+0x44c8>  // b.any
  405d80:	ldr	x1, [sp, #184]
  405d84:	ldr	x0, [sp, #112]
  405d88:	add	x0, x1, x0
  405d8c:	str	x0, [sp, #104]
  405d90:	ldr	x0, [sp, #104]
  405d94:	str	x0, [sp, #184]
  405d98:	b	405db4 <ferror@plt+0x43b4>
  405d9c:	ldr	w0, [sp, #160]
  405da0:	add	w0, w0, #0x1
  405da4:	str	w0, [sp, #160]
  405da8:	ldr	x0, [sp, #184]
  405dac:	add	x0, x0, #0x1
  405db0:	str	x0, [sp, #184]
  405db4:	ldr	x0, [sp, #184]
  405db8:	ldrsb	w0, [x0]
  405dbc:	cmp	w0, #0x30
  405dc0:	b.eq	405d9c <ferror@plt+0x439c>  // b.none
  405dc4:	ldr	x0, [sp, #184]
  405dc8:	str	x0, [sp, #104]
  405dcc:	bl	401890 <__ctype_b_loc@plt>
  405dd0:	ldr	x1, [x0]
  405dd4:	ldr	x0, [sp, #104]
  405dd8:	ldrsb	w0, [x0]
  405ddc:	sxtb	x0, w0
  405de0:	lsl	x0, x0, #1
  405de4:	add	x0, x1, x0
  405de8:	ldrh	w0, [x0]
  405dec:	and	w0, w0, #0x800
  405df0:	cmp	w0, #0x0
  405df4:	b.eq	405e80 <ferror@plt+0x4480>  // b.none
  405df8:	bl	4019a0 <__errno_location@plt>
  405dfc:	str	wzr, [x0]
  405e00:	str	xzr, [sp, #72]
  405e04:	add	x0, sp, #0x48
  405e08:	mov	w2, #0x0                   	// #0
  405e0c:	mov	x1, x0
  405e10:	ldr	x0, [sp, #104]
  405e14:	bl	401820 <strtoumax@plt>
  405e18:	str	x0, [sp, #176]
  405e1c:	ldr	x0, [sp, #72]
  405e20:	ldr	x1, [sp, #104]
  405e24:	cmp	x1, x0
  405e28:	b.eq	405e54 <ferror@plt+0x4454>  // b.none
  405e2c:	bl	4019a0 <__errno_location@plt>
  405e30:	ldr	w0, [x0]
  405e34:	cmp	w0, #0x0
  405e38:	b.eq	405e88 <ferror@plt+0x4488>  // b.none
  405e3c:	ldr	x0, [sp, #176]
  405e40:	cmn	x0, #0x1
  405e44:	b.eq	405e54 <ferror@plt+0x4454>  // b.none
  405e48:	ldr	x0, [sp, #176]
  405e4c:	cmp	x0, #0x0
  405e50:	b.ne	405e88 <ferror@plt+0x4488>  // b.any
  405e54:	bl	4019a0 <__errno_location@plt>
  405e58:	ldr	w0, [x0]
  405e5c:	cmp	w0, #0x0
  405e60:	b.eq	405e74 <ferror@plt+0x4474>  // b.none
  405e64:	bl	4019a0 <__errno_location@plt>
  405e68:	ldr	w0, [x0]
  405e6c:	neg	w0, w0
  405e70:	b	405e78 <ferror@plt+0x4478>
  405e74:	mov	w0, #0xffffffea            	// #-22
  405e78:	str	w0, [sp, #168]
  405e7c:	b	406118 <ferror@plt+0x4718>
  405e80:	ldr	x0, [sp, #184]
  405e84:	str	x0, [sp, #72]
  405e88:	ldr	x0, [sp, #176]
  405e8c:	cmp	x0, #0x0
  405e90:	b.eq	405ebc <ferror@plt+0x44bc>  // b.none
  405e94:	ldr	x0, [sp, #72]
  405e98:	cmp	x0, #0x0
  405e9c:	b.eq	405eb0 <ferror@plt+0x44b0>  // b.none
  405ea0:	ldr	x0, [sp, #72]
  405ea4:	ldrsb	w0, [x0]
  405ea8:	cmp	w0, #0x0
  405eac:	b.ne	405ebc <ferror@plt+0x44bc>  // b.any
  405eb0:	mov	w0, #0xffffffea            	// #-22
  405eb4:	str	w0, [sp, #168]
  405eb8:	b	406118 <ferror@plt+0x4718>
  405ebc:	ldr	x0, [sp, #72]
  405ec0:	str	x0, [sp, #184]
  405ec4:	b	405c40 <ferror@plt+0x4240>
  405ec8:	mov	w0, #0xffffffea            	// #-22
  405ecc:	str	w0, [sp, #168]
  405ed0:	b	406118 <ferror@plt+0x4718>
  405ed4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  405ed8:	add	x0, x0, #0x228
  405edc:	ldr	x2, [x0]
  405ee0:	ldr	x0, [sp, #184]
  405ee4:	ldrsb	w0, [x0]
  405ee8:	mov	w1, w0
  405eec:	mov	x0, x2
  405ef0:	bl	401910 <strchr@plt>
  405ef4:	str	x0, [sp, #96]
  405ef8:	ldr	x0, [sp, #96]
  405efc:	cmp	x0, #0x0
  405f00:	b.eq	405f24 <ferror@plt+0x4524>  // b.none
  405f04:	adrp	x0, 41b000 <ferror@plt+0x19600>
  405f08:	add	x0, x0, #0x228
  405f0c:	ldr	x0, [x0]
  405f10:	ldr	x1, [sp, #96]
  405f14:	sub	x0, x1, x0
  405f18:	add	w0, w0, #0x1
  405f1c:	str	w0, [sp, #164]
  405f20:	b	405f80 <ferror@plt+0x4580>
  405f24:	adrp	x0, 41b000 <ferror@plt+0x19600>
  405f28:	add	x0, x0, #0x230
  405f2c:	ldr	x2, [x0]
  405f30:	ldr	x0, [sp, #184]
  405f34:	ldrsb	w0, [x0]
  405f38:	mov	w1, w0
  405f3c:	mov	x0, x2
  405f40:	bl	401910 <strchr@plt>
  405f44:	str	x0, [sp, #96]
  405f48:	ldr	x0, [sp, #96]
  405f4c:	cmp	x0, #0x0
  405f50:	b.eq	405f74 <ferror@plt+0x4574>  // b.none
  405f54:	adrp	x0, 41b000 <ferror@plt+0x19600>
  405f58:	add	x0, x0, #0x230
  405f5c:	ldr	x0, [x0]
  405f60:	ldr	x1, [sp, #96]
  405f64:	sub	x0, x1, x0
  405f68:	add	w0, w0, #0x1
  405f6c:	str	w0, [sp, #164]
  405f70:	b	405f80 <ferror@plt+0x4580>
  405f74:	mov	w0, #0xffffffea            	// #-22
  405f78:	str	w0, [sp, #168]
  405f7c:	b	406118 <ferror@plt+0x4718>
  405f80:	add	x0, sp, #0x40
  405f84:	ldr	w2, [sp, #164]
  405f88:	ldr	w1, [sp, #172]
  405f8c:	bl	405a54 <ferror@plt+0x4054>
  405f90:	str	w0, [sp, #168]
  405f94:	ldr	x0, [sp, #24]
  405f98:	cmp	x0, #0x0
  405f9c:	b.eq	405fac <ferror@plt+0x45ac>  // b.none
  405fa0:	ldr	x0, [sp, #24]
  405fa4:	ldr	w1, [sp, #164]
  405fa8:	str	w1, [x0]
  405fac:	ldr	x0, [sp, #176]
  405fb0:	cmp	x0, #0x0
  405fb4:	b.eq	406108 <ferror@plt+0x4708>  // b.none
  405fb8:	ldr	w0, [sp, #164]
  405fbc:	cmp	w0, #0x0
  405fc0:	b.eq	406108 <ferror@plt+0x4708>  // b.none
  405fc4:	mov	x0, #0xa                   	// #10
  405fc8:	str	x0, [sp, #144]
  405fcc:	mov	x0, #0x1                   	// #1
  405fd0:	str	x0, [sp, #136]
  405fd4:	mov	x0, #0x1                   	// #1
  405fd8:	str	x0, [sp, #56]
  405fdc:	add	x0, sp, #0x38
  405fe0:	ldr	w2, [sp, #164]
  405fe4:	ldr	w1, [sp, #172]
  405fe8:	bl	405a54 <ferror@plt+0x4054>
  405fec:	b	406008 <ferror@plt+0x4608>
  405ff0:	ldr	x1, [sp, #144]
  405ff4:	mov	x0, x1
  405ff8:	lsl	x0, x0, #2
  405ffc:	add	x0, x0, x1
  406000:	lsl	x0, x0, #1
  406004:	str	x0, [sp, #144]
  406008:	ldr	x1, [sp, #144]
  40600c:	ldr	x0, [sp, #176]
  406010:	cmp	x1, x0
  406014:	b.cc	405ff0 <ferror@plt+0x45f0>  // b.lo, b.ul, b.last
  406018:	str	wzr, [sp, #156]
  40601c:	b	406044 <ferror@plt+0x4644>
  406020:	ldr	x1, [sp, #144]
  406024:	mov	x0, x1
  406028:	lsl	x0, x0, #2
  40602c:	add	x0, x0, x1
  406030:	lsl	x0, x0, #1
  406034:	str	x0, [sp, #144]
  406038:	ldr	w0, [sp, #156]
  40603c:	add	w0, w0, #0x1
  406040:	str	w0, [sp, #156]
  406044:	ldr	w1, [sp, #156]
  406048:	ldr	w0, [sp, #160]
  40604c:	cmp	w1, w0
  406050:	b.lt	406020 <ferror@plt+0x4620>  // b.tstop
  406054:	ldr	x2, [sp, #176]
  406058:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40605c:	movk	x0, #0xcccd
  406060:	umulh	x0, x2, x0
  406064:	lsr	x1, x0, #3
  406068:	mov	x0, x1
  40606c:	lsl	x0, x0, #2
  406070:	add	x0, x0, x1
  406074:	lsl	x0, x0, #1
  406078:	sub	x1, x2, x0
  40607c:	mov	w0, w1
  406080:	str	w0, [sp, #92]
  406084:	ldr	x1, [sp, #144]
  406088:	ldr	x0, [sp, #136]
  40608c:	udiv	x0, x1, x0
  406090:	str	x0, [sp, #80]
  406094:	ldr	x1, [sp, #176]
  406098:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40609c:	movk	x0, #0xcccd
  4060a0:	umulh	x0, x1, x0
  4060a4:	lsr	x0, x0, #3
  4060a8:	str	x0, [sp, #176]
  4060ac:	ldr	x1, [sp, #136]
  4060b0:	mov	x0, x1
  4060b4:	lsl	x0, x0, #2
  4060b8:	add	x0, x0, x1
  4060bc:	lsl	x0, x0, #1
  4060c0:	str	x0, [sp, #136]
  4060c4:	ldr	w0, [sp, #92]
  4060c8:	cmp	w0, #0x0
  4060cc:	b.eq	4060f0 <ferror@plt+0x46f0>  // b.none
  4060d0:	ldr	x1, [sp, #56]
  4060d4:	ldr	w0, [sp, #92]
  4060d8:	ldr	x2, [sp, #80]
  4060dc:	udiv	x0, x2, x0
  4060e0:	udiv	x1, x1, x0
  4060e4:	ldr	x0, [sp, #64]
  4060e8:	add	x0, x1, x0
  4060ec:	str	x0, [sp, #64]
  4060f0:	ldr	x0, [sp, #176]
  4060f4:	cmp	x0, #0x0
  4060f8:	b.ne	406054 <ferror@plt+0x4654>  // b.any
  4060fc:	b	40610c <ferror@plt+0x470c>
  406100:	nop
  406104:	b	40610c <ferror@plt+0x470c>
  406108:	nop
  40610c:	ldr	x1, [sp, #64]
  406110:	ldr	x0, [sp, #32]
  406114:	str	x1, [x0]
  406118:	ldr	w0, [sp, #168]
  40611c:	cmp	w0, #0x0
  406120:	b.ge	406138 <ferror@plt+0x4738>  // b.tcont
  406124:	bl	4019a0 <__errno_location@plt>
  406128:	mov	x1, x0
  40612c:	ldr	w0, [sp, #168]
  406130:	neg	w0, w0
  406134:	str	w0, [x1]
  406138:	ldr	w0, [sp, #168]
  40613c:	ldp	x29, x30, [sp], #192
  406140:	ret
  406144:	stp	x29, x30, [sp, #-32]!
  406148:	mov	x29, sp
  40614c:	str	x0, [sp, #24]
  406150:	str	x1, [sp, #16]
  406154:	mov	x2, #0x0                   	// #0
  406158:	ldr	x1, [sp, #16]
  40615c:	ldr	x0, [sp, #24]
  406160:	bl	405ad4 <ferror@plt+0x40d4>
  406164:	ldp	x29, x30, [sp], #32
  406168:	ret
  40616c:	stp	x29, x30, [sp, #-48]!
  406170:	mov	x29, sp
  406174:	str	x0, [sp, #24]
  406178:	str	x1, [sp, #16]
  40617c:	ldr	x0, [sp, #24]
  406180:	str	x0, [sp, #40]
  406184:	b	406194 <ferror@plt+0x4794>
  406188:	ldr	x0, [sp, #40]
  40618c:	add	x0, x0, #0x1
  406190:	str	x0, [sp, #40]
  406194:	ldr	x0, [sp, #40]
  406198:	cmp	x0, #0x0
  40619c:	b.eq	4061e0 <ferror@plt+0x47e0>  // b.none
  4061a0:	ldr	x0, [sp, #40]
  4061a4:	ldrsb	w0, [x0]
  4061a8:	cmp	w0, #0x0
  4061ac:	b.eq	4061e0 <ferror@plt+0x47e0>  // b.none
  4061b0:	bl	401890 <__ctype_b_loc@plt>
  4061b4:	ldr	x1, [x0]
  4061b8:	ldr	x0, [sp, #40]
  4061bc:	ldrsb	w0, [x0]
  4061c0:	and	w0, w0, #0xff
  4061c4:	and	x0, x0, #0xff
  4061c8:	lsl	x0, x0, #1
  4061cc:	add	x0, x1, x0
  4061d0:	ldrh	w0, [x0]
  4061d4:	and	w0, w0, #0x800
  4061d8:	cmp	w0, #0x0
  4061dc:	b.ne	406188 <ferror@plt+0x4788>  // b.any
  4061e0:	ldr	x0, [sp, #16]
  4061e4:	cmp	x0, #0x0
  4061e8:	b.eq	4061f8 <ferror@plt+0x47f8>  // b.none
  4061ec:	ldr	x0, [sp, #16]
  4061f0:	ldr	x1, [sp, #40]
  4061f4:	str	x1, [x0]
  4061f8:	ldr	x0, [sp, #40]
  4061fc:	cmp	x0, #0x0
  406200:	b.eq	40622c <ferror@plt+0x482c>  // b.none
  406204:	ldr	x1, [sp, #40]
  406208:	ldr	x0, [sp, #24]
  40620c:	cmp	x1, x0
  406210:	b.ls	40622c <ferror@plt+0x482c>  // b.plast
  406214:	ldr	x0, [sp, #40]
  406218:	ldrsb	w0, [x0]
  40621c:	cmp	w0, #0x0
  406220:	b.ne	40622c <ferror@plt+0x482c>  // b.any
  406224:	mov	w0, #0x1                   	// #1
  406228:	b	406230 <ferror@plt+0x4830>
  40622c:	mov	w0, #0x0                   	// #0
  406230:	ldp	x29, x30, [sp], #48
  406234:	ret
  406238:	stp	x29, x30, [sp, #-48]!
  40623c:	mov	x29, sp
  406240:	str	x0, [sp, #24]
  406244:	str	x1, [sp, #16]
  406248:	ldr	x0, [sp, #24]
  40624c:	str	x0, [sp, #40]
  406250:	b	406260 <ferror@plt+0x4860>
  406254:	ldr	x0, [sp, #40]
  406258:	add	x0, x0, #0x1
  40625c:	str	x0, [sp, #40]
  406260:	ldr	x0, [sp, #40]
  406264:	cmp	x0, #0x0
  406268:	b.eq	4062ac <ferror@plt+0x48ac>  // b.none
  40626c:	ldr	x0, [sp, #40]
  406270:	ldrsb	w0, [x0]
  406274:	cmp	w0, #0x0
  406278:	b.eq	4062ac <ferror@plt+0x48ac>  // b.none
  40627c:	bl	401890 <__ctype_b_loc@plt>
  406280:	ldr	x1, [x0]
  406284:	ldr	x0, [sp, #40]
  406288:	ldrsb	w0, [x0]
  40628c:	and	w0, w0, #0xff
  406290:	and	x0, x0, #0xff
  406294:	lsl	x0, x0, #1
  406298:	add	x0, x1, x0
  40629c:	ldrh	w0, [x0]
  4062a0:	and	w0, w0, #0x1000
  4062a4:	cmp	w0, #0x0
  4062a8:	b.ne	406254 <ferror@plt+0x4854>  // b.any
  4062ac:	ldr	x0, [sp, #16]
  4062b0:	cmp	x0, #0x0
  4062b4:	b.eq	4062c4 <ferror@plt+0x48c4>  // b.none
  4062b8:	ldr	x0, [sp, #16]
  4062bc:	ldr	x1, [sp, #40]
  4062c0:	str	x1, [x0]
  4062c4:	ldr	x0, [sp, #40]
  4062c8:	cmp	x0, #0x0
  4062cc:	b.eq	4062f8 <ferror@plt+0x48f8>  // b.none
  4062d0:	ldr	x1, [sp, #40]
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	cmp	x1, x0
  4062dc:	b.ls	4062f8 <ferror@plt+0x48f8>  // b.plast
  4062e0:	ldr	x0, [sp, #40]
  4062e4:	ldrsb	w0, [x0]
  4062e8:	cmp	w0, #0x0
  4062ec:	b.ne	4062f8 <ferror@plt+0x48f8>  // b.any
  4062f0:	mov	w0, #0x1                   	// #1
  4062f4:	b	4062fc <ferror@plt+0x48fc>
  4062f8:	mov	w0, #0x0                   	// #0
  4062fc:	ldp	x29, x30, [sp], #48
  406300:	ret
  406304:	stp	x29, x30, [sp, #-256]!
  406308:	mov	x29, sp
  40630c:	str	x0, [sp, #24]
  406310:	str	x1, [sp, #16]
  406314:	str	x2, [sp, #208]
  406318:	str	x3, [sp, #216]
  40631c:	str	x4, [sp, #224]
  406320:	str	x5, [sp, #232]
  406324:	str	x6, [sp, #240]
  406328:	str	x7, [sp, #248]
  40632c:	str	q0, [sp, #80]
  406330:	str	q1, [sp, #96]
  406334:	str	q2, [sp, #112]
  406338:	str	q3, [sp, #128]
  40633c:	str	q4, [sp, #144]
  406340:	str	q5, [sp, #160]
  406344:	str	q6, [sp, #176]
  406348:	str	q7, [sp, #192]
  40634c:	add	x0, sp, #0x100
  406350:	str	x0, [sp, #32]
  406354:	add	x0, sp, #0x100
  406358:	str	x0, [sp, #40]
  40635c:	add	x0, sp, #0xd0
  406360:	str	x0, [sp, #48]
  406364:	mov	w0, #0xffffffd0            	// #-48
  406368:	str	w0, [sp, #56]
  40636c:	mov	w0, #0xffffff80            	// #-128
  406370:	str	w0, [sp, #60]
  406374:	ldr	w1, [sp, #56]
  406378:	ldr	x0, [sp, #32]
  40637c:	cmp	w1, #0x0
  406380:	b.lt	406394 <ferror@plt+0x4994>  // b.tstop
  406384:	add	x1, x0, #0xf
  406388:	and	x1, x1, #0xfffffffffffffff8
  40638c:	str	x1, [sp, #32]
  406390:	b	4063c4 <ferror@plt+0x49c4>
  406394:	add	w2, w1, #0x8
  406398:	str	w2, [sp, #56]
  40639c:	ldr	w2, [sp, #56]
  4063a0:	cmp	w2, #0x0
  4063a4:	b.le	4063b8 <ferror@plt+0x49b8>
  4063a8:	add	x1, x0, #0xf
  4063ac:	and	x1, x1, #0xfffffffffffffff8
  4063b0:	str	x1, [sp, #32]
  4063b4:	b	4063c4 <ferror@plt+0x49c4>
  4063b8:	ldr	x2, [sp, #40]
  4063bc:	sxtw	x0, w1
  4063c0:	add	x0, x2, x0
  4063c4:	ldr	x0, [x0]
  4063c8:	str	x0, [sp, #72]
  4063cc:	ldr	x0, [sp, #72]
  4063d0:	cmp	x0, #0x0
  4063d4:	b.eq	406474 <ferror@plt+0x4a74>  // b.none
  4063d8:	ldr	w1, [sp, #56]
  4063dc:	ldr	x0, [sp, #32]
  4063e0:	cmp	w1, #0x0
  4063e4:	b.lt	4063f8 <ferror@plt+0x49f8>  // b.tstop
  4063e8:	add	x1, x0, #0xf
  4063ec:	and	x1, x1, #0xfffffffffffffff8
  4063f0:	str	x1, [sp, #32]
  4063f4:	b	406428 <ferror@plt+0x4a28>
  4063f8:	add	w2, w1, #0x8
  4063fc:	str	w2, [sp, #56]
  406400:	ldr	w2, [sp, #56]
  406404:	cmp	w2, #0x0
  406408:	b.le	40641c <ferror@plt+0x4a1c>
  40640c:	add	x1, x0, #0xf
  406410:	and	x1, x1, #0xfffffffffffffff8
  406414:	str	x1, [sp, #32]
  406418:	b	406428 <ferror@plt+0x4a28>
  40641c:	ldr	x2, [sp, #40]
  406420:	sxtw	x0, w1
  406424:	add	x0, x2, x0
  406428:	ldr	x0, [x0]
  40642c:	str	x0, [sp, #64]
  406430:	ldr	x0, [sp, #64]
  406434:	cmp	x0, #0x0
  406438:	b.eq	40647c <ferror@plt+0x4a7c>  // b.none
  40643c:	ldr	x1, [sp, #72]
  406440:	ldr	x0, [sp, #24]
  406444:	bl	401870 <strcmp@plt>
  406448:	cmp	w0, #0x0
  40644c:	b.ne	406458 <ferror@plt+0x4a58>  // b.any
  406450:	mov	w0, #0x1                   	// #1
  406454:	b	4064a4 <ferror@plt+0x4aa4>
  406458:	ldr	x1, [sp, #64]
  40645c:	ldr	x0, [sp, #24]
  406460:	bl	401870 <strcmp@plt>
  406464:	cmp	w0, #0x0
  406468:	b.ne	406374 <ferror@plt+0x4974>  // b.any
  40646c:	mov	w0, #0x0                   	// #0
  406470:	b	4064a4 <ferror@plt+0x4aa4>
  406474:	nop
  406478:	b	406480 <ferror@plt+0x4a80>
  40647c:	nop
  406480:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406484:	add	x0, x0, #0x220
  406488:	ldr	w4, [x0]
  40648c:	ldr	x3, [sp, #24]
  406490:	ldr	x2, [sp, #16]
  406494:	adrp	x0, 409000 <ferror@plt+0x7600>
  406498:	add	x1, x0, #0x98
  40649c:	mov	w0, w4
  4064a0:	bl	401960 <errx@plt>
  4064a4:	ldp	x29, x30, [sp], #256
  4064a8:	ret
  4064ac:	sub	sp, sp, #0x20
  4064b0:	str	x0, [sp, #24]
  4064b4:	str	x1, [sp, #16]
  4064b8:	str	w2, [sp, #12]
  4064bc:	b	4064ec <ferror@plt+0x4aec>
  4064c0:	ldr	x0, [sp, #24]
  4064c4:	ldrsb	w1, [x0]
  4064c8:	ldr	w0, [sp, #12]
  4064cc:	sxtb	w0, w0
  4064d0:	cmp	w1, w0
  4064d4:	b.ne	4064e0 <ferror@plt+0x4ae0>  // b.any
  4064d8:	ldr	x0, [sp, #24]
  4064dc:	b	406514 <ferror@plt+0x4b14>
  4064e0:	ldr	x0, [sp, #24]
  4064e4:	add	x0, x0, #0x1
  4064e8:	str	x0, [sp, #24]
  4064ec:	ldr	x0, [sp, #16]
  4064f0:	sub	x1, x0, #0x1
  4064f4:	str	x1, [sp, #16]
  4064f8:	cmp	x0, #0x0
  4064fc:	b.eq	406510 <ferror@plt+0x4b10>  // b.none
  406500:	ldr	x0, [sp, #24]
  406504:	ldrsb	w0, [x0]
  406508:	cmp	w0, #0x0
  40650c:	b.ne	4064c0 <ferror@plt+0x4ac0>  // b.any
  406510:	mov	x0, #0x0                   	// #0
  406514:	add	sp, sp, #0x20
  406518:	ret
  40651c:	stp	x29, x30, [sp, #-48]!
  406520:	mov	x29, sp
  406524:	str	x0, [sp, #24]
  406528:	str	x1, [sp, #16]
  40652c:	ldr	x1, [sp, #16]
  406530:	ldr	x0, [sp, #24]
  406534:	bl	406670 <ferror@plt+0x4c70>
  406538:	str	w0, [sp, #44]
  40653c:	ldr	w0, [sp, #44]
  406540:	cmn	w0, #0x8, lsl #12
  406544:	b.lt	406558 <ferror@plt+0x4b58>  // b.tstop
  406548:	ldr	w1, [sp, #44]
  40654c:	mov	w0, #0x7fff                	// #32767
  406550:	cmp	w1, w0
  406554:	b.le	40658c <ferror@plt+0x4b8c>
  406558:	bl	4019a0 <__errno_location@plt>
  40655c:	mov	x1, x0
  406560:	mov	w0, #0x22                  	// #34
  406564:	str	w0, [x1]
  406568:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40656c:	add	x0, x0, #0x220
  406570:	ldr	w4, [x0]
  406574:	ldr	x3, [sp, #24]
  406578:	ldr	x2, [sp, #16]
  40657c:	adrp	x0, 409000 <ferror@plt+0x7600>
  406580:	add	x1, x0, #0x98
  406584:	mov	w0, w4
  406588:	bl	4019e0 <err@plt>
  40658c:	ldr	w0, [sp, #44]
  406590:	sxth	w0, w0
  406594:	ldp	x29, x30, [sp], #48
  406598:	ret
  40659c:	stp	x29, x30, [sp, #-64]!
  4065a0:	mov	x29, sp
  4065a4:	str	x0, [sp, #40]
  4065a8:	str	x1, [sp, #32]
  4065ac:	str	w2, [sp, #28]
  4065b0:	ldr	w2, [sp, #28]
  4065b4:	ldr	x1, [sp, #32]
  4065b8:	ldr	x0, [sp, #40]
  4065bc:	bl	4066f0 <ferror@plt+0x4cf0>
  4065c0:	str	w0, [sp, #60]
  4065c4:	ldr	w1, [sp, #60]
  4065c8:	mov	w0, #0xffff                	// #65535
  4065cc:	cmp	w1, w0
  4065d0:	b.ls	406608 <ferror@plt+0x4c08>  // b.plast
  4065d4:	bl	4019a0 <__errno_location@plt>
  4065d8:	mov	x1, x0
  4065dc:	mov	w0, #0x22                  	// #34
  4065e0:	str	w0, [x1]
  4065e4:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4065e8:	add	x0, x0, #0x220
  4065ec:	ldr	w4, [x0]
  4065f0:	ldr	x3, [sp, #40]
  4065f4:	ldr	x2, [sp, #32]
  4065f8:	adrp	x0, 409000 <ferror@plt+0x7600>
  4065fc:	add	x1, x0, #0x98
  406600:	mov	w0, w4
  406604:	bl	4019e0 <err@plt>
  406608:	ldr	w0, [sp, #60]
  40660c:	and	w0, w0, #0xffff
  406610:	ldp	x29, x30, [sp], #64
  406614:	ret
  406618:	stp	x29, x30, [sp, #-32]!
  40661c:	mov	x29, sp
  406620:	str	x0, [sp, #24]
  406624:	str	x1, [sp, #16]
  406628:	mov	w2, #0xa                   	// #10
  40662c:	ldr	x1, [sp, #16]
  406630:	ldr	x0, [sp, #24]
  406634:	bl	40659c <ferror@plt+0x4b9c>
  406638:	and	w0, w0, #0xffff
  40663c:	ldp	x29, x30, [sp], #32
  406640:	ret
  406644:	stp	x29, x30, [sp, #-32]!
  406648:	mov	x29, sp
  40664c:	str	x0, [sp, #24]
  406650:	str	x1, [sp, #16]
  406654:	mov	w2, #0x10                  	// #16
  406658:	ldr	x1, [sp, #16]
  40665c:	ldr	x0, [sp, #24]
  406660:	bl	40659c <ferror@plt+0x4b9c>
  406664:	and	w0, w0, #0xffff
  406668:	ldp	x29, x30, [sp], #32
  40666c:	ret
  406670:	stp	x29, x30, [sp, #-48]!
  406674:	mov	x29, sp
  406678:	str	x0, [sp, #24]
  40667c:	str	x1, [sp, #16]
  406680:	ldr	x1, [sp, #16]
  406684:	ldr	x0, [sp, #24]
  406688:	bl	4067b8 <ferror@plt+0x4db8>
  40668c:	str	x0, [sp, #40]
  406690:	ldr	x1, [sp, #40]
  406694:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406698:	cmp	x1, x0
  40669c:	b.lt	4066b0 <ferror@plt+0x4cb0>  // b.tstop
  4066a0:	ldr	x1, [sp, #40]
  4066a4:	mov	x0, #0x7fffffff            	// #2147483647
  4066a8:	cmp	x1, x0
  4066ac:	b.le	4066e4 <ferror@plt+0x4ce4>
  4066b0:	bl	4019a0 <__errno_location@plt>
  4066b4:	mov	x1, x0
  4066b8:	mov	w0, #0x22                  	// #34
  4066bc:	str	w0, [x1]
  4066c0:	adrp	x0, 41b000 <ferror@plt+0x19600>
  4066c4:	add	x0, x0, #0x220
  4066c8:	ldr	w4, [x0]
  4066cc:	ldr	x3, [sp, #24]
  4066d0:	ldr	x2, [sp, #16]
  4066d4:	adrp	x0, 409000 <ferror@plt+0x7600>
  4066d8:	add	x1, x0, #0x98
  4066dc:	mov	w0, w4
  4066e0:	bl	4019e0 <err@plt>
  4066e4:	ldr	x0, [sp, #40]
  4066e8:	ldp	x29, x30, [sp], #48
  4066ec:	ret
  4066f0:	stp	x29, x30, [sp, #-64]!
  4066f4:	mov	x29, sp
  4066f8:	str	x0, [sp, #40]
  4066fc:	str	x1, [sp, #32]
  406700:	str	w2, [sp, #28]
  406704:	ldr	w2, [sp, #28]
  406708:	ldr	x1, [sp, #32]
  40670c:	ldr	x0, [sp, #40]
  406710:	bl	4068b8 <ferror@plt+0x4eb8>
  406714:	str	x0, [sp, #56]
  406718:	ldr	x1, [sp, #56]
  40671c:	mov	x0, #0xffffffff            	// #4294967295
  406720:	cmp	x1, x0
  406724:	b.ls	40675c <ferror@plt+0x4d5c>  // b.plast
  406728:	bl	4019a0 <__errno_location@plt>
  40672c:	mov	x1, x0
  406730:	mov	w0, #0x22                  	// #34
  406734:	str	w0, [x1]
  406738:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40673c:	add	x0, x0, #0x220
  406740:	ldr	w4, [x0]
  406744:	ldr	x3, [sp, #40]
  406748:	ldr	x2, [sp, #32]
  40674c:	adrp	x0, 409000 <ferror@plt+0x7600>
  406750:	add	x1, x0, #0x98
  406754:	mov	w0, w4
  406758:	bl	4019e0 <err@plt>
  40675c:	ldr	x0, [sp, #56]
  406760:	ldp	x29, x30, [sp], #64
  406764:	ret
  406768:	stp	x29, x30, [sp, #-32]!
  40676c:	mov	x29, sp
  406770:	str	x0, [sp, #24]
  406774:	str	x1, [sp, #16]
  406778:	mov	w2, #0xa                   	// #10
  40677c:	ldr	x1, [sp, #16]
  406780:	ldr	x0, [sp, #24]
  406784:	bl	4066f0 <ferror@plt+0x4cf0>
  406788:	ldp	x29, x30, [sp], #32
  40678c:	ret
  406790:	stp	x29, x30, [sp, #-32]!
  406794:	mov	x29, sp
  406798:	str	x0, [sp, #24]
  40679c:	str	x1, [sp, #16]
  4067a0:	mov	w2, #0x10                  	// #16
  4067a4:	ldr	x1, [sp, #16]
  4067a8:	ldr	x0, [sp, #24]
  4067ac:	bl	4066f0 <ferror@plt+0x4cf0>
  4067b0:	ldp	x29, x30, [sp], #32
  4067b4:	ret
  4067b8:	stp	x29, x30, [sp, #-48]!
  4067bc:	mov	x29, sp
  4067c0:	str	x0, [sp, #24]
  4067c4:	str	x1, [sp, #16]
  4067c8:	str	xzr, [sp, #32]
  4067cc:	bl	4019a0 <__errno_location@plt>
  4067d0:	str	wzr, [x0]
  4067d4:	ldr	x0, [sp, #24]
  4067d8:	cmp	x0, #0x0
  4067dc:	b.eq	40684c <ferror@plt+0x4e4c>  // b.none
  4067e0:	ldr	x0, [sp, #24]
  4067e4:	ldrsb	w0, [x0]
  4067e8:	cmp	w0, #0x0
  4067ec:	b.eq	40684c <ferror@plt+0x4e4c>  // b.none
  4067f0:	add	x0, sp, #0x20
  4067f4:	mov	w2, #0xa                   	// #10
  4067f8:	mov	x1, x0
  4067fc:	ldr	x0, [sp, #24]
  406800:	bl	401690 <strtoimax@plt>
  406804:	str	x0, [sp, #40]
  406808:	bl	4019a0 <__errno_location@plt>
  40680c:	ldr	w0, [x0]
  406810:	cmp	w0, #0x0
  406814:	b.ne	406854 <ferror@plt+0x4e54>  // b.any
  406818:	ldr	x0, [sp, #32]
  40681c:	ldr	x1, [sp, #24]
  406820:	cmp	x1, x0
  406824:	b.eq	406854 <ferror@plt+0x4e54>  // b.none
  406828:	ldr	x0, [sp, #32]
  40682c:	cmp	x0, #0x0
  406830:	b.eq	406844 <ferror@plt+0x4e44>  // b.none
  406834:	ldr	x0, [sp, #32]
  406838:	ldrsb	w0, [x0]
  40683c:	cmp	w0, #0x0
  406840:	b.ne	406854 <ferror@plt+0x4e54>  // b.any
  406844:	ldr	x0, [sp, #40]
  406848:	b	4068b0 <ferror@plt+0x4eb0>
  40684c:	nop
  406850:	b	406858 <ferror@plt+0x4e58>
  406854:	nop
  406858:	bl	4019a0 <__errno_location@plt>
  40685c:	ldr	w0, [x0]
  406860:	cmp	w0, #0x22
  406864:	b.ne	40688c <ferror@plt+0x4e8c>  // b.any
  406868:	adrp	x0, 41b000 <ferror@plt+0x19600>
  40686c:	add	x0, x0, #0x220
  406870:	ldr	w4, [x0]
  406874:	ldr	x3, [sp, #24]
  406878:	ldr	x2, [sp, #16]
  40687c:	adrp	x0, 409000 <ferror@plt+0x7600>
  406880:	add	x1, x0, #0x98
  406884:	mov	w0, w4
  406888:	bl	4019e0 <err@plt>
  40688c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406890:	add	x0, x0, #0x220
  406894:	ldr	w4, [x0]
  406898:	ldr	x3, [sp, #24]
  40689c:	ldr	x2, [sp, #16]
  4068a0:	adrp	x0, 409000 <ferror@plt+0x7600>
  4068a4:	add	x1, x0, #0x98
  4068a8:	mov	w0, w4
  4068ac:	bl	401960 <errx@plt>
  4068b0:	ldp	x29, x30, [sp], #48
  4068b4:	ret
  4068b8:	stp	x29, x30, [sp, #-64]!
  4068bc:	mov	x29, sp
  4068c0:	str	x0, [sp, #40]
  4068c4:	str	x1, [sp, #32]
  4068c8:	str	w2, [sp, #28]
  4068cc:	str	xzr, [sp, #48]
  4068d0:	bl	4019a0 <__errno_location@plt>
  4068d4:	str	wzr, [x0]
  4068d8:	ldr	x0, [sp, #40]
  4068dc:	cmp	x0, #0x0
  4068e0:	b.eq	406950 <ferror@plt+0x4f50>  // b.none
  4068e4:	ldr	x0, [sp, #40]
  4068e8:	ldrsb	w0, [x0]
  4068ec:	cmp	w0, #0x0
  4068f0:	b.eq	406950 <ferror@plt+0x4f50>  // b.none
  4068f4:	add	x0, sp, #0x30
  4068f8:	ldr	w2, [sp, #28]
  4068fc:	mov	x1, x0
  406900:	ldr	x0, [sp, #40]
  406904:	bl	401820 <strtoumax@plt>
  406908:	str	x0, [sp, #56]
  40690c:	bl	4019a0 <__errno_location@plt>
  406910:	ldr	w0, [x0]
  406914:	cmp	w0, #0x0
  406918:	b.ne	406958 <ferror@plt+0x4f58>  // b.any
  40691c:	ldr	x0, [sp, #48]
  406920:	ldr	x1, [sp, #40]
  406924:	cmp	x1, x0
  406928:	b.eq	406958 <ferror@plt+0x4f58>  // b.none
  40692c:	ldr	x0, [sp, #48]
  406930:	cmp	x0, #0x0
  406934:	b.eq	406948 <ferror@plt+0x4f48>  // b.none
  406938:	ldr	x0, [sp, #48]
  40693c:	ldrsb	w0, [x0]
  406940:	cmp	w0, #0x0
  406944:	b.ne	406958 <ferror@plt+0x4f58>  // b.any
  406948:	ldr	x0, [sp, #56]
  40694c:	b	4069b4 <ferror@plt+0x4fb4>
  406950:	nop
  406954:	b	40695c <ferror@plt+0x4f5c>
  406958:	nop
  40695c:	bl	4019a0 <__errno_location@plt>
  406960:	ldr	w0, [x0]
  406964:	cmp	w0, #0x22
  406968:	b.ne	406990 <ferror@plt+0x4f90>  // b.any
  40696c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406970:	add	x0, x0, #0x220
  406974:	ldr	w4, [x0]
  406978:	ldr	x3, [sp, #40]
  40697c:	ldr	x2, [sp, #32]
  406980:	adrp	x0, 409000 <ferror@plt+0x7600>
  406984:	add	x1, x0, #0x98
  406988:	mov	w0, w4
  40698c:	bl	4019e0 <err@plt>
  406990:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406994:	add	x0, x0, #0x220
  406998:	ldr	w4, [x0]
  40699c:	ldr	x3, [sp, #40]
  4069a0:	ldr	x2, [sp, #32]
  4069a4:	adrp	x0, 409000 <ferror@plt+0x7600>
  4069a8:	add	x1, x0, #0x98
  4069ac:	mov	w0, w4
  4069b0:	bl	401960 <errx@plt>
  4069b4:	ldp	x29, x30, [sp], #64
  4069b8:	ret
  4069bc:	stp	x29, x30, [sp, #-32]!
  4069c0:	mov	x29, sp
  4069c4:	str	x0, [sp, #24]
  4069c8:	str	x1, [sp, #16]
  4069cc:	mov	w2, #0xa                   	// #10
  4069d0:	ldr	x1, [sp, #16]
  4069d4:	ldr	x0, [sp, #24]
  4069d8:	bl	4068b8 <ferror@plt+0x4eb8>
  4069dc:	ldp	x29, x30, [sp], #32
  4069e0:	ret
  4069e4:	stp	x29, x30, [sp, #-32]!
  4069e8:	mov	x29, sp
  4069ec:	str	x0, [sp, #24]
  4069f0:	str	x1, [sp, #16]
  4069f4:	mov	w2, #0x10                  	// #16
  4069f8:	ldr	x1, [sp, #16]
  4069fc:	ldr	x0, [sp, #24]
  406a00:	bl	4068b8 <ferror@plt+0x4eb8>
  406a04:	ldp	x29, x30, [sp], #32
  406a08:	ret
  406a0c:	stp	x29, x30, [sp, #-48]!
  406a10:	mov	x29, sp
  406a14:	str	x0, [sp, #24]
  406a18:	str	x1, [sp, #16]
  406a1c:	str	xzr, [sp, #32]
  406a20:	bl	4019a0 <__errno_location@plt>
  406a24:	str	wzr, [x0]
  406a28:	ldr	x0, [sp, #24]
  406a2c:	cmp	x0, #0x0
  406a30:	b.eq	406a9c <ferror@plt+0x509c>  // b.none
  406a34:	ldr	x0, [sp, #24]
  406a38:	ldrsb	w0, [x0]
  406a3c:	cmp	w0, #0x0
  406a40:	b.eq	406a9c <ferror@plt+0x509c>  // b.none
  406a44:	add	x0, sp, #0x20
  406a48:	mov	x1, x0
  406a4c:	ldr	x0, [sp, #24]
  406a50:	bl	4016a0 <strtod@plt>
  406a54:	str	d0, [sp, #40]
  406a58:	bl	4019a0 <__errno_location@plt>
  406a5c:	ldr	w0, [x0]
  406a60:	cmp	w0, #0x0
  406a64:	b.ne	406aa4 <ferror@plt+0x50a4>  // b.any
  406a68:	ldr	x0, [sp, #32]
  406a6c:	ldr	x1, [sp, #24]
  406a70:	cmp	x1, x0
  406a74:	b.eq	406aa4 <ferror@plt+0x50a4>  // b.none
  406a78:	ldr	x0, [sp, #32]
  406a7c:	cmp	x0, #0x0
  406a80:	b.eq	406a94 <ferror@plt+0x5094>  // b.none
  406a84:	ldr	x0, [sp, #32]
  406a88:	ldrsb	w0, [x0]
  406a8c:	cmp	w0, #0x0
  406a90:	b.ne	406aa4 <ferror@plt+0x50a4>  // b.any
  406a94:	ldr	d0, [sp, #40]
  406a98:	b	406b00 <ferror@plt+0x5100>
  406a9c:	nop
  406aa0:	b	406aa8 <ferror@plt+0x50a8>
  406aa4:	nop
  406aa8:	bl	4019a0 <__errno_location@plt>
  406aac:	ldr	w0, [x0]
  406ab0:	cmp	w0, #0x22
  406ab4:	b.ne	406adc <ferror@plt+0x50dc>  // b.any
  406ab8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406abc:	add	x0, x0, #0x220
  406ac0:	ldr	w4, [x0]
  406ac4:	ldr	x3, [sp, #24]
  406ac8:	ldr	x2, [sp, #16]
  406acc:	adrp	x0, 409000 <ferror@plt+0x7600>
  406ad0:	add	x1, x0, #0x98
  406ad4:	mov	w0, w4
  406ad8:	bl	4019e0 <err@plt>
  406adc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406ae0:	add	x0, x0, #0x220
  406ae4:	ldr	w4, [x0]
  406ae8:	ldr	x3, [sp, #24]
  406aec:	ldr	x2, [sp, #16]
  406af0:	adrp	x0, 409000 <ferror@plt+0x7600>
  406af4:	add	x1, x0, #0x98
  406af8:	mov	w0, w4
  406afc:	bl	401960 <errx@plt>
  406b00:	ldp	x29, x30, [sp], #48
  406b04:	ret
  406b08:	stp	x29, x30, [sp, #-48]!
  406b0c:	mov	x29, sp
  406b10:	str	x0, [sp, #24]
  406b14:	str	x1, [sp, #16]
  406b18:	str	xzr, [sp, #32]
  406b1c:	bl	4019a0 <__errno_location@plt>
  406b20:	str	wzr, [x0]
  406b24:	ldr	x0, [sp, #24]
  406b28:	cmp	x0, #0x0
  406b2c:	b.eq	406b9c <ferror@plt+0x519c>  // b.none
  406b30:	ldr	x0, [sp, #24]
  406b34:	ldrsb	w0, [x0]
  406b38:	cmp	w0, #0x0
  406b3c:	b.eq	406b9c <ferror@plt+0x519c>  // b.none
  406b40:	add	x0, sp, #0x20
  406b44:	mov	w2, #0xa                   	// #10
  406b48:	mov	x1, x0
  406b4c:	ldr	x0, [sp, #24]
  406b50:	bl	4018b0 <strtol@plt>
  406b54:	str	x0, [sp, #40]
  406b58:	bl	4019a0 <__errno_location@plt>
  406b5c:	ldr	w0, [x0]
  406b60:	cmp	w0, #0x0
  406b64:	b.ne	406ba4 <ferror@plt+0x51a4>  // b.any
  406b68:	ldr	x0, [sp, #32]
  406b6c:	ldr	x1, [sp, #24]
  406b70:	cmp	x1, x0
  406b74:	b.eq	406ba4 <ferror@plt+0x51a4>  // b.none
  406b78:	ldr	x0, [sp, #32]
  406b7c:	cmp	x0, #0x0
  406b80:	b.eq	406b94 <ferror@plt+0x5194>  // b.none
  406b84:	ldr	x0, [sp, #32]
  406b88:	ldrsb	w0, [x0]
  406b8c:	cmp	w0, #0x0
  406b90:	b.ne	406ba4 <ferror@plt+0x51a4>  // b.any
  406b94:	ldr	x0, [sp, #40]
  406b98:	b	406c00 <ferror@plt+0x5200>
  406b9c:	nop
  406ba0:	b	406ba8 <ferror@plt+0x51a8>
  406ba4:	nop
  406ba8:	bl	4019a0 <__errno_location@plt>
  406bac:	ldr	w0, [x0]
  406bb0:	cmp	w0, #0x22
  406bb4:	b.ne	406bdc <ferror@plt+0x51dc>  // b.any
  406bb8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406bbc:	add	x0, x0, #0x220
  406bc0:	ldr	w4, [x0]
  406bc4:	ldr	x3, [sp, #24]
  406bc8:	ldr	x2, [sp, #16]
  406bcc:	adrp	x0, 409000 <ferror@plt+0x7600>
  406bd0:	add	x1, x0, #0x98
  406bd4:	mov	w0, w4
  406bd8:	bl	4019e0 <err@plt>
  406bdc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406be0:	add	x0, x0, #0x220
  406be4:	ldr	w4, [x0]
  406be8:	ldr	x3, [sp, #24]
  406bec:	ldr	x2, [sp, #16]
  406bf0:	adrp	x0, 409000 <ferror@plt+0x7600>
  406bf4:	add	x1, x0, #0x98
  406bf8:	mov	w0, w4
  406bfc:	bl	401960 <errx@plt>
  406c00:	ldp	x29, x30, [sp], #48
  406c04:	ret
  406c08:	stp	x29, x30, [sp, #-48]!
  406c0c:	mov	x29, sp
  406c10:	str	x0, [sp, #24]
  406c14:	str	x1, [sp, #16]
  406c18:	str	xzr, [sp, #32]
  406c1c:	bl	4019a0 <__errno_location@plt>
  406c20:	str	wzr, [x0]
  406c24:	ldr	x0, [sp, #24]
  406c28:	cmp	x0, #0x0
  406c2c:	b.eq	406c9c <ferror@plt+0x529c>  // b.none
  406c30:	ldr	x0, [sp, #24]
  406c34:	ldrsb	w0, [x0]
  406c38:	cmp	w0, #0x0
  406c3c:	b.eq	406c9c <ferror@plt+0x529c>  // b.none
  406c40:	add	x0, sp, #0x20
  406c44:	mov	w2, #0xa                   	// #10
  406c48:	mov	x1, x0
  406c4c:	ldr	x0, [sp, #24]
  406c50:	bl	401630 <strtoul@plt>
  406c54:	str	x0, [sp, #40]
  406c58:	bl	4019a0 <__errno_location@plt>
  406c5c:	ldr	w0, [x0]
  406c60:	cmp	w0, #0x0
  406c64:	b.ne	406ca4 <ferror@plt+0x52a4>  // b.any
  406c68:	ldr	x0, [sp, #32]
  406c6c:	ldr	x1, [sp, #24]
  406c70:	cmp	x1, x0
  406c74:	b.eq	406ca4 <ferror@plt+0x52a4>  // b.none
  406c78:	ldr	x0, [sp, #32]
  406c7c:	cmp	x0, #0x0
  406c80:	b.eq	406c94 <ferror@plt+0x5294>  // b.none
  406c84:	ldr	x0, [sp, #32]
  406c88:	ldrsb	w0, [x0]
  406c8c:	cmp	w0, #0x0
  406c90:	b.ne	406ca4 <ferror@plt+0x52a4>  // b.any
  406c94:	ldr	x0, [sp, #40]
  406c98:	b	406d00 <ferror@plt+0x5300>
  406c9c:	nop
  406ca0:	b	406ca8 <ferror@plt+0x52a8>
  406ca4:	nop
  406ca8:	bl	4019a0 <__errno_location@plt>
  406cac:	ldr	w0, [x0]
  406cb0:	cmp	w0, #0x22
  406cb4:	b.ne	406cdc <ferror@plt+0x52dc>  // b.any
  406cb8:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406cbc:	add	x0, x0, #0x220
  406cc0:	ldr	w4, [x0]
  406cc4:	ldr	x3, [sp, #24]
  406cc8:	ldr	x2, [sp, #16]
  406ccc:	adrp	x0, 409000 <ferror@plt+0x7600>
  406cd0:	add	x1, x0, #0x98
  406cd4:	mov	w0, w4
  406cd8:	bl	4019e0 <err@plt>
  406cdc:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406ce0:	add	x0, x0, #0x220
  406ce4:	ldr	w4, [x0]
  406ce8:	ldr	x3, [sp, #24]
  406cec:	ldr	x2, [sp, #16]
  406cf0:	adrp	x0, 409000 <ferror@plt+0x7600>
  406cf4:	add	x1, x0, #0x98
  406cf8:	mov	w0, w4
  406cfc:	bl	401960 <errx@plt>
  406d00:	ldp	x29, x30, [sp], #48
  406d04:	ret
  406d08:	stp	x29, x30, [sp, #-48]!
  406d0c:	mov	x29, sp
  406d10:	str	x0, [sp, #24]
  406d14:	str	x1, [sp, #16]
  406d18:	add	x0, sp, #0x28
  406d1c:	mov	x1, x0
  406d20:	ldr	x0, [sp, #24]
  406d24:	bl	406144 <ferror@plt+0x4744>
  406d28:	cmp	w0, #0x0
  406d2c:	b.ne	406d38 <ferror@plt+0x5338>  // b.any
  406d30:	ldr	x0, [sp, #40]
  406d34:	b	406d90 <ferror@plt+0x5390>
  406d38:	bl	4019a0 <__errno_location@plt>
  406d3c:	ldr	w0, [x0]
  406d40:	cmp	w0, #0x0
  406d44:	b.eq	406d6c <ferror@plt+0x536c>  // b.none
  406d48:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406d4c:	add	x0, x0, #0x220
  406d50:	ldr	w4, [x0]
  406d54:	ldr	x3, [sp, #24]
  406d58:	ldr	x2, [sp, #16]
  406d5c:	adrp	x0, 409000 <ferror@plt+0x7600>
  406d60:	add	x1, x0, #0x98
  406d64:	mov	w0, w4
  406d68:	bl	4019e0 <err@plt>
  406d6c:	adrp	x0, 41b000 <ferror@plt+0x19600>
  406d70:	add	x0, x0, #0x220
  406d74:	ldr	w4, [x0]
  406d78:	ldr	x3, [sp, #24]
  406d7c:	ldr	x2, [sp, #16]
  406d80:	adrp	x0, 409000 <ferror@plt+0x7600>
  406d84:	add	x1, x0, #0x98
  406d88:	mov	w0, w4
  406d8c:	bl	401960 <errx@plt>
  406d90:	ldp	x29, x30, [sp], #48
  406d94:	ret
  406d98:	stp	x29, x30, [sp, #-64]!
  406d9c:	mov	x29, sp
  406da0:	str	x0, [sp, #40]
  406da4:	str	x1, [sp, #32]
  406da8:	str	x2, [sp, #24]
  406dac:	ldr	x1, [sp, #24]
  406db0:	ldr	x0, [sp, #40]
  406db4:	bl	406a0c <ferror@plt+0x500c>
  406db8:	str	d0, [sp, #56]
  406dbc:	ldr	d0, [sp, #56]
  406dc0:	fcvtzs	d0, d0
  406dc4:	ldr	x0, [sp, #32]
  406dc8:	str	d0, [x0]
  406dcc:	ldr	x0, [sp, #32]
  406dd0:	ldr	d0, [x0]
  406dd4:	scvtf	d0, d0
  406dd8:	ldr	d1, [sp, #56]
  406ddc:	fsub	d0, d1, d0
  406de0:	mov	x0, #0x848000000000        	// #145685290680320
  406de4:	movk	x0, #0x412e, lsl #48
  406de8:	fmov	d1, x0
  406dec:	fmul	d0, d0, d1
  406df0:	fcvtzs	d0, d0
  406df4:	ldr	x0, [sp, #32]
  406df8:	str	d0, [x0, #8]
  406dfc:	nop
  406e00:	ldp	x29, x30, [sp], #64
  406e04:	ret
  406e08:	sub	sp, sp, #0x20
  406e0c:	str	w0, [sp, #12]
  406e10:	str	x1, [sp]
  406e14:	strh	wzr, [sp, #30]
  406e18:	ldr	w0, [sp, #12]
  406e1c:	and	w0, w0, #0xf000
  406e20:	cmp	w0, #0x4, lsl #12
  406e24:	b.ne	406e4c <ferror@plt+0x544c>  // b.any
  406e28:	ldrh	w0, [sp, #30]
  406e2c:	add	w1, w0, #0x1
  406e30:	strh	w1, [sp, #30]
  406e34:	and	x0, x0, #0xffff
  406e38:	ldr	x1, [sp]
  406e3c:	add	x0, x1, x0
  406e40:	mov	w1, #0x64                  	// #100
  406e44:	strb	w1, [x0]
  406e48:	b	406f80 <ferror@plt+0x5580>
  406e4c:	ldr	w0, [sp, #12]
  406e50:	and	w0, w0, #0xf000
  406e54:	cmp	w0, #0xa, lsl #12
  406e58:	b.ne	406e80 <ferror@plt+0x5480>  // b.any
  406e5c:	ldrh	w0, [sp, #30]
  406e60:	add	w1, w0, #0x1
  406e64:	strh	w1, [sp, #30]
  406e68:	and	x0, x0, #0xffff
  406e6c:	ldr	x1, [sp]
  406e70:	add	x0, x1, x0
  406e74:	mov	w1, #0x6c                  	// #108
  406e78:	strb	w1, [x0]
  406e7c:	b	406f80 <ferror@plt+0x5580>
  406e80:	ldr	w0, [sp, #12]
  406e84:	and	w0, w0, #0xf000
  406e88:	cmp	w0, #0x2, lsl #12
  406e8c:	b.ne	406eb4 <ferror@plt+0x54b4>  // b.any
  406e90:	ldrh	w0, [sp, #30]
  406e94:	add	w1, w0, #0x1
  406e98:	strh	w1, [sp, #30]
  406e9c:	and	x0, x0, #0xffff
  406ea0:	ldr	x1, [sp]
  406ea4:	add	x0, x1, x0
  406ea8:	mov	w1, #0x63                  	// #99
  406eac:	strb	w1, [x0]
  406eb0:	b	406f80 <ferror@plt+0x5580>
  406eb4:	ldr	w0, [sp, #12]
  406eb8:	and	w0, w0, #0xf000
  406ebc:	cmp	w0, #0x6, lsl #12
  406ec0:	b.ne	406ee8 <ferror@plt+0x54e8>  // b.any
  406ec4:	ldrh	w0, [sp, #30]
  406ec8:	add	w1, w0, #0x1
  406ecc:	strh	w1, [sp, #30]
  406ed0:	and	x0, x0, #0xffff
  406ed4:	ldr	x1, [sp]
  406ed8:	add	x0, x1, x0
  406edc:	mov	w1, #0x62                  	// #98
  406ee0:	strb	w1, [x0]
  406ee4:	b	406f80 <ferror@plt+0x5580>
  406ee8:	ldr	w0, [sp, #12]
  406eec:	and	w0, w0, #0xf000
  406ef0:	cmp	w0, #0xc, lsl #12
  406ef4:	b.ne	406f1c <ferror@plt+0x551c>  // b.any
  406ef8:	ldrh	w0, [sp, #30]
  406efc:	add	w1, w0, #0x1
  406f00:	strh	w1, [sp, #30]
  406f04:	and	x0, x0, #0xffff
  406f08:	ldr	x1, [sp]
  406f0c:	add	x0, x1, x0
  406f10:	mov	w1, #0x73                  	// #115
  406f14:	strb	w1, [x0]
  406f18:	b	406f80 <ferror@plt+0x5580>
  406f1c:	ldr	w0, [sp, #12]
  406f20:	and	w0, w0, #0xf000
  406f24:	cmp	w0, #0x1, lsl #12
  406f28:	b.ne	406f50 <ferror@plt+0x5550>  // b.any
  406f2c:	ldrh	w0, [sp, #30]
  406f30:	add	w1, w0, #0x1
  406f34:	strh	w1, [sp, #30]
  406f38:	and	x0, x0, #0xffff
  406f3c:	ldr	x1, [sp]
  406f40:	add	x0, x1, x0
  406f44:	mov	w1, #0x70                  	// #112
  406f48:	strb	w1, [x0]
  406f4c:	b	406f80 <ferror@plt+0x5580>
  406f50:	ldr	w0, [sp, #12]
  406f54:	and	w0, w0, #0xf000
  406f58:	cmp	w0, #0x8, lsl #12
  406f5c:	b.ne	406f80 <ferror@plt+0x5580>  // b.any
  406f60:	ldrh	w0, [sp, #30]
  406f64:	add	w1, w0, #0x1
  406f68:	strh	w1, [sp, #30]
  406f6c:	and	x0, x0, #0xffff
  406f70:	ldr	x1, [sp]
  406f74:	add	x0, x1, x0
  406f78:	mov	w1, #0x2d                  	// #45
  406f7c:	strb	w1, [x0]
  406f80:	ldr	w0, [sp, #12]
  406f84:	and	w0, w0, #0x100
  406f88:	cmp	w0, #0x0
  406f8c:	b.eq	406f98 <ferror@plt+0x5598>  // b.none
  406f90:	mov	w0, #0x72                  	// #114
  406f94:	b	406f9c <ferror@plt+0x559c>
  406f98:	mov	w0, #0x2d                  	// #45
  406f9c:	ldrh	w1, [sp, #30]
  406fa0:	add	w2, w1, #0x1
  406fa4:	strh	w2, [sp, #30]
  406fa8:	and	x1, x1, #0xffff
  406fac:	ldr	x2, [sp]
  406fb0:	add	x1, x2, x1
  406fb4:	strb	w0, [x1]
  406fb8:	ldr	w0, [sp, #12]
  406fbc:	and	w0, w0, #0x80
  406fc0:	cmp	w0, #0x0
  406fc4:	b.eq	406fd0 <ferror@plt+0x55d0>  // b.none
  406fc8:	mov	w0, #0x77                  	// #119
  406fcc:	b	406fd4 <ferror@plt+0x55d4>
  406fd0:	mov	w0, #0x2d                  	// #45
  406fd4:	ldrh	w1, [sp, #30]
  406fd8:	add	w2, w1, #0x1
  406fdc:	strh	w2, [sp, #30]
  406fe0:	and	x1, x1, #0xffff
  406fe4:	ldr	x2, [sp]
  406fe8:	add	x1, x2, x1
  406fec:	strb	w0, [x1]
  406ff0:	ldr	w0, [sp, #12]
  406ff4:	and	w0, w0, #0x800
  406ff8:	cmp	w0, #0x0
  406ffc:	b.eq	407020 <ferror@plt+0x5620>  // b.none
  407000:	ldr	w0, [sp, #12]
  407004:	and	w0, w0, #0x40
  407008:	cmp	w0, #0x0
  40700c:	b.eq	407018 <ferror@plt+0x5618>  // b.none
  407010:	mov	w0, #0x73                  	// #115
  407014:	b	40703c <ferror@plt+0x563c>
  407018:	mov	w0, #0x53                  	// #83
  40701c:	b	40703c <ferror@plt+0x563c>
  407020:	ldr	w0, [sp, #12]
  407024:	and	w0, w0, #0x40
  407028:	cmp	w0, #0x0
  40702c:	b.eq	407038 <ferror@plt+0x5638>  // b.none
  407030:	mov	w0, #0x78                  	// #120
  407034:	b	40703c <ferror@plt+0x563c>
  407038:	mov	w0, #0x2d                  	// #45
  40703c:	ldrh	w1, [sp, #30]
  407040:	add	w2, w1, #0x1
  407044:	strh	w2, [sp, #30]
  407048:	and	x1, x1, #0xffff
  40704c:	ldr	x2, [sp]
  407050:	add	x1, x2, x1
  407054:	strb	w0, [x1]
  407058:	ldr	w0, [sp, #12]
  40705c:	and	w0, w0, #0x20
  407060:	cmp	w0, #0x0
  407064:	b.eq	407070 <ferror@plt+0x5670>  // b.none
  407068:	mov	w0, #0x72                  	// #114
  40706c:	b	407074 <ferror@plt+0x5674>
  407070:	mov	w0, #0x2d                  	// #45
  407074:	ldrh	w1, [sp, #30]
  407078:	add	w2, w1, #0x1
  40707c:	strh	w2, [sp, #30]
  407080:	and	x1, x1, #0xffff
  407084:	ldr	x2, [sp]
  407088:	add	x1, x2, x1
  40708c:	strb	w0, [x1]
  407090:	ldr	w0, [sp, #12]
  407094:	and	w0, w0, #0x10
  407098:	cmp	w0, #0x0
  40709c:	b.eq	4070a8 <ferror@plt+0x56a8>  // b.none
  4070a0:	mov	w0, #0x77                  	// #119
  4070a4:	b	4070ac <ferror@plt+0x56ac>
  4070a8:	mov	w0, #0x2d                  	// #45
  4070ac:	ldrh	w1, [sp, #30]
  4070b0:	add	w2, w1, #0x1
  4070b4:	strh	w2, [sp, #30]
  4070b8:	and	x1, x1, #0xffff
  4070bc:	ldr	x2, [sp]
  4070c0:	add	x1, x2, x1
  4070c4:	strb	w0, [x1]
  4070c8:	ldr	w0, [sp, #12]
  4070cc:	and	w0, w0, #0x400
  4070d0:	cmp	w0, #0x0
  4070d4:	b.eq	4070f8 <ferror@plt+0x56f8>  // b.none
  4070d8:	ldr	w0, [sp, #12]
  4070dc:	and	w0, w0, #0x8
  4070e0:	cmp	w0, #0x0
  4070e4:	b.eq	4070f0 <ferror@plt+0x56f0>  // b.none
  4070e8:	mov	w0, #0x73                  	// #115
  4070ec:	b	407114 <ferror@plt+0x5714>
  4070f0:	mov	w0, #0x53                  	// #83
  4070f4:	b	407114 <ferror@plt+0x5714>
  4070f8:	ldr	w0, [sp, #12]
  4070fc:	and	w0, w0, #0x8
  407100:	cmp	w0, #0x0
  407104:	b.eq	407110 <ferror@plt+0x5710>  // b.none
  407108:	mov	w0, #0x78                  	// #120
  40710c:	b	407114 <ferror@plt+0x5714>
  407110:	mov	w0, #0x2d                  	// #45
  407114:	ldrh	w1, [sp, #30]
  407118:	add	w2, w1, #0x1
  40711c:	strh	w2, [sp, #30]
  407120:	and	x1, x1, #0xffff
  407124:	ldr	x2, [sp]
  407128:	add	x1, x2, x1
  40712c:	strb	w0, [x1]
  407130:	ldr	w0, [sp, #12]
  407134:	and	w0, w0, #0x4
  407138:	cmp	w0, #0x0
  40713c:	b.eq	407148 <ferror@plt+0x5748>  // b.none
  407140:	mov	w0, #0x72                  	// #114
  407144:	b	40714c <ferror@plt+0x574c>
  407148:	mov	w0, #0x2d                  	// #45
  40714c:	ldrh	w1, [sp, #30]
  407150:	add	w2, w1, #0x1
  407154:	strh	w2, [sp, #30]
  407158:	and	x1, x1, #0xffff
  40715c:	ldr	x2, [sp]
  407160:	add	x1, x2, x1
  407164:	strb	w0, [x1]
  407168:	ldr	w0, [sp, #12]
  40716c:	and	w0, w0, #0x2
  407170:	cmp	w0, #0x0
  407174:	b.eq	407180 <ferror@plt+0x5780>  // b.none
  407178:	mov	w0, #0x77                  	// #119
  40717c:	b	407184 <ferror@plt+0x5784>
  407180:	mov	w0, #0x2d                  	// #45
  407184:	ldrh	w1, [sp, #30]
  407188:	add	w2, w1, #0x1
  40718c:	strh	w2, [sp, #30]
  407190:	and	x1, x1, #0xffff
  407194:	ldr	x2, [sp]
  407198:	add	x1, x2, x1
  40719c:	strb	w0, [x1]
  4071a0:	ldr	w0, [sp, #12]
  4071a4:	and	w0, w0, #0x200
  4071a8:	cmp	w0, #0x0
  4071ac:	b.eq	4071d0 <ferror@plt+0x57d0>  // b.none
  4071b0:	ldr	w0, [sp, #12]
  4071b4:	and	w0, w0, #0x1
  4071b8:	cmp	w0, #0x0
  4071bc:	b.eq	4071c8 <ferror@plt+0x57c8>  // b.none
  4071c0:	mov	w0, #0x74                  	// #116
  4071c4:	b	4071ec <ferror@plt+0x57ec>
  4071c8:	mov	w0, #0x54                  	// #84
  4071cc:	b	4071ec <ferror@plt+0x57ec>
  4071d0:	ldr	w0, [sp, #12]
  4071d4:	and	w0, w0, #0x1
  4071d8:	cmp	w0, #0x0
  4071dc:	b.eq	4071e8 <ferror@plt+0x57e8>  // b.none
  4071e0:	mov	w0, #0x78                  	// #120
  4071e4:	b	4071ec <ferror@plt+0x57ec>
  4071e8:	mov	w0, #0x2d                  	// #45
  4071ec:	ldrh	w1, [sp, #30]
  4071f0:	add	w2, w1, #0x1
  4071f4:	strh	w2, [sp, #30]
  4071f8:	and	x1, x1, #0xffff
  4071fc:	ldr	x2, [sp]
  407200:	add	x1, x2, x1
  407204:	strb	w0, [x1]
  407208:	ldrh	w0, [sp, #30]
  40720c:	ldr	x1, [sp]
  407210:	add	x0, x1, x0
  407214:	strb	wzr, [x0]
  407218:	ldr	x0, [sp]
  40721c:	add	sp, sp, #0x20
  407220:	ret
  407224:	sub	sp, sp, #0x20
  407228:	str	x0, [sp, #8]
  40722c:	mov	w0, #0xa                   	// #10
  407230:	str	w0, [sp, #28]
  407234:	b	40725c <ferror@plt+0x585c>
  407238:	ldr	w0, [sp, #28]
  40723c:	mov	x1, #0x1                   	// #1
  407240:	lsl	x0, x1, x0
  407244:	ldr	x1, [sp, #8]
  407248:	cmp	x1, x0
  40724c:	b.cc	40726c <ferror@plt+0x586c>  // b.lo, b.ul, b.last
  407250:	ldr	w0, [sp, #28]
  407254:	add	w0, w0, #0xa
  407258:	str	w0, [sp, #28]
  40725c:	ldr	w0, [sp, #28]
  407260:	cmp	w0, #0x3c
  407264:	b.le	407238 <ferror@plt+0x5838>
  407268:	b	407270 <ferror@plt+0x5870>
  40726c:	nop
  407270:	ldr	w0, [sp, #28]
  407274:	sub	w0, w0, #0xa
  407278:	add	sp, sp, #0x20
  40727c:	ret
  407280:	stp	x29, x30, [sp, #-128]!
  407284:	mov	x29, sp
  407288:	str	w0, [sp, #28]
  40728c:	str	x1, [sp, #16]
  407290:	adrp	x0, 409000 <ferror@plt+0x7600>
  407294:	add	x0, x0, #0xa8
  407298:	str	x0, [sp, #88]
  40729c:	add	x0, sp, #0x20
  4072a0:	str	x0, [sp, #104]
  4072a4:	ldr	w0, [sp, #28]
  4072a8:	and	w0, w0, #0x2
  4072ac:	cmp	w0, #0x0
  4072b0:	b.eq	4072c8 <ferror@plt+0x58c8>  // b.none
  4072b4:	ldr	x0, [sp, #104]
  4072b8:	add	x1, x0, #0x1
  4072bc:	str	x1, [sp, #104]
  4072c0:	mov	w1, #0x20                  	// #32
  4072c4:	strb	w1, [x0]
  4072c8:	ldr	x0, [sp, #16]
  4072cc:	bl	407224 <ferror@plt+0x5824>
  4072d0:	str	w0, [sp, #84]
  4072d4:	ldr	w0, [sp, #84]
  4072d8:	cmp	w0, #0x0
  4072dc:	b.eq	407308 <ferror@plt+0x5908>  // b.none
  4072e0:	ldr	w0, [sp, #84]
  4072e4:	mov	w1, #0x6667                	// #26215
  4072e8:	movk	w1, #0x6666, lsl #16
  4072ec:	smull	x1, w0, w1
  4072f0:	lsr	x1, x1, #32
  4072f4:	asr	w1, w1, #2
  4072f8:	asr	w0, w0, #31
  4072fc:	sub	w0, w1, w0
  407300:	sxtw	x0, w0
  407304:	b	40730c <ferror@plt+0x590c>
  407308:	mov	x0, #0x0                   	// #0
  40730c:	ldr	x1, [sp, #88]
  407310:	add	x0, x1, x0
  407314:	ldrb	w0, [x0]
  407318:	strb	w0, [sp, #83]
  40731c:	ldr	w0, [sp, #84]
  407320:	cmp	w0, #0x0
  407324:	b.eq	407338 <ferror@plt+0x5938>  // b.none
  407328:	ldr	w0, [sp, #84]
  40732c:	ldr	x1, [sp, #16]
  407330:	lsr	x0, x1, x0
  407334:	b	40733c <ferror@plt+0x593c>
  407338:	ldr	x0, [sp, #16]
  40733c:	str	w0, [sp, #124]
  407340:	ldr	w0, [sp, #84]
  407344:	cmp	w0, #0x0
  407348:	b.eq	407368 <ferror@plt+0x5968>  // b.none
  40734c:	ldr	w0, [sp, #84]
  407350:	mov	x1, #0xffffffffffffffff    	// #-1
  407354:	lsl	x0, x1, x0
  407358:	mvn	x1, x0
  40735c:	ldr	x0, [sp, #16]
  407360:	and	x0, x1, x0
  407364:	b	40736c <ferror@plt+0x596c>
  407368:	mov	x0, #0x0                   	// #0
  40736c:	str	x0, [sp, #112]
  407370:	ldr	x0, [sp, #104]
  407374:	add	x1, x0, #0x1
  407378:	str	x1, [sp, #104]
  40737c:	ldrb	w1, [sp, #83]
  407380:	strb	w1, [x0]
  407384:	ldr	w0, [sp, #28]
  407388:	and	w0, w0, #0x1
  40738c:	cmp	w0, #0x0
  407390:	b.eq	4073c8 <ferror@plt+0x59c8>  // b.none
  407394:	ldrsb	w0, [sp, #83]
  407398:	cmp	w0, #0x42
  40739c:	b.eq	4073c8 <ferror@plt+0x59c8>  // b.none
  4073a0:	ldr	x0, [sp, #104]
  4073a4:	add	x1, x0, #0x1
  4073a8:	str	x1, [sp, #104]
  4073ac:	mov	w1, #0x69                  	// #105
  4073b0:	strb	w1, [x0]
  4073b4:	ldr	x0, [sp, #104]
  4073b8:	add	x1, x0, #0x1
  4073bc:	str	x1, [sp, #104]
  4073c0:	mov	w1, #0x42                  	// #66
  4073c4:	strb	w1, [x0]
  4073c8:	ldr	x0, [sp, #104]
  4073cc:	strb	wzr, [x0]
  4073d0:	ldr	x0, [sp, #112]
  4073d4:	cmp	x0, #0x0
  4073d8:	b.eq	4074b0 <ferror@plt+0x5ab0>  // b.none
  4073dc:	ldr	w0, [sp, #28]
  4073e0:	and	w0, w0, #0x4
  4073e4:	cmp	w0, #0x0
  4073e8:	b.eq	407460 <ferror@plt+0x5a60>  // b.none
  4073ec:	ldr	w0, [sp, #84]
  4073f0:	sub	w0, w0, #0xa
  4073f4:	ldr	x1, [sp, #112]
  4073f8:	lsr	x0, x1, x0
  4073fc:	add	x1, x0, #0x5
  407400:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407404:	movk	x0, #0xcccd
  407408:	umulh	x0, x1, x0
  40740c:	lsr	x0, x0, #3
  407410:	str	x0, [sp, #112]
  407414:	ldr	x2, [sp, #112]
  407418:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40741c:	movk	x0, #0xcccd
  407420:	umulh	x0, x2, x0
  407424:	lsr	x1, x0, #3
  407428:	mov	x0, x1
  40742c:	lsl	x0, x0, #2
  407430:	add	x0, x0, x1
  407434:	lsl	x0, x0, #1
  407438:	sub	x1, x2, x0
  40743c:	cmp	x1, #0x0
  407440:	b.ne	4074b0 <ferror@plt+0x5ab0>  // b.any
  407444:	ldr	x1, [sp, #112]
  407448:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40744c:	movk	x0, #0xcccd
  407450:	umulh	x0, x1, x0
  407454:	lsr	x0, x0, #3
  407458:	str	x0, [sp, #112]
  40745c:	b	4074b0 <ferror@plt+0x5ab0>
  407460:	ldr	w0, [sp, #84]
  407464:	sub	w0, w0, #0xa
  407468:	ldr	x1, [sp, #112]
  40746c:	lsr	x0, x1, x0
  407470:	add	x0, x0, #0x32
  407474:	lsr	x1, x0, #2
  407478:	mov	x0, #0xf5c3                	// #62915
  40747c:	movk	x0, #0x5c28, lsl #16
  407480:	movk	x0, #0xc28f, lsl #32
  407484:	movk	x0, #0x28f5, lsl #48
  407488:	umulh	x0, x1, x0
  40748c:	lsr	x0, x0, #2
  407490:	str	x0, [sp, #112]
  407494:	ldr	x0, [sp, #112]
  407498:	cmp	x0, #0xa
  40749c:	b.ne	4074b0 <ferror@plt+0x5ab0>  // b.any
  4074a0:	ldr	w0, [sp, #124]
  4074a4:	add	w0, w0, #0x1
  4074a8:	str	w0, [sp, #124]
  4074ac:	str	xzr, [sp, #112]
  4074b0:	ldr	x0, [sp, #112]
  4074b4:	cmp	x0, #0x0
  4074b8:	b.eq	40753c <ferror@plt+0x5b3c>  // b.none
  4074bc:	bl	401700 <localeconv@plt>
  4074c0:	str	x0, [sp, #72]
  4074c4:	ldr	x0, [sp, #72]
  4074c8:	cmp	x0, #0x0
  4074cc:	b.eq	4074dc <ferror@plt+0x5adc>  // b.none
  4074d0:	ldr	x0, [sp, #72]
  4074d4:	ldr	x0, [x0]
  4074d8:	b	4074e0 <ferror@plt+0x5ae0>
  4074dc:	mov	x0, #0x0                   	// #0
  4074e0:	str	x0, [sp, #96]
  4074e4:	ldr	x0, [sp, #96]
  4074e8:	cmp	x0, #0x0
  4074ec:	b.eq	407500 <ferror@plt+0x5b00>  // b.none
  4074f0:	ldr	x0, [sp, #96]
  4074f4:	ldrsb	w0, [x0]
  4074f8:	cmp	w0, #0x0
  4074fc:	b.ne	40750c <ferror@plt+0x5b0c>  // b.any
  407500:	adrp	x0, 409000 <ferror@plt+0x7600>
  407504:	add	x0, x0, #0xb0
  407508:	str	x0, [sp, #96]
  40750c:	add	x0, sp, #0x20
  407510:	add	x7, sp, #0x28
  407514:	mov	x6, x0
  407518:	ldr	x5, [sp, #112]
  40751c:	ldr	x4, [sp, #96]
  407520:	ldr	w3, [sp, #124]
  407524:	adrp	x0, 409000 <ferror@plt+0x7600>
  407528:	add	x2, x0, #0xb8
  40752c:	mov	x1, #0x20                  	// #32
  407530:	mov	x0, x7
  407534:	bl	4016f0 <snprintf@plt>
  407538:	b	407560 <ferror@plt+0x5b60>
  40753c:	add	x0, sp, #0x20
  407540:	add	x5, sp, #0x28
  407544:	mov	x4, x0
  407548:	ldr	w3, [sp, #124]
  40754c:	adrp	x0, 409000 <ferror@plt+0x7600>
  407550:	add	x2, x0, #0xc8
  407554:	mov	x1, #0x20                  	// #32
  407558:	mov	x0, x5
  40755c:	bl	4016f0 <snprintf@plt>
  407560:	add	x0, sp, #0x28
  407564:	bl	4017e0 <strdup@plt>
  407568:	ldp	x29, x30, [sp], #128
  40756c:	ret
  407570:	stp	x29, x30, [sp, #-96]!
  407574:	mov	x29, sp
  407578:	str	x0, [sp, #40]
  40757c:	str	x1, [sp, #32]
  407580:	str	x2, [sp, #24]
  407584:	str	x3, [sp, #16]
  407588:	str	xzr, [sp, #88]
  40758c:	str	xzr, [sp, #72]
  407590:	ldr	x0, [sp, #40]
  407594:	cmp	x0, #0x0
  407598:	b.eq	4075d0 <ferror@plt+0x5bd0>  // b.none
  40759c:	ldr	x0, [sp, #40]
  4075a0:	ldrsb	w0, [x0]
  4075a4:	cmp	w0, #0x0
  4075a8:	b.eq	4075d0 <ferror@plt+0x5bd0>  // b.none
  4075ac:	ldr	x0, [sp, #32]
  4075b0:	cmp	x0, #0x0
  4075b4:	b.eq	4075d0 <ferror@plt+0x5bd0>  // b.none
  4075b8:	ldr	x0, [sp, #24]
  4075bc:	cmp	x0, #0x0
  4075c0:	b.eq	4075d0 <ferror@plt+0x5bd0>  // b.none
  4075c4:	ldr	x0, [sp, #16]
  4075c8:	cmp	x0, #0x0
  4075cc:	b.ne	4075d8 <ferror@plt+0x5bd8>  // b.any
  4075d0:	mov	w0, #0xffffffff            	// #-1
  4075d4:	b	40772c <ferror@plt+0x5d2c>
  4075d8:	ldr	x0, [sp, #40]
  4075dc:	str	x0, [sp, #80]
  4075e0:	b	407704 <ferror@plt+0x5d04>
  4075e4:	str	xzr, [sp, #64]
  4075e8:	ldr	x1, [sp, #72]
  4075ec:	ldr	x0, [sp, #24]
  4075f0:	cmp	x1, x0
  4075f4:	b.cc	407600 <ferror@plt+0x5c00>  // b.lo, b.ul, b.last
  4075f8:	mov	w0, #0xfffffffe            	// #-2
  4075fc:	b	40772c <ferror@plt+0x5d2c>
  407600:	ldr	x0, [sp, #88]
  407604:	cmp	x0, #0x0
  407608:	b.ne	407614 <ferror@plt+0x5c14>  // b.any
  40760c:	ldr	x0, [sp, #80]
  407610:	str	x0, [sp, #88]
  407614:	ldr	x0, [sp, #80]
  407618:	ldrsb	w0, [x0]
  40761c:	cmp	w0, #0x2c
  407620:	b.ne	40762c <ferror@plt+0x5c2c>  // b.any
  407624:	ldr	x0, [sp, #80]
  407628:	str	x0, [sp, #64]
  40762c:	ldr	x0, [sp, #80]
  407630:	add	x0, x0, #0x1
  407634:	ldrsb	w0, [x0]
  407638:	cmp	w0, #0x0
  40763c:	b.ne	40764c <ferror@plt+0x5c4c>  // b.any
  407640:	ldr	x0, [sp, #80]
  407644:	add	x0, x0, #0x1
  407648:	str	x0, [sp, #64]
  40764c:	ldr	x0, [sp, #88]
  407650:	cmp	x0, #0x0
  407654:	b.eq	4076f4 <ferror@plt+0x5cf4>  // b.none
  407658:	ldr	x0, [sp, #64]
  40765c:	cmp	x0, #0x0
  407660:	b.eq	4076f4 <ferror@plt+0x5cf4>  // b.none
  407664:	ldr	x1, [sp, #64]
  407668:	ldr	x0, [sp, #88]
  40766c:	cmp	x1, x0
  407670:	b.hi	40767c <ferror@plt+0x5c7c>  // b.pmore
  407674:	mov	w0, #0xffffffff            	// #-1
  407678:	b	40772c <ferror@plt+0x5d2c>
  40767c:	ldr	x1, [sp, #64]
  407680:	ldr	x0, [sp, #88]
  407684:	sub	x0, x1, x0
  407688:	ldr	x2, [sp, #16]
  40768c:	mov	x1, x0
  407690:	ldr	x0, [sp, #88]
  407694:	blr	x2
  407698:	str	w0, [sp, #60]
  40769c:	ldr	w0, [sp, #60]
  4076a0:	cmn	w0, #0x1
  4076a4:	b.ne	4076b0 <ferror@plt+0x5cb0>  // b.any
  4076a8:	mov	w0, #0xffffffff            	// #-1
  4076ac:	b	40772c <ferror@plt+0x5d2c>
  4076b0:	ldr	x0, [sp, #72]
  4076b4:	add	x1, x0, #0x1
  4076b8:	str	x1, [sp, #72]
  4076bc:	lsl	x0, x0, #2
  4076c0:	ldr	x1, [sp, #32]
  4076c4:	add	x0, x1, x0
  4076c8:	ldr	w1, [sp, #60]
  4076cc:	str	w1, [x0]
  4076d0:	str	xzr, [sp, #88]
  4076d4:	ldr	x0, [sp, #64]
  4076d8:	cmp	x0, #0x0
  4076dc:	b.eq	4076f8 <ferror@plt+0x5cf8>  // b.none
  4076e0:	ldr	x0, [sp, #64]
  4076e4:	ldrsb	w0, [x0]
  4076e8:	cmp	w0, #0x0
  4076ec:	b.eq	407724 <ferror@plt+0x5d24>  // b.none
  4076f0:	b	4076f8 <ferror@plt+0x5cf8>
  4076f4:	nop
  4076f8:	ldr	x0, [sp, #80]
  4076fc:	add	x0, x0, #0x1
  407700:	str	x0, [sp, #80]
  407704:	ldr	x0, [sp, #80]
  407708:	cmp	x0, #0x0
  40770c:	b.eq	407728 <ferror@plt+0x5d28>  // b.none
  407710:	ldr	x0, [sp, #80]
  407714:	ldrsb	w0, [x0]
  407718:	cmp	w0, #0x0
  40771c:	b.ne	4075e4 <ferror@plt+0x5be4>  // b.any
  407720:	b	407728 <ferror@plt+0x5d28>
  407724:	nop
  407728:	ldr	x0, [sp, #72]
  40772c:	ldp	x29, x30, [sp], #96
  407730:	ret
  407734:	stp	x29, x30, [sp, #-80]!
  407738:	mov	x29, sp
  40773c:	str	x0, [sp, #56]
  407740:	str	x1, [sp, #48]
  407744:	str	x2, [sp, #40]
  407748:	str	x3, [sp, #32]
  40774c:	str	x4, [sp, #24]
  407750:	ldr	x0, [sp, #56]
  407754:	cmp	x0, #0x0
  407758:	b.eq	40778c <ferror@plt+0x5d8c>  // b.none
  40775c:	ldr	x0, [sp, #56]
  407760:	ldrsb	w0, [x0]
  407764:	cmp	w0, #0x0
  407768:	b.eq	40778c <ferror@plt+0x5d8c>  // b.none
  40776c:	ldr	x0, [sp, #32]
  407770:	cmp	x0, #0x0
  407774:	b.eq	40778c <ferror@plt+0x5d8c>  // b.none
  407778:	ldr	x0, [sp, #32]
  40777c:	ldr	x0, [x0]
  407780:	ldr	x1, [sp, #40]
  407784:	cmp	x1, x0
  407788:	b.cs	407794 <ferror@plt+0x5d94>  // b.hs, b.nlast
  40778c:	mov	w0, #0xffffffff            	// #-1
  407790:	b	407828 <ferror@plt+0x5e28>
  407794:	ldr	x0, [sp, #56]
  407798:	ldrsb	w0, [x0]
  40779c:	cmp	w0, #0x2b
  4077a0:	b.ne	4077b4 <ferror@plt+0x5db4>  // b.any
  4077a4:	ldr	x0, [sp, #56]
  4077a8:	add	x0, x0, #0x1
  4077ac:	str	x0, [sp, #72]
  4077b0:	b	4077c4 <ferror@plt+0x5dc4>
  4077b4:	ldr	x0, [sp, #56]
  4077b8:	str	x0, [sp, #72]
  4077bc:	ldr	x0, [sp, #32]
  4077c0:	str	xzr, [x0]
  4077c4:	ldr	x0, [sp, #32]
  4077c8:	ldr	x0, [x0]
  4077cc:	lsl	x0, x0, #2
  4077d0:	ldr	x1, [sp, #48]
  4077d4:	add	x4, x1, x0
  4077d8:	ldr	x0, [sp, #32]
  4077dc:	ldr	x0, [x0]
  4077e0:	ldr	x1, [sp, #40]
  4077e4:	sub	x0, x1, x0
  4077e8:	ldr	x3, [sp, #24]
  4077ec:	mov	x2, x0
  4077f0:	mov	x1, x4
  4077f4:	ldr	x0, [sp, #72]
  4077f8:	bl	407570 <ferror@plt+0x5b70>
  4077fc:	str	w0, [sp, #68]
  407800:	ldr	w0, [sp, #68]
  407804:	cmp	w0, #0x0
  407808:	b.le	407824 <ferror@plt+0x5e24>
  40780c:	ldr	x0, [sp, #32]
  407810:	ldr	x1, [x0]
  407814:	ldrsw	x0, [sp, #68]
  407818:	add	x1, x1, x0
  40781c:	ldr	x0, [sp, #32]
  407820:	str	x1, [x0]
  407824:	ldr	w0, [sp, #68]
  407828:	ldp	x29, x30, [sp], #80
  40782c:	ret
  407830:	stp	x29, x30, [sp, #-80]!
  407834:	mov	x29, sp
  407838:	str	x0, [sp, #40]
  40783c:	str	x1, [sp, #32]
  407840:	str	x2, [sp, #24]
  407844:	str	xzr, [sp, #72]
  407848:	ldr	x0, [sp, #40]
  40784c:	cmp	x0, #0x0
  407850:	b.eq	40786c <ferror@plt+0x5e6c>  // b.none
  407854:	ldr	x0, [sp, #24]
  407858:	cmp	x0, #0x0
  40785c:	b.eq	40786c <ferror@plt+0x5e6c>  // b.none
  407860:	ldr	x0, [sp, #32]
  407864:	cmp	x0, #0x0
  407868:	b.ne	407874 <ferror@plt+0x5e74>  // b.any
  40786c:	mov	w0, #0xffffffea            	// #-22
  407870:	b	4079f0 <ferror@plt+0x5ff0>
  407874:	ldr	x0, [sp, #40]
  407878:	str	x0, [sp, #64]
  40787c:	b	4079c8 <ferror@plt+0x5fc8>
  407880:	str	xzr, [sp, #56]
  407884:	ldr	x0, [sp, #72]
  407888:	cmp	x0, #0x0
  40788c:	b.ne	407898 <ferror@plt+0x5e98>  // b.any
  407890:	ldr	x0, [sp, #64]
  407894:	str	x0, [sp, #72]
  407898:	ldr	x0, [sp, #64]
  40789c:	ldrsb	w0, [x0]
  4078a0:	cmp	w0, #0x2c
  4078a4:	b.ne	4078b0 <ferror@plt+0x5eb0>  // b.any
  4078a8:	ldr	x0, [sp, #64]
  4078ac:	str	x0, [sp, #56]
  4078b0:	ldr	x0, [sp, #64]
  4078b4:	add	x0, x0, #0x1
  4078b8:	ldrsb	w0, [x0]
  4078bc:	cmp	w0, #0x0
  4078c0:	b.ne	4078d0 <ferror@plt+0x5ed0>  // b.any
  4078c4:	ldr	x0, [sp, #64]
  4078c8:	add	x0, x0, #0x1
  4078cc:	str	x0, [sp, #56]
  4078d0:	ldr	x0, [sp, #72]
  4078d4:	cmp	x0, #0x0
  4078d8:	b.eq	4079b8 <ferror@plt+0x5fb8>  // b.none
  4078dc:	ldr	x0, [sp, #56]
  4078e0:	cmp	x0, #0x0
  4078e4:	b.eq	4079b8 <ferror@plt+0x5fb8>  // b.none
  4078e8:	ldr	x1, [sp, #56]
  4078ec:	ldr	x0, [sp, #72]
  4078f0:	cmp	x1, x0
  4078f4:	b.hi	407900 <ferror@plt+0x5f00>  // b.pmore
  4078f8:	mov	w0, #0xffffffff            	// #-1
  4078fc:	b	4079f0 <ferror@plt+0x5ff0>
  407900:	ldr	x1, [sp, #56]
  407904:	ldr	x0, [sp, #72]
  407908:	sub	x0, x1, x0
  40790c:	ldr	x2, [sp, #24]
  407910:	mov	x1, x0
  407914:	ldr	x0, [sp, #72]
  407918:	blr	x2
  40791c:	str	w0, [sp, #52]
  407920:	ldr	w0, [sp, #52]
  407924:	cmp	w0, #0x0
  407928:	b.ge	407934 <ferror@plt+0x5f34>  // b.tcont
  40792c:	ldr	w0, [sp, #52]
  407930:	b	4079f0 <ferror@plt+0x5ff0>
  407934:	ldr	w0, [sp, #52]
  407938:	add	w1, w0, #0x7
  40793c:	cmp	w0, #0x0
  407940:	csel	w0, w1, w0, lt  // lt = tstop
  407944:	asr	w0, w0, #3
  407948:	mov	w3, w0
  40794c:	sxtw	x0, w3
  407950:	ldr	x1, [sp, #32]
  407954:	add	x0, x1, x0
  407958:	ldrsb	w2, [x0]
  40795c:	ldr	w0, [sp, #52]
  407960:	negs	w1, w0
  407964:	and	w0, w0, #0x7
  407968:	and	w1, w1, #0x7
  40796c:	csneg	w0, w0, w1, mi  // mi = first
  407970:	mov	w1, #0x1                   	// #1
  407974:	lsl	w0, w1, w0
  407978:	sxtb	w1, w0
  40797c:	sxtw	x0, w3
  407980:	ldr	x3, [sp, #32]
  407984:	add	x0, x3, x0
  407988:	orr	w1, w2, w1
  40798c:	sxtb	w1, w1
  407990:	strb	w1, [x0]
  407994:	str	xzr, [sp, #72]
  407998:	ldr	x0, [sp, #56]
  40799c:	cmp	x0, #0x0
  4079a0:	b.eq	4079bc <ferror@plt+0x5fbc>  // b.none
  4079a4:	ldr	x0, [sp, #56]
  4079a8:	ldrsb	w0, [x0]
  4079ac:	cmp	w0, #0x0
  4079b0:	b.eq	4079e8 <ferror@plt+0x5fe8>  // b.none
  4079b4:	b	4079bc <ferror@plt+0x5fbc>
  4079b8:	nop
  4079bc:	ldr	x0, [sp, #64]
  4079c0:	add	x0, x0, #0x1
  4079c4:	str	x0, [sp, #64]
  4079c8:	ldr	x0, [sp, #64]
  4079cc:	cmp	x0, #0x0
  4079d0:	b.eq	4079ec <ferror@plt+0x5fec>  // b.none
  4079d4:	ldr	x0, [sp, #64]
  4079d8:	ldrsb	w0, [x0]
  4079dc:	cmp	w0, #0x0
  4079e0:	b.ne	407880 <ferror@plt+0x5e80>  // b.any
  4079e4:	b	4079ec <ferror@plt+0x5fec>
  4079e8:	nop
  4079ec:	mov	w0, #0x0                   	// #0
  4079f0:	ldp	x29, x30, [sp], #80
  4079f4:	ret
  4079f8:	stp	x29, x30, [sp, #-80]!
  4079fc:	mov	x29, sp
  407a00:	str	x0, [sp, #40]
  407a04:	str	x1, [sp, #32]
  407a08:	str	x2, [sp, #24]
  407a0c:	str	xzr, [sp, #72]
  407a10:	ldr	x0, [sp, #40]
  407a14:	cmp	x0, #0x0
  407a18:	b.eq	407a34 <ferror@plt+0x6034>  // b.none
  407a1c:	ldr	x0, [sp, #24]
  407a20:	cmp	x0, #0x0
  407a24:	b.eq	407a34 <ferror@plt+0x6034>  // b.none
  407a28:	ldr	x0, [sp, #32]
  407a2c:	cmp	x0, #0x0
  407a30:	b.ne	407a3c <ferror@plt+0x603c>  // b.any
  407a34:	mov	w0, #0xffffffea            	// #-22
  407a38:	b	407b70 <ferror@plt+0x6170>
  407a3c:	ldr	x0, [sp, #40]
  407a40:	str	x0, [sp, #64]
  407a44:	b	407b48 <ferror@plt+0x6148>
  407a48:	str	xzr, [sp, #56]
  407a4c:	ldr	x0, [sp, #72]
  407a50:	cmp	x0, #0x0
  407a54:	b.ne	407a60 <ferror@plt+0x6060>  // b.any
  407a58:	ldr	x0, [sp, #64]
  407a5c:	str	x0, [sp, #72]
  407a60:	ldr	x0, [sp, #64]
  407a64:	ldrsb	w0, [x0]
  407a68:	cmp	w0, #0x2c
  407a6c:	b.ne	407a78 <ferror@plt+0x6078>  // b.any
  407a70:	ldr	x0, [sp, #64]
  407a74:	str	x0, [sp, #56]
  407a78:	ldr	x0, [sp, #64]
  407a7c:	add	x0, x0, #0x1
  407a80:	ldrsb	w0, [x0]
  407a84:	cmp	w0, #0x0
  407a88:	b.ne	407a98 <ferror@plt+0x6098>  // b.any
  407a8c:	ldr	x0, [sp, #64]
  407a90:	add	x0, x0, #0x1
  407a94:	str	x0, [sp, #56]
  407a98:	ldr	x0, [sp, #72]
  407a9c:	cmp	x0, #0x0
  407aa0:	b.eq	407b38 <ferror@plt+0x6138>  // b.none
  407aa4:	ldr	x0, [sp, #56]
  407aa8:	cmp	x0, #0x0
  407aac:	b.eq	407b38 <ferror@plt+0x6138>  // b.none
  407ab0:	ldr	x1, [sp, #56]
  407ab4:	ldr	x0, [sp, #72]
  407ab8:	cmp	x1, x0
  407abc:	b.hi	407ac8 <ferror@plt+0x60c8>  // b.pmore
  407ac0:	mov	w0, #0xffffffff            	// #-1
  407ac4:	b	407b70 <ferror@plt+0x6170>
  407ac8:	ldr	x1, [sp, #56]
  407acc:	ldr	x0, [sp, #72]
  407ad0:	sub	x0, x1, x0
  407ad4:	ldr	x2, [sp, #24]
  407ad8:	mov	x1, x0
  407adc:	ldr	x0, [sp, #72]
  407ae0:	blr	x2
  407ae4:	str	x0, [sp, #48]
  407ae8:	ldr	x0, [sp, #48]
  407aec:	cmp	x0, #0x0
  407af0:	b.ge	407afc <ferror@plt+0x60fc>  // b.tcont
  407af4:	ldr	x0, [sp, #48]
  407af8:	b	407b70 <ferror@plt+0x6170>
  407afc:	ldr	x0, [sp, #32]
  407b00:	ldr	x1, [x0]
  407b04:	ldr	x0, [sp, #48]
  407b08:	orr	x1, x1, x0
  407b0c:	ldr	x0, [sp, #32]
  407b10:	str	x1, [x0]
  407b14:	str	xzr, [sp, #72]
  407b18:	ldr	x0, [sp, #56]
  407b1c:	cmp	x0, #0x0
  407b20:	b.eq	407b3c <ferror@plt+0x613c>  // b.none
  407b24:	ldr	x0, [sp, #56]
  407b28:	ldrsb	w0, [x0]
  407b2c:	cmp	w0, #0x0
  407b30:	b.eq	407b68 <ferror@plt+0x6168>  // b.none
  407b34:	b	407b3c <ferror@plt+0x613c>
  407b38:	nop
  407b3c:	ldr	x0, [sp, #64]
  407b40:	add	x0, x0, #0x1
  407b44:	str	x0, [sp, #64]
  407b48:	ldr	x0, [sp, #64]
  407b4c:	cmp	x0, #0x0
  407b50:	b.eq	407b6c <ferror@plt+0x616c>  // b.none
  407b54:	ldr	x0, [sp, #64]
  407b58:	ldrsb	w0, [x0]
  407b5c:	cmp	w0, #0x0
  407b60:	b.ne	407a48 <ferror@plt+0x6048>  // b.any
  407b64:	b	407b6c <ferror@plt+0x616c>
  407b68:	nop
  407b6c:	mov	w0, #0x0                   	// #0
  407b70:	ldp	x29, x30, [sp], #80
  407b74:	ret
  407b78:	stp	x29, x30, [sp, #-64]!
  407b7c:	mov	x29, sp
  407b80:	str	x0, [sp, #40]
  407b84:	str	x1, [sp, #32]
  407b88:	str	x2, [sp, #24]
  407b8c:	str	w3, [sp, #20]
  407b90:	str	xzr, [sp, #56]
  407b94:	ldr	x0, [sp, #40]
  407b98:	cmp	x0, #0x0
  407b9c:	b.ne	407ba8 <ferror@plt+0x61a8>  // b.any
  407ba0:	mov	w0, #0x0                   	// #0
  407ba4:	b	407d84 <ferror@plt+0x6384>
  407ba8:	ldr	x0, [sp, #32]
  407bac:	ldr	w1, [sp, #20]
  407bb0:	str	w1, [x0]
  407bb4:	ldr	x0, [sp, #32]
  407bb8:	ldr	w1, [x0]
  407bbc:	ldr	x0, [sp, #24]
  407bc0:	str	w1, [x0]
  407bc4:	bl	4019a0 <__errno_location@plt>
  407bc8:	str	wzr, [x0]
  407bcc:	ldr	x0, [sp, #40]
  407bd0:	ldrsb	w0, [x0]
  407bd4:	cmp	w0, #0x3a
  407bd8:	b.ne	407c4c <ferror@plt+0x624c>  // b.any
  407bdc:	ldr	x0, [sp, #40]
  407be0:	add	x0, x0, #0x1
  407be4:	str	x0, [sp, #40]
  407be8:	add	x0, sp, #0x38
  407bec:	mov	w2, #0xa                   	// #10
  407bf0:	mov	x1, x0
  407bf4:	ldr	x0, [sp, #40]
  407bf8:	bl	4018b0 <strtol@plt>
  407bfc:	mov	w1, w0
  407c00:	ldr	x0, [sp, #24]
  407c04:	str	w1, [x0]
  407c08:	bl	4019a0 <__errno_location@plt>
  407c0c:	ldr	w0, [x0]
  407c10:	cmp	w0, #0x0
  407c14:	b.ne	407c44 <ferror@plt+0x6244>  // b.any
  407c18:	ldr	x0, [sp, #56]
  407c1c:	cmp	x0, #0x0
  407c20:	b.eq	407c44 <ferror@plt+0x6244>  // b.none
  407c24:	ldr	x0, [sp, #56]
  407c28:	ldrsb	w0, [x0]
  407c2c:	cmp	w0, #0x0
  407c30:	b.ne	407c44 <ferror@plt+0x6244>  // b.any
  407c34:	ldr	x0, [sp, #56]
  407c38:	ldr	x1, [sp, #40]
  407c3c:	cmp	x1, x0
  407c40:	b.ne	407d80 <ferror@plt+0x6380>  // b.any
  407c44:	mov	w0, #0xffffffff            	// #-1
  407c48:	b	407d84 <ferror@plt+0x6384>
  407c4c:	add	x0, sp, #0x38
  407c50:	mov	w2, #0xa                   	// #10
  407c54:	mov	x1, x0
  407c58:	ldr	x0, [sp, #40]
  407c5c:	bl	4018b0 <strtol@plt>
  407c60:	mov	w1, w0
  407c64:	ldr	x0, [sp, #32]
  407c68:	str	w1, [x0]
  407c6c:	ldr	x0, [sp, #32]
  407c70:	ldr	w1, [x0]
  407c74:	ldr	x0, [sp, #24]
  407c78:	str	w1, [x0]
  407c7c:	bl	4019a0 <__errno_location@plt>
  407c80:	ldr	w0, [x0]
  407c84:	cmp	w0, #0x0
  407c88:	b.ne	407ca8 <ferror@plt+0x62a8>  // b.any
  407c8c:	ldr	x0, [sp, #56]
  407c90:	cmp	x0, #0x0
  407c94:	b.eq	407ca8 <ferror@plt+0x62a8>  // b.none
  407c98:	ldr	x0, [sp, #56]
  407c9c:	ldr	x1, [sp, #40]
  407ca0:	cmp	x1, x0
  407ca4:	b.ne	407cb0 <ferror@plt+0x62b0>  // b.any
  407ca8:	mov	w0, #0xffffffff            	// #-1
  407cac:	b	407d84 <ferror@plt+0x6384>
  407cb0:	ldr	x0, [sp, #56]
  407cb4:	ldrsb	w0, [x0]
  407cb8:	cmp	w0, #0x3a
  407cbc:	b.ne	407ce4 <ferror@plt+0x62e4>  // b.any
  407cc0:	ldr	x0, [sp, #56]
  407cc4:	add	x0, x0, #0x1
  407cc8:	ldrsb	w0, [x0]
  407ccc:	cmp	w0, #0x0
  407cd0:	b.ne	407ce4 <ferror@plt+0x62e4>  // b.any
  407cd4:	ldr	x0, [sp, #24]
  407cd8:	ldr	w1, [sp, #20]
  407cdc:	str	w1, [x0]
  407ce0:	b	407d80 <ferror@plt+0x6380>
  407ce4:	ldr	x0, [sp, #56]
  407ce8:	ldrsb	w0, [x0]
  407cec:	cmp	w0, #0x2d
  407cf0:	b.eq	407d04 <ferror@plt+0x6304>  // b.none
  407cf4:	ldr	x0, [sp, #56]
  407cf8:	ldrsb	w0, [x0]
  407cfc:	cmp	w0, #0x3a
  407d00:	b.ne	407d80 <ferror@plt+0x6380>  // b.any
  407d04:	ldr	x0, [sp, #56]
  407d08:	add	x0, x0, #0x1
  407d0c:	str	x0, [sp, #40]
  407d10:	str	xzr, [sp, #56]
  407d14:	bl	4019a0 <__errno_location@plt>
  407d18:	str	wzr, [x0]
  407d1c:	add	x0, sp, #0x38
  407d20:	mov	w2, #0xa                   	// #10
  407d24:	mov	x1, x0
  407d28:	ldr	x0, [sp, #40]
  407d2c:	bl	4018b0 <strtol@plt>
  407d30:	mov	w1, w0
  407d34:	ldr	x0, [sp, #24]
  407d38:	str	w1, [x0]
  407d3c:	bl	4019a0 <__errno_location@plt>
  407d40:	ldr	w0, [x0]
  407d44:	cmp	w0, #0x0
  407d48:	b.ne	407d78 <ferror@plt+0x6378>  // b.any
  407d4c:	ldr	x0, [sp, #56]
  407d50:	cmp	x0, #0x0
  407d54:	b.eq	407d78 <ferror@plt+0x6378>  // b.none
  407d58:	ldr	x0, [sp, #56]
  407d5c:	ldrsb	w0, [x0]
  407d60:	cmp	w0, #0x0
  407d64:	b.ne	407d78 <ferror@plt+0x6378>  // b.any
  407d68:	ldr	x0, [sp, #56]
  407d6c:	ldr	x1, [sp, #40]
  407d70:	cmp	x1, x0
  407d74:	b.ne	407d80 <ferror@plt+0x6380>  // b.any
  407d78:	mov	w0, #0xffffffff            	// #-1
  407d7c:	b	407d84 <ferror@plt+0x6384>
  407d80:	mov	w0, #0x0                   	// #0
  407d84:	ldp	x29, x30, [sp], #64
  407d88:	ret
  407d8c:	sub	sp, sp, #0x20
  407d90:	str	x0, [sp, #8]
  407d94:	str	x1, [sp]
  407d98:	ldr	x0, [sp, #8]
  407d9c:	str	x0, [sp, #24]
  407da0:	ldr	x0, [sp]
  407da4:	str	xzr, [x0]
  407da8:	b	407db8 <ferror@plt+0x63b8>
  407dac:	ldr	x0, [sp, #24]
  407db0:	add	x0, x0, #0x1
  407db4:	str	x0, [sp, #24]
  407db8:	ldr	x0, [sp, #24]
  407dbc:	cmp	x0, #0x0
  407dc0:	b.eq	407de8 <ferror@plt+0x63e8>  // b.none
  407dc4:	ldr	x0, [sp, #24]
  407dc8:	ldrsb	w0, [x0]
  407dcc:	cmp	w0, #0x2f
  407dd0:	b.ne	407de8 <ferror@plt+0x63e8>  // b.any
  407dd4:	ldr	x0, [sp, #24]
  407dd8:	add	x0, x0, #0x1
  407ddc:	ldrsb	w0, [x0]
  407de0:	cmp	w0, #0x2f
  407de4:	b.eq	407dac <ferror@plt+0x63ac>  // b.none
  407de8:	ldr	x0, [sp, #24]
  407dec:	cmp	x0, #0x0
  407df0:	b.eq	407e04 <ferror@plt+0x6404>  // b.none
  407df4:	ldr	x0, [sp, #24]
  407df8:	ldrsb	w0, [x0]
  407dfc:	cmp	w0, #0x0
  407e00:	b.ne	407e0c <ferror@plt+0x640c>  // b.any
  407e04:	mov	x0, #0x0                   	// #0
  407e08:	b	407e6c <ferror@plt+0x646c>
  407e0c:	ldr	x0, [sp]
  407e10:	mov	x1, #0x1                   	// #1
  407e14:	str	x1, [x0]
  407e18:	ldr	x0, [sp, #24]
  407e1c:	add	x0, x0, #0x1
  407e20:	str	x0, [sp, #16]
  407e24:	b	407e48 <ferror@plt+0x6448>
  407e28:	ldr	x0, [sp]
  407e2c:	ldr	x0, [x0]
  407e30:	add	x1, x0, #0x1
  407e34:	ldr	x0, [sp]
  407e38:	str	x1, [x0]
  407e3c:	ldr	x0, [sp, #16]
  407e40:	add	x0, x0, #0x1
  407e44:	str	x0, [sp, #16]
  407e48:	ldr	x0, [sp, #16]
  407e4c:	ldrsb	w0, [x0]
  407e50:	cmp	w0, #0x0
  407e54:	b.eq	407e68 <ferror@plt+0x6468>  // b.none
  407e58:	ldr	x0, [sp, #16]
  407e5c:	ldrsb	w0, [x0]
  407e60:	cmp	w0, #0x2f
  407e64:	b.ne	407e28 <ferror@plt+0x6428>  // b.any
  407e68:	ldr	x0, [sp, #24]
  407e6c:	add	sp, sp, #0x20
  407e70:	ret
  407e74:	stp	x29, x30, [sp, #-64]!
  407e78:	mov	x29, sp
  407e7c:	str	x0, [sp, #24]
  407e80:	str	x1, [sp, #16]
  407e84:	b	407f84 <ferror@plt+0x6584>
  407e88:	add	x0, sp, #0x28
  407e8c:	mov	x1, x0
  407e90:	ldr	x0, [sp, #24]
  407e94:	bl	407d8c <ferror@plt+0x638c>
  407e98:	str	x0, [sp, #56]
  407e9c:	add	x0, sp, #0x20
  407ea0:	mov	x1, x0
  407ea4:	ldr	x0, [sp, #16]
  407ea8:	bl	407d8c <ferror@plt+0x638c>
  407eac:	str	x0, [sp, #48]
  407eb0:	ldr	x1, [sp, #40]
  407eb4:	ldr	x0, [sp, #32]
  407eb8:	add	x0, x1, x0
  407ebc:	cmp	x0, #0x0
  407ec0:	b.ne	407ecc <ferror@plt+0x64cc>  // b.any
  407ec4:	mov	w0, #0x1                   	// #1
  407ec8:	b	407fa0 <ferror@plt+0x65a0>
  407ecc:	ldr	x1, [sp, #40]
  407ed0:	ldr	x0, [sp, #32]
  407ed4:	add	x0, x1, x0
  407ed8:	cmp	x0, #0x1
  407edc:	b.ne	407f20 <ferror@plt+0x6520>  // b.any
  407ee0:	ldr	x0, [sp, #56]
  407ee4:	cmp	x0, #0x0
  407ee8:	b.eq	407efc <ferror@plt+0x64fc>  // b.none
  407eec:	ldr	x0, [sp, #56]
  407ef0:	ldrsb	w0, [x0]
  407ef4:	cmp	w0, #0x2f
  407ef8:	b.eq	407f18 <ferror@plt+0x6518>  // b.none
  407efc:	ldr	x0, [sp, #48]
  407f00:	cmp	x0, #0x0
  407f04:	b.eq	407f20 <ferror@plt+0x6520>  // b.none
  407f08:	ldr	x0, [sp, #48]
  407f0c:	ldrsb	w0, [x0]
  407f10:	cmp	w0, #0x2f
  407f14:	b.ne	407f20 <ferror@plt+0x6520>  // b.any
  407f18:	mov	w0, #0x1                   	// #1
  407f1c:	b	407fa0 <ferror@plt+0x65a0>
  407f20:	ldr	x0, [sp, #56]
  407f24:	cmp	x0, #0x0
  407f28:	b.eq	407f9c <ferror@plt+0x659c>  // b.none
  407f2c:	ldr	x0, [sp, #48]
  407f30:	cmp	x0, #0x0
  407f34:	b.eq	407f9c <ferror@plt+0x659c>  // b.none
  407f38:	ldr	x1, [sp, #40]
  407f3c:	ldr	x0, [sp, #32]
  407f40:	cmp	x1, x0
  407f44:	b.ne	407f9c <ferror@plt+0x659c>  // b.any
  407f48:	ldr	x0, [sp, #40]
  407f4c:	mov	x2, x0
  407f50:	ldr	x1, [sp, #48]
  407f54:	ldr	x0, [sp, #56]
  407f58:	bl	401750 <strncmp@plt>
  407f5c:	cmp	w0, #0x0
  407f60:	b.ne	407f9c <ferror@plt+0x659c>  // b.any
  407f64:	ldr	x0, [sp, #40]
  407f68:	ldr	x1, [sp, #56]
  407f6c:	add	x0, x1, x0
  407f70:	str	x0, [sp, #24]
  407f74:	ldr	x0, [sp, #32]
  407f78:	ldr	x1, [sp, #48]
  407f7c:	add	x0, x1, x0
  407f80:	str	x0, [sp, #16]
  407f84:	ldr	x0, [sp, #24]
  407f88:	cmp	x0, #0x0
  407f8c:	b.eq	407f9c <ferror@plt+0x659c>  // b.none
  407f90:	ldr	x0, [sp, #16]
  407f94:	cmp	x0, #0x0
  407f98:	b.ne	407e88 <ferror@plt+0x6488>  // b.any
  407f9c:	mov	w0, #0x0                   	// #0
  407fa0:	ldp	x29, x30, [sp], #64
  407fa4:	ret
  407fa8:	stp	x29, x30, [sp, #-64]!
  407fac:	mov	x29, sp
  407fb0:	str	x0, [sp, #40]
  407fb4:	str	x1, [sp, #32]
  407fb8:	str	x2, [sp, #24]
  407fbc:	ldr	x0, [sp, #40]
  407fc0:	cmp	x0, #0x0
  407fc4:	b.ne	407fe4 <ferror@plt+0x65e4>  // b.any
  407fc8:	ldr	x0, [sp, #32]
  407fcc:	cmp	x0, #0x0
  407fd0:	b.ne	407fe4 <ferror@plt+0x65e4>  // b.any
  407fd4:	adrp	x0, 409000 <ferror@plt+0x7600>
  407fd8:	add	x0, x0, #0xd0
  407fdc:	bl	4017e0 <strdup@plt>
  407fe0:	b	408108 <ferror@plt+0x6708>
  407fe4:	ldr	x0, [sp, #40]
  407fe8:	cmp	x0, #0x0
  407fec:	b.ne	408000 <ferror@plt+0x6600>  // b.any
  407ff0:	ldr	x1, [sp, #24]
  407ff4:	ldr	x0, [sp, #32]
  407ff8:	bl	4018f0 <strndup@plt>
  407ffc:	b	408108 <ferror@plt+0x6708>
  408000:	ldr	x0, [sp, #32]
  408004:	cmp	x0, #0x0
  408008:	b.ne	408018 <ferror@plt+0x6618>  // b.any
  40800c:	ldr	x0, [sp, #40]
  408010:	bl	4017e0 <strdup@plt>
  408014:	b	408108 <ferror@plt+0x6708>
  408018:	ldr	x0, [sp, #40]
  40801c:	cmp	x0, #0x0
  408020:	b.ne	408044 <ferror@plt+0x6644>  // b.any
  408024:	adrp	x0, 409000 <ferror@plt+0x7600>
  408028:	add	x3, x0, #0x130
  40802c:	mov	w2, #0x383                 	// #899
  408030:	adrp	x0, 409000 <ferror@plt+0x7600>
  408034:	add	x1, x0, #0xd8
  408038:	adrp	x0, 409000 <ferror@plt+0x7600>
  40803c:	add	x0, x0, #0xe8
  408040:	bl	401990 <__assert_fail@plt>
  408044:	ldr	x0, [sp, #32]
  408048:	cmp	x0, #0x0
  40804c:	b.ne	408070 <ferror@plt+0x6670>  // b.any
  408050:	adrp	x0, 409000 <ferror@plt+0x7600>
  408054:	add	x3, x0, #0x130
  408058:	mov	w2, #0x384                 	// #900
  40805c:	adrp	x0, 409000 <ferror@plt+0x7600>
  408060:	add	x1, x0, #0xd8
  408064:	adrp	x0, 409000 <ferror@plt+0x7600>
  408068:	add	x0, x0, #0xf0
  40806c:	bl	401990 <__assert_fail@plt>
  408070:	ldr	x0, [sp, #40]
  408074:	bl	401640 <strlen@plt>
  408078:	str	x0, [sp, #56]
  40807c:	ldr	x0, [sp, #56]
  408080:	mvn	x0, x0
  408084:	ldr	x1, [sp, #24]
  408088:	cmp	x1, x0
  40808c:	b.ls	408098 <ferror@plt+0x6698>  // b.plast
  408090:	mov	x0, #0x0                   	// #0
  408094:	b	408108 <ferror@plt+0x6708>
  408098:	ldr	x1, [sp, #56]
  40809c:	ldr	x0, [sp, #24]
  4080a0:	add	x0, x1, x0
  4080a4:	add	x0, x0, #0x1
  4080a8:	bl	401730 <malloc@plt>
  4080ac:	str	x0, [sp, #48]
  4080b0:	ldr	x0, [sp, #48]
  4080b4:	cmp	x0, #0x0
  4080b8:	b.ne	4080c4 <ferror@plt+0x66c4>  // b.any
  4080bc:	mov	x0, #0x0                   	// #0
  4080c0:	b	408108 <ferror@plt+0x6708>
  4080c4:	ldr	x2, [sp, #56]
  4080c8:	ldr	x1, [sp, #40]
  4080cc:	ldr	x0, [sp, #48]
  4080d0:	bl	401600 <memcpy@plt>
  4080d4:	ldr	x1, [sp, #48]
  4080d8:	ldr	x0, [sp, #56]
  4080dc:	add	x0, x1, x0
  4080e0:	ldr	x2, [sp, #24]
  4080e4:	ldr	x1, [sp, #32]
  4080e8:	bl	401600 <memcpy@plt>
  4080ec:	ldr	x1, [sp, #56]
  4080f0:	ldr	x0, [sp, #24]
  4080f4:	add	x0, x1, x0
  4080f8:	ldr	x1, [sp, #48]
  4080fc:	add	x0, x1, x0
  408100:	strb	wzr, [x0]
  408104:	ldr	x0, [sp, #48]
  408108:	ldp	x29, x30, [sp], #64
  40810c:	ret
  408110:	stp	x29, x30, [sp, #-32]!
  408114:	mov	x29, sp
  408118:	str	x0, [sp, #24]
  40811c:	str	x1, [sp, #16]
  408120:	ldr	x0, [sp, #16]
  408124:	cmp	x0, #0x0
  408128:	b.eq	408138 <ferror@plt+0x6738>  // b.none
  40812c:	ldr	x0, [sp, #16]
  408130:	bl	401640 <strlen@plt>
  408134:	b	40813c <ferror@plt+0x673c>
  408138:	mov	x0, #0x0                   	// #0
  40813c:	mov	x2, x0
  408140:	ldr	x1, [sp, #16]
  408144:	ldr	x0, [sp, #24]
  408148:	bl	407fa8 <ferror@plt+0x65a8>
  40814c:	ldp	x29, x30, [sp], #32
  408150:	ret
  408154:	stp	x29, x30, [sp, #-304]!
  408158:	mov	x29, sp
  40815c:	str	x0, [sp, #56]
  408160:	str	x1, [sp, #48]
  408164:	str	x2, [sp, #256]
  408168:	str	x3, [sp, #264]
  40816c:	str	x4, [sp, #272]
  408170:	str	x5, [sp, #280]
  408174:	str	x6, [sp, #288]
  408178:	str	x7, [sp, #296]
  40817c:	str	q0, [sp, #128]
  408180:	str	q1, [sp, #144]
  408184:	str	q2, [sp, #160]
  408188:	str	q3, [sp, #176]
  40818c:	str	q4, [sp, #192]
  408190:	str	q5, [sp, #208]
  408194:	str	q6, [sp, #224]
  408198:	str	q7, [sp, #240]
  40819c:	add	x0, sp, #0x130
  4081a0:	str	x0, [sp, #80]
  4081a4:	add	x0, sp, #0x130
  4081a8:	str	x0, [sp, #88]
  4081ac:	add	x0, sp, #0x100
  4081b0:	str	x0, [sp, #96]
  4081b4:	mov	w0, #0xffffffd0            	// #-48
  4081b8:	str	w0, [sp, #104]
  4081bc:	mov	w0, #0xffffff80            	// #-128
  4081c0:	str	w0, [sp, #108]
  4081c4:	add	x2, sp, #0x10
  4081c8:	add	x3, sp, #0x50
  4081cc:	ldp	x0, x1, [x3]
  4081d0:	stp	x0, x1, [x2]
  4081d4:	ldp	x0, x1, [x3, #16]
  4081d8:	stp	x0, x1, [x2, #16]
  4081dc:	add	x1, sp, #0x10
  4081e0:	add	x0, sp, #0x48
  4081e4:	mov	x2, x1
  4081e8:	ldr	x1, [sp, #48]
  4081ec:	bl	4018e0 <vasprintf@plt>
  4081f0:	str	w0, [sp, #124]
  4081f4:	ldr	w0, [sp, #124]
  4081f8:	cmp	w0, #0x0
  4081fc:	b.ge	408208 <ferror@plt+0x6808>  // b.tcont
  408200:	mov	x0, #0x0                   	// #0
  408204:	b	408230 <ferror@plt+0x6830>
  408208:	ldr	x0, [sp, #72]
  40820c:	ldrsw	x1, [sp, #124]
  408210:	mov	x2, x1
  408214:	mov	x1, x0
  408218:	ldr	x0, [sp, #56]
  40821c:	bl	407fa8 <ferror@plt+0x65a8>
  408220:	str	x0, [sp, #112]
  408224:	ldr	x0, [sp, #72]
  408228:	bl	4018c0 <free@plt>
  40822c:	ldr	x0, [sp, #112]
  408230:	ldp	x29, x30, [sp], #304
  408234:	ret
  408238:	stp	x29, x30, [sp, #-48]!
  40823c:	mov	x29, sp
  408240:	str	x0, [sp, #24]
  408244:	str	x1, [sp, #16]
  408248:	str	wzr, [sp, #44]
  40824c:	str	wzr, [sp, #40]
  408250:	b	4082bc <ferror@plt+0x68bc>
  408254:	ldr	w0, [sp, #44]
  408258:	cmp	w0, #0x0
  40825c:	b.eq	408268 <ferror@plt+0x6868>  // b.none
  408260:	str	wzr, [sp, #44]
  408264:	b	4082b0 <ferror@plt+0x68b0>
  408268:	ldrsw	x0, [sp, #40]
  40826c:	ldr	x1, [sp, #24]
  408270:	add	x0, x1, x0
  408274:	ldrsb	w0, [x0]
  408278:	cmp	w0, #0x5c
  40827c:	b.ne	40828c <ferror@plt+0x688c>  // b.any
  408280:	mov	w0, #0x1                   	// #1
  408284:	str	w0, [sp, #44]
  408288:	b	4082b0 <ferror@plt+0x68b0>
  40828c:	ldrsw	x0, [sp, #40]
  408290:	ldr	x1, [sp, #24]
  408294:	add	x0, x1, x0
  408298:	ldrsb	w0, [x0]
  40829c:	mov	w1, w0
  4082a0:	ldr	x0, [sp, #16]
  4082a4:	bl	401910 <strchr@plt>
  4082a8:	cmp	x0, #0x0
  4082ac:	b.ne	4082d8 <ferror@plt+0x68d8>  // b.any
  4082b0:	ldr	w0, [sp, #40]
  4082b4:	add	w0, w0, #0x1
  4082b8:	str	w0, [sp, #40]
  4082bc:	ldrsw	x0, [sp, #40]
  4082c0:	ldr	x1, [sp, #24]
  4082c4:	add	x0, x1, x0
  4082c8:	ldrsb	w0, [x0]
  4082cc:	cmp	w0, #0x0
  4082d0:	b.ne	408254 <ferror@plt+0x6854>  // b.any
  4082d4:	b	4082dc <ferror@plt+0x68dc>
  4082d8:	nop
  4082dc:	ldr	w1, [sp, #40]
  4082e0:	ldr	w0, [sp, #44]
  4082e4:	sub	w0, w1, w0
  4082e8:	sxtw	x0, w0
  4082ec:	ldp	x29, x30, [sp], #48
  4082f0:	ret
  4082f4:	stp	x29, x30, [sp, #-64]!
  4082f8:	mov	x29, sp
  4082fc:	str	x0, [sp, #40]
  408300:	str	x1, [sp, #32]
  408304:	str	x2, [sp, #24]
  408308:	str	w3, [sp, #20]
  40830c:	ldr	x0, [sp, #40]
  408310:	ldr	x0, [x0]
  408314:	str	x0, [sp, #56]
  408318:	ldr	x0, [sp, #56]
  40831c:	ldrsb	w0, [x0]
  408320:	cmp	w0, #0x0
  408324:	b.ne	408364 <ferror@plt+0x6964>  // b.any
  408328:	ldr	x0, [sp, #40]
  40832c:	ldr	x0, [x0]
  408330:	ldrsb	w0, [x0]
  408334:	cmp	w0, #0x0
  408338:	b.eq	40835c <ferror@plt+0x695c>  // b.none
  40833c:	adrp	x0, 409000 <ferror@plt+0x7600>
  408340:	add	x3, x0, #0x140
  408344:	mov	w2, #0x3c6                 	// #966
  408348:	adrp	x0, 409000 <ferror@plt+0x7600>
  40834c:	add	x1, x0, #0xd8
  408350:	adrp	x0, 409000 <ferror@plt+0x7600>
  408354:	add	x0, x0, #0xf8
  408358:	bl	401990 <__assert_fail@plt>
  40835c:	mov	x0, #0x0                   	// #0
  408360:	b	408594 <ferror@plt+0x6b94>
  408364:	ldr	x1, [sp, #24]
  408368:	ldr	x0, [sp, #56]
  40836c:	bl	401900 <strspn@plt>
  408370:	mov	x1, x0
  408374:	ldr	x0, [sp, #56]
  408378:	add	x0, x0, x1
  40837c:	str	x0, [sp, #56]
  408380:	ldr	x0, [sp, #56]
  408384:	ldrsb	w0, [x0]
  408388:	cmp	w0, #0x0
  40838c:	b.ne	4083a4 <ferror@plt+0x69a4>  // b.any
  408390:	ldr	x0, [sp, #40]
  408394:	ldr	x1, [sp, #56]
  408398:	str	x1, [x0]
  40839c:	mov	x0, #0x0                   	// #0
  4083a0:	b	408594 <ferror@plt+0x6b94>
  4083a4:	ldr	w0, [sp, #20]
  4083a8:	cmp	w0, #0x0
  4083ac:	b.eq	4084c8 <ferror@plt+0x6ac8>  // b.none
  4083b0:	ldr	x0, [sp, #56]
  4083b4:	ldrsb	w0, [x0]
  4083b8:	mov	w1, w0
  4083bc:	adrp	x0, 409000 <ferror@plt+0x7600>
  4083c0:	add	x0, x0, #0x108
  4083c4:	bl	401910 <strchr@plt>
  4083c8:	cmp	x0, #0x0
  4083cc:	b.eq	4084c8 <ferror@plt+0x6ac8>  // b.none
  4083d0:	ldr	x0, [sp, #56]
  4083d4:	ldrsb	w0, [x0]
  4083d8:	strb	w0, [sp, #48]
  4083dc:	strb	wzr, [sp, #49]
  4083e0:	ldr	x0, [sp, #56]
  4083e4:	add	x0, x0, #0x1
  4083e8:	add	x1, sp, #0x30
  4083ec:	bl	408238 <ferror@plt+0x6838>
  4083f0:	mov	x1, x0
  4083f4:	ldr	x0, [sp, #32]
  4083f8:	str	x1, [x0]
  4083fc:	ldr	x0, [sp, #32]
  408400:	ldr	x0, [x0]
  408404:	add	x0, x0, #0x1
  408408:	ldr	x1, [sp, #56]
  40840c:	add	x0, x1, x0
  408410:	ldrsb	w0, [x0]
  408414:	cmp	w0, #0x0
  408418:	b.eq	40848c <ferror@plt+0x6a8c>  // b.none
  40841c:	ldr	x0, [sp, #32]
  408420:	ldr	x0, [x0]
  408424:	add	x0, x0, #0x1
  408428:	ldr	x1, [sp, #56]
  40842c:	add	x0, x1, x0
  408430:	ldrsb	w1, [x0]
  408434:	ldrsb	w0, [sp, #48]
  408438:	cmp	w1, w0
  40843c:	b.ne	40848c <ferror@plt+0x6a8c>  // b.any
  408440:	ldr	x0, [sp, #32]
  408444:	ldr	x0, [x0]
  408448:	add	x0, x0, #0x2
  40844c:	ldr	x1, [sp, #56]
  408450:	add	x0, x1, x0
  408454:	ldrsb	w0, [x0]
  408458:	cmp	w0, #0x0
  40845c:	b.eq	4084a0 <ferror@plt+0x6aa0>  // b.none
  408460:	ldr	x0, [sp, #32]
  408464:	ldr	x0, [x0]
  408468:	add	x0, x0, #0x2
  40846c:	ldr	x1, [sp, #56]
  408470:	add	x0, x1, x0
  408474:	ldrsb	w0, [x0]
  408478:	mov	w1, w0
  40847c:	ldr	x0, [sp, #24]
  408480:	bl	401910 <strchr@plt>
  408484:	cmp	x0, #0x0
  408488:	b.ne	4084a0 <ferror@plt+0x6aa0>  // b.any
  40848c:	ldr	x0, [sp, #40]
  408490:	ldr	x1, [sp, #56]
  408494:	str	x1, [x0]
  408498:	mov	x0, #0x0                   	// #0
  40849c:	b	408594 <ferror@plt+0x6b94>
  4084a0:	ldr	x0, [sp, #56]
  4084a4:	add	x1, x0, #0x1
  4084a8:	str	x1, [sp, #56]
  4084ac:	ldr	x1, [sp, #32]
  4084b0:	ldr	x1, [x1]
  4084b4:	add	x1, x1, #0x2
  4084b8:	add	x1, x0, x1
  4084bc:	ldr	x0, [sp, #40]
  4084c0:	str	x1, [x0]
  4084c4:	b	408590 <ferror@plt+0x6b90>
  4084c8:	ldr	w0, [sp, #20]
  4084cc:	cmp	w0, #0x0
  4084d0:	b.eq	408560 <ferror@plt+0x6b60>  // b.none
  4084d4:	ldr	x1, [sp, #24]
  4084d8:	ldr	x0, [sp, #56]
  4084dc:	bl	408238 <ferror@plt+0x6838>
  4084e0:	mov	x1, x0
  4084e4:	ldr	x0, [sp, #32]
  4084e8:	str	x1, [x0]
  4084ec:	ldr	x0, [sp, #32]
  4084f0:	ldr	x0, [x0]
  4084f4:	ldr	x1, [sp, #56]
  4084f8:	add	x0, x1, x0
  4084fc:	ldrsb	w0, [x0]
  408500:	cmp	w0, #0x0
  408504:	b.eq	408544 <ferror@plt+0x6b44>  // b.none
  408508:	ldr	x0, [sp, #32]
  40850c:	ldr	x0, [x0]
  408510:	ldr	x1, [sp, #56]
  408514:	add	x0, x1, x0
  408518:	ldrsb	w0, [x0]
  40851c:	mov	w1, w0
  408520:	ldr	x0, [sp, #24]
  408524:	bl	401910 <strchr@plt>
  408528:	cmp	x0, #0x0
  40852c:	b.ne	408544 <ferror@plt+0x6b44>  // b.any
  408530:	ldr	x0, [sp, #40]
  408534:	ldr	x1, [sp, #56]
  408538:	str	x1, [x0]
  40853c:	mov	x0, #0x0                   	// #0
  408540:	b	408594 <ferror@plt+0x6b94>
  408544:	ldr	x0, [sp, #32]
  408548:	ldr	x0, [x0]
  40854c:	ldr	x1, [sp, #56]
  408550:	add	x1, x1, x0
  408554:	ldr	x0, [sp, #40]
  408558:	str	x1, [x0]
  40855c:	b	408590 <ferror@plt+0x6b90>
  408560:	ldr	x1, [sp, #24]
  408564:	ldr	x0, [sp, #56]
  408568:	bl	401970 <strcspn@plt>
  40856c:	mov	x1, x0
  408570:	ldr	x0, [sp, #32]
  408574:	str	x1, [x0]
  408578:	ldr	x0, [sp, #32]
  40857c:	ldr	x0, [x0]
  408580:	ldr	x1, [sp, #56]
  408584:	add	x1, x1, x0
  408588:	ldr	x0, [sp, #40]
  40858c:	str	x1, [x0]
  408590:	ldr	x0, [sp, #56]
  408594:	ldp	x29, x30, [sp], #64
  408598:	ret
  40859c:	stp	x29, x30, [sp, #-48]!
  4085a0:	mov	x29, sp
  4085a4:	str	x0, [sp, #24]
  4085a8:	ldr	x0, [sp, #24]
  4085ac:	bl	401780 <fgetc@plt>
  4085b0:	str	w0, [sp, #44]
  4085b4:	ldr	w0, [sp, #44]
  4085b8:	cmn	w0, #0x1
  4085bc:	b.ne	4085c8 <ferror@plt+0x6bc8>  // b.any
  4085c0:	mov	w0, #0x1                   	// #1
  4085c4:	b	4085d8 <ferror@plt+0x6bd8>
  4085c8:	ldr	w0, [sp, #44]
  4085cc:	cmp	w0, #0xa
  4085d0:	b.ne	4085a8 <ferror@plt+0x6ba8>  // b.any
  4085d4:	mov	w0, #0x0                   	// #0
  4085d8:	ldp	x29, x30, [sp], #48
  4085dc:	ret
  4085e0:	stp	x29, x30, [sp, #-64]!
  4085e4:	mov	x29, sp
  4085e8:	stp	x19, x20, [sp, #16]
  4085ec:	adrp	x20, 41a000 <ferror@plt+0x18600>
  4085f0:	add	x20, x20, #0xde0
  4085f4:	stp	x21, x22, [sp, #32]
  4085f8:	adrp	x21, 41a000 <ferror@plt+0x18600>
  4085fc:	add	x21, x21, #0xdd8
  408600:	sub	x20, x20, x21
  408604:	mov	w22, w0
  408608:	stp	x23, x24, [sp, #48]
  40860c:	mov	x23, x1
  408610:	mov	x24, x2
  408614:	bl	4015c8 <memcpy@plt-0x38>
  408618:	cmp	xzr, x20, asr #3
  40861c:	b.eq	408648 <ferror@plt+0x6c48>  // b.none
  408620:	asr	x20, x20, #3
  408624:	mov	x19, #0x0                   	// #0
  408628:	ldr	x3, [x21, x19, lsl #3]
  40862c:	mov	x2, x24
  408630:	add	x19, x19, #0x1
  408634:	mov	x1, x23
  408638:	mov	w0, w22
  40863c:	blr	x3
  408640:	cmp	x20, x19
  408644:	b.ne	408628 <ferror@plt+0x6c28>  // b.any
  408648:	ldp	x19, x20, [sp, #16]
  40864c:	ldp	x21, x22, [sp, #32]
  408650:	ldp	x23, x24, [sp, #48]
  408654:	ldp	x29, x30, [sp], #64
  408658:	ret
  40865c:	nop
  408660:	ret
  408664:	nop
  408668:	adrp	x2, 41b000 <ferror@plt+0x19600>
  40866c:	mov	x1, #0x0                   	// #0
  408670:	ldr	x2, [x2, #528]
  408674:	b	4016c0 <__cxa_atexit@plt>
  408678:	mov	x2, x1
  40867c:	mov	x1, x0
  408680:	mov	w0, #0x0                   	// #0
  408684:	b	4019b0 <__xstat@plt>
  408688:	mov	x2, x1
  40868c:	mov	x1, x0
  408690:	mov	w0, #0x0                   	// #0
  408694:	b	401940 <__lxstat@plt>

Disassembly of section .fini:

0000000000408698 <.fini>:
  408698:	stp	x29, x30, [sp, #-16]!
  40869c:	mov	x29, sp
  4086a0:	ldp	x29, x30, [sp], #16
  4086a4:	ret
