/*

Xilinx Vivado v2017.3 (64-bit) [Major: 2017, Minor: 3]
SW Build: 2018833 on Wed Oct  4 19:58:22 MDT 2017
IP Build: 2016188 on Wed Oct  4 21:52:56 MDT 2017

Process ID: 9940
License: Customer

Current time: 	Mon Sep 06 14:51:02 CEST 2021
Time zone: 	Central European Time (Europe/Belgrade)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 2
Available disk space: 50 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	E:/programy/Xilinx/Vivado/2017.3/tps/win64/jre
JVM executable location: 	E:/programy/Xilinx/Vivado/2017.3/tps/win64/jre/bin/java.exe

User name: 	Bohdan
User home directory: C:/Users/Bohdan
User working directory: F:/Project_tetris/uec2_projekt/vivado
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: E:/programy/Xilinx/Vivado
HDI_APPROOT: E:/programy/Xilinx/Vivado/2017.3
RDI_DATADIR: E:/programy/Xilinx/Vivado/2017.3/data
RDI_BINDIR: E:/programy/Xilinx/Vivado/2017.3/bin

User preferences location: C:/Users/Bohdan/AppData/Roaming/Xilinx/Vivado
Vivado preferences directory: C:/Users/Bohdan/AppData/Roaming/Xilinx/Vivado/2017.3/vivado.xml
Vivado layouts directory: C:/Users/Bohdan/AppData/Roaming/Xilinx/Vivado/2017.3/layouts
PlanAhead jar file location: 	E:/programy/Xilinx/Vivado/2017.3/lib/classes/planAhead.jar
Vivado log file location: 	F:/Project_tetris/uec2_projekt/vivado/vivado.log
Vivado journal file location: 	F:/Project_tetris/uec2_projekt/vivado/vivado.jou
Engine tmp dir: 	F:/Project_tetris/uec2_projekt/vivado/.Xil/Vivado-9940-DESKTOP-JBGI6VD

GUI allocated memory:	252 MB
GUI max memory:		3,052 MB
Engine allocated memory: 647 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 53 MB (+53487kb) [00:00:05]
// [Engine Memory]: 592 MB (+469232kb) [00:00:05]
// [GUI Memory]: 58 MB (+2156kb) [00:00:06]
// [GUI Memory]: 63 MB (+2494kb) [00:00:06]
// TclEventType: START_PROGRESS_DIALOG
// Tcl Message: source run.tcl 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'debounce_u' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "debounce_u_behav -key {Behavioral:sim_1:Functional:debounce_u} -tclbatch {debounce_u.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2017.3 Time resolution is 1 ps 
// Tcl Message: source debounce_u.tcl 
// Tcl Message: ## current_wave_config 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_u_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 263.164 ; gain = 13.375 
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 629 MB (+7747kb) [00:00:08]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// [GUI Memory]: 70 MB (+3383kb) [00:00:09]
// [GUI Memory]: 77 MB (+3315kb) [00:00:09]
// bs (cl):  Sourcing Tcl script 'run.tcl' : addNotify
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
dismissDialog("Sourcing Tcl script 'run.tcl'"); // bs (cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 49 seconds
selectTab((HResource) null, (HResource) null, "Sources", 1); // aF (Q, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1); // B (D, cl)
selectCodeEditor("vga_example.v", 146, 236); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 229); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 229, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 108, 269); // cd (w, cl)
selectCodeEditor("vga_example.v", 108, 267, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 108, 267); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.v", 150, 354); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 150, 354); // cd (w, cl)
selectCodeEditor("vga_example.v", 203, 384); // cd (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("vga_example.v", 99, 212); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 212, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 84, 285); // cd (w, cl)
selectCodeEditor("vga_example.v", 84, 285, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 170, 333); // cd (w, cl)
selectCodeEditor("vga_example.v", 51, 278); // cd (w, cl)
selectCodeEditor("vga_example.v", 51, 278, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 83, 410); // cd (w, cl)
selectCodeEditor("vga_example.v", 83, 410, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 245, 265); // cd (w, cl)
selectCodeEditor("vga_example.v", 122, 354); // cd (w, cl)
// Elapsed time: 161 seconds
selectCodeEditor("vga_example.v", 194, 348); // cd (w, cl)
selectCodeEditor("vga_example.v", 194, 348); // cd (w, cl)
selectCodeEditor("vga_example.v", 33, 431); // cd (w, cl)
selectCodeEditor("vga_example.v", 1, 433); // cd (w, cl)
selectCodeEditor("vga_example.v", 4, 432); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 82 MB (+2053kb) [00:05:14]
// [GUI Memory]: 88 MB (+1662kb) [00:05:32]
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v)]", 14, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v)]", 14, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
selectCodeEditor("uart.v", 225, 384); // cd (w, cl)
selectCodeEditor("uart.v", 257, 391); // cd (w, cl)
selectCodeEditor("uart.v", 265, 381); // cd (w, cl)
selectCodeEditor("uart.v", 248, 280); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 93 MB (+404kb) [00:05:49]
// Elapsed time: 34 seconds
selectCodeEditor("uart.v", 57, 123); // cd (w, cl)
selectCodeEditor("uart.v", 150, 128); // cd (w, cl)
selectCodeEditor("uart.v", 157, 130); // cd (w, cl)
selectCodeEditor("uart.v", 196, 77); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 55, 177); // cd (w, cl)
selectCodeEditor("uart.v", 199, 180); // cd (w, cl)
selectCodeEditor("uart.v", 174, 90); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.v", 68, 192); // cd (w, cl)
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 3000 ms.
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart.v", 70, 159); // cd (w, cl)
selectCodeEditor("uart.v", 151, 234); // cd (w, cl)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 132, 282); // cd (w, cl)
selectCodeEditor("uart.v", 132, 282, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 181, 280); // cd (w, cl)
selectCodeEditor("uart.v", 181, 280, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 115, 366); // cd (w, cl)
selectCodeEditor("uart.v", 115, 366, false, false, false, false, true); // cd (w, cl) - Double Click
// [Engine Memory]: 664 MB (+3673kb) [00:06:56]
selectCodeEditor("uart.v", 137, 504); // cd (w, cl)
selectCodeEditor("uart.v", 137, 504, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 206, 411); // cd (w, cl)
selectCodeEditor("uart.v", 174, 297); // cd (w, cl)
selectCodeEditor("uart.v", 183, 223); // cd (w, cl)
// Elapsed time: 128 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
// [GUI Memory]: 98 MB (+66kb) [00:09:12]
selectCodeEditor("vga_example.v", 46, 251); // cd (w, cl)
selectCodeEditor("vga_example.v", 244, 482); // cd (w, cl)
selectCodeEditor("vga_example.v", 71, 403); // cd (w, cl)
selectCodeEditor("vga_example.v", 2, 397); // cd (w, cl)
selectCodeEditor("vga_example.v", 0, 201); // cd (w, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 664 MB. GUI used memory: 46 MB. Current time: 9/6/21 5:04:39 PM CEST
// Elapsed time: 7680 seconds
selectCodeEditor("vga_example.v", 78, 402); // cd (w, cl)
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 4000 ms.
selectCodeEditor("vga_example.v", 78, 402); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 0, 43); // cd (w, cl)
selectCodeEditor("uart.v", 233, 411); // cd (w, cl)
selectCodeEditor("uart.v", 179, 311); // cd (w, cl)
selectCodeEditor("uart.v", 179, 311, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 10, 373); // cd (w, cl)
selectCodeEditor("uart.v", 113, 523); // cd (w, cl)
selectCodeEditor("uart.v", 113, 523, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 167, 541); // cd (w, cl)
selectCodeEditor("uart.v", 106, 455); // cd (w, cl)
selectCodeEditor("uart.v", 106, 455, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 173, 417); // cd (w, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), uart_tx : transmitter (uart_tx.v)]", 16, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), uart_tx : transmitter (uart_tx.v)]", 16, false, false, false, false, false, true); // B (D, cl) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("uart_tx.v", 295, 246); // cd (w, cl)
selectCodeEditor("uart_tx.v", 259, 305); // cd (w, cl)
selectCodeEditor("uart_tx.v", 258, 313); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 87, 229); // cd (w, cl)
selectCodeEditor("vga_example.v", 87, 229, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 39, 230); // cd (w, cl)
selectCodeEditor("vga_example.v", 39, 230, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 91, 231); // cd (w, cl)
selectCodeEditor("vga_example.v", 91, 231, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 44, 232); // cd (w, cl)
selectCodeEditor("vga_example.v", 44, 232, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 80, 225); // cd (w, cl)
selectCodeEditor("vga_example.v", 80, 225, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 59, 164); // cd (w, cl)
selectCodeEditor("vga_example.v", 125, 162); // cd (w, cl)
selectCodeEditor("vga_example.v", 126, 230); // cd (w, cl)
selectCodeEditor("vga_example.v", 96, 249); // cd (w, cl)
selectCodeEditor("vga_example.v", 96, 249, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 26, 246); // cd (w, cl)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 669 MB. GUI used memory: 48 MB. Current time: 9/6/21 5:09:59 PM CEST
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// [Engine Memory]: 705 MB (+8254kb) [02:19:11]
// [Engine Memory]: 818 MB (+81441kb) [02:19:16]
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// [Engine Memory]: 883 MB (+25618kb) [02:19:20]
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.996 ; gain = 60.563 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'transmitter' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'transmitter' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'clk_75M' does not exist for instance 'uart_tx' of module 'transmitter' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:21] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'receiver' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'receiver' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] ERROR: [Synth 8-285] failed synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1086.223 ; gain = 142.789 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: INFO: [Device 21-403] Loading part xc7a35tcpg236-1 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 53 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
// Elapsed time: 11 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
// HMemoryUtils.trashcanNow. Engine heap size: 883 MB. GUI used memory: 48 MB. Current time: 9/6/21 5:10:13 PM CEST
// Elapsed time: 18 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectCodeEditor("vga_example.v", 135, 203); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
// [GUI Memory]: 103 MB (+364kb) [02:19:45]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 3); // k (j, cl)
selectCodeEditor("uart_tx.v", 93, 30); // cd (w, cl)
selectCodeEditor("uart_tx.v", 93, 30, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 115, 154); // cd (w, cl)
selectCodeEditor("uart_tx.v", 115, 154, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 115, 154); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart_tx.v", 87, 27); // cd (w, cl)
selectCodeEditor("uart_tx.v", 87, 27, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart_tx.v", 'c'); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 52, 308); // cd (w, cl)
selectCodeEditor("uart.v", 52, 308, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 55, 311); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), uart_rx : receiver (uart_rx.v)]", 17, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), uart_rx : receiver (uart_rx.v)]", 17, false, false, false, false, false, true); // B (D, cl) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart_rx.v", 70, 26); // cd (w, cl)
selectCodeEditor("uart_rx.v", 70, 26, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart_rx.v", 'v'); // cd (w, cl)
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 3); // k (j, cl)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 40, 437); // cd (w, cl)
selectCodeEditor("uart.v", 40, 437, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart.v", 92, 434); // cd (w, cl)
selectCodeEditor("uart.v", 92, 434, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 11 seconds
selectCodeEditor("uart.v", 230, 395); // cd (w, cl)
selectCodeEditor("uart.v", 130, 228); // cd (w, cl)
selectCodeEditor("uart.v", 237, 291); // cd (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cl)
// x (cl): Elaborate Design: addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// HMemoryUtils.trashcanNow. Engine heap size: 914 MB. GUI used memory: 48 MB. Current time: 9/6/21 5:11:49 PM CEST
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// [Engine Memory]: 1,003 MB (+78904kb) [02:21:05]
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.664 ; gain = 16.320 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'clk_75M' does not exist for instance 'my_uart_tx' of module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:21] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] ERROR: [Synth 8-285] failed synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.824 ; gain = 97.480 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 52 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectCodeEditor("uart.v", 161, 81); // cd (w, cl)
selectCodeEditor("uart.v", 161, 81, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 10 seconds
selectCodeEditor("uart.v", 146, 72); // cd (w, cl)
selectCodeEditor("uart.v", 146, 72, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'c'); // cd (w, cl)
selectCodeEditor("uart.v", 203, 252); // cd (w, cl)
selectCodeEditor("uart.v", 203, 252, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 242, 249); // cd (w, cl)
selectCodeEditor("uart.v", 242, 249, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 113, 352); // cd (w, cl)
selectCodeEditor("uart.v", 113, 352, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 164, 353); // cd (w, cl)
selectCodeEditor("uart.v", 164, 353, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 99, 486); // cd (w, cl)
selectCodeEditor("uart.v", 99, 486, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 126, 485); // cd (w, cl)
selectCodeEditor("uart.v", 126, 485, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 3); // k (j, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart_tx.v", 179, 62); // cd (w, cl)
selectCodeEditor("uart_tx.v", 179, 62, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart_tx.v", 'v'); // cd (w, cl)
selectCodeEditor("uart_tx.v", 120, 525); // cd (w, cl)
selectCodeEditor("uart_tx.v", 150, 164); // cd (w, cl)
selectCodeEditor("uart_tx.v", 150, 164, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart_tx.v", 'v'); // cd (w, cl)
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 4); // k (j, cl)
selectCodeEditor("uart_rx.v", 160, 72); // cd (w, cl)
selectCodeEditor("uart_rx.v", 160, 72, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart_rx.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("uart_rx.v", 142, 380); // cd (w, cl)
selectCodeEditor("uart_rx.v", 142, 380, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart_rx.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("uart_rx.v", 142, 380); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 60, 258); // cd (w, cl)
selectCodeEditor("vga_example.v", 60, 258, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 155, 258); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.824 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'pclk' does not exist for instance 'uart_baud' of module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:15] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] 
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] ERROR: [Synth 8-285] failed synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.695 ; gain = 7.871 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 50 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
selectCodeEditor("vga_example.v", 368, 260); // cd (w, cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (M)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // M (cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), uart_baud : baud_rate_gen (baud_rate_gen.v)]", 15, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), uart_baud : baud_rate_gen (baud_rate_gen.v)]", 15, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("baud_rate_gen.v", 266, 8); // cd (w, cl)
selectCodeEditor("baud_rate_gen.v", 266, 8, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "baud_rate_gen.v", 'v'); // cd (w, cl)
selectCodeEditor("baud_rate_gen.v", 145, 242); // cd (w, cl)
selectCodeEditor("baud_rate_gen.v", 145, 242, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "baud_rate_gen.v", 'v'); // cd (w, cl)
selectCodeEditor("baud_rate_gen.v", 141, 362); // cd (w, cl)
selectCodeEditor("baud_rate_gen.v", 141, 362, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "baud_rate_gen.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-285] failed synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2]. ]", 3); // ah (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (x)
dismissDialog("Elaborate Design"); // x (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 193, 248); // cd (w, cl)
selectCodeEditor("uart.v", 193, 248, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "baud_rate_gen.v", 5); // k (j, cl)
selectCodeEditor("baud_rate_gen.v", 232, 16); // cd (w, cl)
selectCodeEditor("baud_rate_gen.v", 232, 16, false, false, false, false, true); // cd (w, cl) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,050 MB. GUI used memory: 49 MB. Current time: 9/6/21 5:14:24 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,074 MB. GUI used memory: 49 MB. Current time: 9/6/21 5:14:24 PM CEST
// [Engine Memory]: 1,074 MB (+22552kb) [02:23:34]
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,150 MB (+22854kb) [02:23:34]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:46] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1271.734 ; gain = 6.039 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1271.734 ; gain = 6.039 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] 
// Tcl Message: Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 2 instances were transformed.   BUFGCE => BUFGCTRL: 2 instances  
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.637 ; gain = 151.941 
// Tcl Message: 64 Infos, 19 Warnings, 16 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.637 ; gain = 151.941 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// M (cl): Critical Messages: addNotify
// Elapsed time: 17 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
// [GUI Memory]: 110 MB (+2321kb) [02:23:38]
// Elapsed time: 16 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (M)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // M (cl)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aF (Q, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 19); // B (D, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 20); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, vga_example.xdc]", 21, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, vga_example.xdc]", 21, false, false, false, false, false, true); // B (D, cl) - Double Click
// [GUI Memory]: 117 MB (+1261kb) [02:24:06]
selectCodeEditor("vga_example.xdc", 205, 62); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 205, 62, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 213, 62); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 213, 62, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 335, 60); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 335, 60, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 316, 60); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 316, 60, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 316, 60); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 316, 60); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 406, 80); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 406, 80, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 406, 80); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 438, 77); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 295, 295); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 295, 295, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 318, 59); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 318, 59, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 388, 162); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 355, 162); // cd (w, cl)
// [GUI Memory]: 123 MB (+73kb) [02:24:53]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // k (j, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, synth_design -rtl -name rtl_1. , [Common 17-55] 'set_property' expects at least one object. [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc:64]. ]", 2, true); // ah (O, cl) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, synth_design -rtl -name rtl_1. , [Common 17-55] 'set_property' expects at least one object. [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc:64]. ]", 2); // ah (O, cl)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 8); // k (j, cl)
selectCodeEditor("vga_example.xdc", 303, 58); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 345, 61); // cd (w, cl)
// Elapsed time: 78 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // k (j, cl)
// [GUI Memory]: 129 MB (+35kb) [02:28:38]
// Elapsed time: 127 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 8); // k (j, cl)
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // k (j, cl)
// Elapsed time: 43 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 8); // k (j, cl)
selectCodeEditor("vga_example.xdc", 457, 243); // cd (w, cl)
// Elapsed time: 14 seconds
selectCodeEditor("vga_example.xdc", 307, 159); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 301, 162); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 363, 183); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 299, 215); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 363, 232); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 482, 267); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.xdc", 303, 212); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 303, 211, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 302, 164); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 302, 164, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 311, 166); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 311, 166, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 14, 205); // cd (w, cl)
selectCodeEditor("vga_example.v", 7, 114); // cd (w, cl)
selectCodeEditor("vga_example.v", 332, 396); // cd (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("vga_example.v", 158, 298); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 19 seconds
selectCodeEditor("vga_example.v", 78, 331); // cd (w, cl)
selectCodeEditor("vga_example.v", 78, 331, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.637 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:48] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:48] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.891 ; gain = 47.254 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.891 ; gain = 47.254 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,171 MB. GUI used memory: 74 MB. Current time: 9/6/21 5:22:52 PM CEST
// Engine heap size: 1,171 MB. GUI used memory: 75 MB. Current time: 9/6/21 5:22:52 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,171 MB. GUI used memory: 55 MB. Current time: 9/6/21 5:22:54 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] 
// Tcl Message: Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1493.098 ; gain = 75.461 
// M (cl): Critical Messages: addNotify
// Elapsed time: 22 seconds
dismissDialog("Reloading"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // k (j, cl)
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 53, 315); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 347); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 347, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.098 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:48] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:48] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1493.098 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1493.098 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,175 MB. GUI used memory: 68 MB. Current time: 9/6/21 5:24:13 PM CEST
// Engine heap size: 1,175 MB. GUI used memory: 68 MB. Current time: 9/6/21 5:24:13 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,175 MB. GUI used memory: 58 MB. Current time: 9/6/21 5:24:15 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] 
// Tcl Message: Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.445 ; gain = 18.348 
// M (cl): Critical Messages: addNotify
// Elapsed time: 21 seconds
dismissDialog("Reloading"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // k (j, cl)
// Schematic: addNotify
// Elapsed time: 116 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 8); // k (j, cl)
selectCodeEditor("vga_example.xdc", 306, 211); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 299, 208); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 318, 217); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 318, 217, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 362, 232); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 139, 301); // cd (w, cl)
// [GUI Memory]: 137 MB (+1576kb) [02:35:50]
selectCodeEditor("vga_example.v", 16, 297); // cd (w, cl)
selectCodeEditor("vga_example.v", 142, 297); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.v", 59, 318); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 72, 299); // cd (w, cl)
selectCodeEditor("vga_example.v", 72, 299, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 101, 323); // cd (w, cl)
selectCodeEditor("vga_example.v", 101, 323, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 97, 314); // cd (w, cl)
selectCodeEditor("vga_example.v", 97, 314, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 97, 229); // cd (w, cl)
selectCodeEditor("vga_example.v", 97, 228, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.445 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:49] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:49] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,181 MB. GUI used memory: 78 MB. Current time: 9/6/21 5:27:36 PM CEST
// Engine heap size: 1,181 MB. GUI used memory: 79 MB. Current time: 9/6/21 5:27:36 PM CEST
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: ERROR: [Synth 8-685] variable 'tx' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:299] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.445 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectCodeEditor("vga_example.v", 72, 313); // cd (w, cl)
selectCodeEditor("vga_example.v", 72, 313, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
dismissDialog("Open Elaborated Design"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 6); // k (j, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
dismissDialog("Open Elaborated Design"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 66, 330); // cd (w, cl)
selectCodeEditor("vga_example.v", 66, 330, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 79, 336); // cd (w, cl)
selectCodeEditor("vga_example.v", 79, 336, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, synth_design -rtl -name rtl_1. , [Common 17-55] 'set_property' expects at least one object. [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc:64]. ]", 2); // ah (O, cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, synth_design -rtl -name rtl_1. , [Common 17-55] 'set_property' expects at least one object. [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc:64]. ]", 2); // ah (O, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 6); // k (j, cl)
selectCodeEditor("vga_example.xdc", 483, 377); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 208, 89); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 168, 89); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 434, 81); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 11, 244); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 450, 315); // cd (w, cl)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.xdc", 425, 163); // cd (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: STOP_PROGRESS_DIALOG
// Elapsed time: 14 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
closeMainWindow("Tetris - [F:/Project_tetris/uec2_projekt/vivado/build/Tetris.xpr] - Vivado 2017.3"); // cl
// x (cl): Exit Vivado: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (x)
dismissDialog("Exit Vivado"); // x (cl)
selectCodeEditor("uart.v", 295, 271); // cd (w, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0, true, false); // k (j, cl) - Popup Trigger
selectMenuItem((HResource) null, "Close"); // JMenuItem (JidePopupMenu)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // D
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: DESIGN_REFRESH
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,181 MB. GUI used memory: 61 MB. Current time: 9/6/21 5:30:18 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1560.832 ; gain = 49.387 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// Elapsed time: 219 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v)]", 14, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v)]", 14, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 5000 ms.
selectCodeEditor("uart.v", 154, 61); // cd (w, cl)
selectCodeEditor("uart.v", 154, 61, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 239, 226); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 1); // k (j, cl)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 231, 112); // cd (w, cl)
selectCodeEditor("uart.v", 181, 64); // cd (w, cl)
selectCodeEditor("uart.v", 86, 56); // cd (w, cl)
selectCodeEditor("uart.v", 101, 56); // cd (w, cl)
selectCodeEditor("uart.v", 96, 57); // cd (w, cl)
selectCodeEditor("uart.v", 74, 55); // cd (w, cl)
selectCodeEditor("uart.v", 188, 202); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 192, 201); // cd (w, cl)
selectCodeEditor("uart.v", 192, 200, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 194, 123); // cd (w, cl)
selectCodeEditor("uart.v", 194, 122, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 250, 184); // cd (w, cl)
selectCodeEditor("uart.v", 275, 196); // cd (w, cl)
selectCodeEditor("uart.v", 210, 45); // cd (w, cl)
selectCodeEditor("uart.v", 210, 45, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 217, 41); // cd (w, cl)
selectCodeEditor("uart.v", 217, 41, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "uart.v", 'c'); // cd (w, cl)
selectCodeEditor("uart.v", 20, 298); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
selectCodeEditor("uart.v", 58, 300); // cd (w, cl)
selectCodeEditor("uart.v", 29, 330); // cd (w, cl)
// [GUI Memory]: 145 MB (+1207kb) [02:45:11]
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_randomizer : randomizer (random.v)]", 6, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_randomizer : randomizer (random.v)]", 6, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("random.v", 54, 208); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 14, 296); // cd (w, cl)
selectCodeEditor("uart.v", 47, 300); // cd (w, cl)
selectCodeEditor("uart.v", 15, 327); // cd (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("uart.v", 151, 388); // cd (w, cl)
selectCodeEditor("uart.v", 151, 388, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("uart.v", 0, 305); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 33 seconds
selectCodeEditor("uart.v", 83, 231); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.v", 96, 261); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 208, 197); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("uart.v", 87, 245); // cd (w, cl)
selectCodeEditor("uart.v", 87, 245, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 131, 249); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "random.v", 3); // k (j, cl)
selectCodeEditor("random.v", 189, 246); // cd (w, cl)
selectCodeEditor("random.v", 133, 231); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 90, 241); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_background : draw_background (draw_background.v)]", 4, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_background : draw_background (draw_background.v)]", 4, false, false, false, false, false, true); // B (D, cl) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 153 MB (+461kb) [02:47:05]
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
selectCodeEditor("vga_example.v", 69, 282); // cd (w, cl)
selectCodeEditor("vga_example.v", 48, 301); // cd (w, cl)
selectCodeEditor("vga_example.v", 72, 280); // cd (w, cl)
selectCodeEditor("vga_example.v", 242, 278); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 250, 267); // cd (w, cl)
selectCodeEditor("uart.v", 143, 140); // cd (w, cl)
selectCodeEditor("uart.v", 143, 140, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 151, 142); // cd (w, cl)
selectCodeEditor("uart.v", 151, 142, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 83, 363); // cd (w, cl)
selectCodeEditor("uart.v", 83, 363, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 101, 362); // cd (w, cl)
selectCodeEditor("uart.v", 101, 362, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 111, 363); // cd (w, cl)
selectCodeEditor("uart.v", 111, 363, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 81, 366); // cd (w, cl)
selectCodeEditor("uart.v", 81, 366, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 103, 363); // cd (w, cl)
selectCodeEditor("uart.v", 103, 363, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 209, 402); // cd (w, cl)
// Elapsed time: 16 seconds
selectCodeEditor("uart.v", 93, 341); // cd (w, cl)
selectCodeEditor("uart.v", 93, 341, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 126, 352); // cd (w, cl)
selectCodeEditor("uart.v", 137, 453); // cd (w, cl)
selectCodeEditor("uart.v", 2, 366); // cd (w, cl)
selectCodeEditor("uart.v", 138, 349); // cd (w, cl)
selectCodeEditor("uart.v", 133, 349); // cd (w, cl)
selectCodeEditor("uart.v", 155, 452); // cd (w, cl)
selectCodeEditor("uart.v", 57, 367); // cd (w, cl)
selectCodeEditor("uart.v", 91, 380); // cd (w, cl)
selectCodeEditor("uart.v", 57, 366); // cd (w, cl)
selectCodeEditor("uart.v", 61, 463); // cd (w, cl)
selectCodeEditor("uart.v", 130, 228); // cd (w, cl)
selectCodeEditor("uart.v", 200, 337); // cd (w, cl)
selectCodeEditor("uart.v", 106, 282); // cd (w, cl)
selectCodeEditor("uart.v", 27, 282); // cd (w, cl)
selectCodeEditor("uart.v", 3, 159); // cd (w, cl)
selectCodeEditor("uart.v", 6, 282); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 155, 39); // cd (w, cl)
selectCodeEditor("uart.v", 155, 39, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 51, 348); // cd (w, cl)
selectCodeEditor("uart.v", 51, 348, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 1); // k (j, cl)
// Elapsed time: 20 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.832 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:49] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:49] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// HMemoryUtils.trashcanNow. Engine heap size: 1,214 MB. GUI used memory: 93 MB. Current time: 9/6/21 5:40:44 PM CEST
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 1,225 MB (+17984kb) [02:49:54]
// Engine heap size: 1,225 MB. GUI used memory: 70 MB. Current time: 9/6/21 5:40:46 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 69 MB. Current time: 9/6/21 5:40:46 PM CEST
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'wr_en' does not exist for instance 'my_uart' of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:297] 
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.262 ; gain = 1.430 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Reloading"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectCodeEditor("vga_example.v", 139, 296); // cd (w, cl)
// Elapsed time: 19 seconds
selectCodeEditor("vga_example.v", 308, 248); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 0); // k (j, cl)
selectCodeEditor("uart.v", 96, 308); // cd (w, cl)
selectCodeEditor("uart.v", 51, 132); // cd (w, cl)
selectCodeEditor("uart.v", 71, 347); // cd (w, cl)
selectCodeEditor("uart.v", 71, 347, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 288, 182); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectCodeEditor("vga_example.v", 43, 137); // cd (w, cl)
selectCodeEditor("vga_example.v", 55, 147); // cd (w, cl)
selectCodeEditor("vga_example.v", 55, 147, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 96, 143); // cd (w, cl)
selectCodeEditor("vga_example.v", 96, 143, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 58, 149); // cd (w, cl)
selectCodeEditor("vga_example.v", 58, 149, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 103, 143); // cd (w, cl)
selectCodeEditor("vga_example.v", 103, 143, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 44, 126); // cd (w, cl)
selectCodeEditor("vga_example.v", 44, 126, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 60, 143); // cd (w, cl)
selectCodeEditor("vga_example.v", 60, 143, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 52, 160); // cd (w, cl)
selectCodeEditor("vga_example.v", 52, 160, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 42, 186); // cd (w, cl)
selectCodeEditor("vga_example.v", 42, 186, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 40, 194); // cd (w, cl)
selectCodeEditor("vga_example.v", 40, 194, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 69, 195); // cd (w, cl)
selectCodeEditor("vga_example.v", 69, 194, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 0); // k (j, cl)
selectCodeEditor("uart.v", 139, 59); // cd (w, cl)
selectCodeEditor("uart.v", 139, 59, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 136, 78); // cd (w, cl)
selectCodeEditor("uart.v", 136, 78, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 154, 97); // cd (w, cl)
selectCodeEditor("uart.v", 154, 97, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 142, 114); // cd (w, cl)
selectCodeEditor("uart.v", 142, 114, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 64, 353); // cd (w, cl)
selectCodeEditor("uart.v", 64, 353, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "draw_background.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectCodeEditor("vga_example.v", 240, 150); // cd (w, cl)
selectCodeEditor("vga_example.v", 240, 226); // cd (w, cl)
selectCodeEditor("vga_example.v", 239, 274); // cd (w, cl)
selectCodeEditor("vga_example.v", 49, 135); // cd (w, cl)
selectCodeEditor("vga_example.v", 49, 135, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 95, 131); // cd (w, cl)
selectCodeEditor("vga_example.v", 95, 131, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 135, 159); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.v", 129, 160); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("vga_example.v", 40, 130); // cd (w, cl)
selectCodeEditor("vga_example.v", 31, 128); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 62, 92); // cd (w, cl)
selectCodeEditor("vga_example.v", 62, 92, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 54, 129); // cd (w, cl)
selectCodeEditor("vga_example.v", 54, 129, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 0); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectCodeEditor("vga_example.v", 125, 137); // cd (w, cl)
selectCodeEditor("vga_example.v", 126, 129); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 0); // k (j, cl)
selectCodeEditor("uart.v", 155, 334); // cd (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: ELABORATE_START
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: STOP_PROGRESS_DIALOG
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "draw_background.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "random.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 0, true, false); // k (j, cl) - Popup Trigger
selectMenuItem((HResource) null, "Close"); // JMenuItem (JidePopupMenu)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: DESIGN_REFRESH
dismissDialog("Elaborate Design"); // x (cl)
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 63 MB. Current time: 9/6/21 5:43:17 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1597.430 ; gain = 35.168 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
// Elapsed time: 35 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v)]", 14, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v)]", 14, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
selectCodeEditor("uart.v", 138, 194); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("uart.v", 117, 190); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'c'); // cd (w, cl)
selectCodeEditor("uart.v", 79, 238); // cd (w, cl)
selectCodeEditor("uart.v", 73, 232); // cd (w, cl)
typeControlKey((HResource) null, "uart.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.v", 78, 210); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart.v", 140, 229); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 125, 240); // cd (w, cl)
selectCodeEditor("uart.v", 107, 296); // cd (w, cl)
selectCodeEditor("uart.v", 87, 210); // cd (w, cl)
selectCodeEditor("uart.v", 87, 210, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 80, 209); // cd (w, cl)
selectCodeEditor("uart.v", 80, 209, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 37, 253); // cd (w, cl)
selectCodeEditor("uart.v", 37, 253, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 26, 210); // cd (w, cl)
selectCodeEditor("uart.v", 146, 230); // cd (w, cl)
selectCodeEditor("uart.v", 67, 209); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectCodeEditor("uart.v", 93, 184); // cd (w, cl)
selectCodeEditor("uart.v", 93, 184, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 37, 248); // cd (w, cl)
selectCodeEditor("uart.v", 37, 248, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 31, 247); // cd (w, cl)
selectCodeEditor("uart.v", 31, 246, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 42, 247); // cd (w, cl)
selectCodeEditor("uart.v", 42, 247, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 74, 261); // cd (w, cl)
selectCodeEditor("uart.v", 58, 234); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // k (j, cl)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:49] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:49] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:23] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:2] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:2] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1597.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 67 MB. Current time: 9/6/21 5:45:33 PM CEST
// Engine heap size: 1,225 MB. GUI used memory: 68 MB. Current time: 9/6/21 5:45:33 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 64 MB. Current time: 9/6/21 5:45:35 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.285 ; gain = 13.855 
// Elapsed time: 16 seconds
dismissDialog("Reloading"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 694, 232, 1219, 583, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, Popup.HeavyWeightWindow)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 303, 213, 1219, 583, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // ac (ai, cl)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
selectCodeEditor("uart.v", 56, 174); // cd (w, cl)
selectCodeEditor("uart.v", 56, 174, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 81, 191); // cd (w, cl)
selectCodeEditor("uart.v", 53, 181); // cd (w, cl)
selectCodeEditor("uart.v", 53, 181, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 60, 180); // cd (w, cl)
selectCodeEditor("uart.v", 60, 180, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 65, 195); // cd (w, cl)
selectCodeEditor("uart.v", 65, 195, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 61, 232); // cd (w, cl)
selectCodeEditor("uart.v", 61, 232, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 61, 200); // cd (w, cl)
selectCodeEditor("uart.v", 61, 200, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 78, 229); // cd (w, cl)
selectCodeEditor("uart.v", 78, 229, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 54, 179); // cd (w, cl)
selectCodeEditor("uart.v", 54, 178, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 26, 173); // cd (w, cl)
selectCodeEditor("uart.v", 65, 196); // cd (w, cl)
selectCodeEditor("uart.v", 65, 196, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 53, 202); // cd (w, cl)
selectCodeEditor("uart.v", 45, 196); // cd (w, cl)
selectCodeEditor("uart.v", 46, 233); // cd (w, cl)
selectCodeEditor("uart.v", 1, 60); // cd (w, cl)
selectCodeEditor("uart.v", 75, 67); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
// Elapsed time: 94 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true, false, false, false, true, false); // B (D, cl) - Popup Trigger - Node
selectCodeEditor("vga_example.v", 225, 298); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 270); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 270, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 64, 263); // cd (w, cl)
selectCodeEditor("vga_example.v", 64, 263, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 66, 263); // cd (w, cl)
selectCodeEditor("vga_example.v", 66, 263, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 69, 262); // cd (w, cl)
selectCodeEditor("vga_example.v", 69, 262); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 262); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 266); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 266, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 103, 317); // cd (w, cl)
selectCodeEditor("vga_example.v", 103, 317, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 148, 315); // cd (w, cl)
selectCodeEditor("vga_example.v", 161, 281); // cd (w, cl)
selectCodeEditor("vga_example.v", 52, 282); // cd (w, cl)
selectCodeEditor("vga_example.v", 77, 242); // cd (w, cl)
selectCodeEditor("vga_example.v", 77, 242, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
// Elapsed time: 709 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 88, 317); // cd (w, cl)
selectCodeEditor("uart.v", 88, 317, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 157, 98); // cd (w, cl)
selectCodeEditor("uart.v", 157, 98, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 153, 144); // cd (w, cl)
selectCodeEditor("uart.v", 153, 144, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 417 seconds
selectCodeEditor("uart.v", 184, 217); // cd (w, cl)
selectCodeEditor("uart.v", 179, 231); // cd (w, cl)
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 6000 ms.
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectCodeEditor("vga_example.v", 233, 219); // cd (w, cl)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
// Elapsed time: 31 seconds
selectCodeEditor("uart.v", 320, 166); // cd (w, cl)
selectCodeEditor("uart.v", 308, 177); // cd (w, cl)
selectCodeEditor("uart.v", 44, 53); // cd (w, cl)
selectCodeEditor("uart.v", 46, 103); // cd (w, cl)
selectCodeEditor("uart.v", 196, 143); // cd (w, cl)
selectCodeEditor("uart.v", 209, 163); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("uart.v", 51, 130); // cd (w, cl)
selectCodeEditor("uart.v", 51, 130, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 215, 125); // cd (w, cl)
selectCodeEditor("uart.v", 215, 125, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 215, 125); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 212, 115); // cd (w, cl)
selectCodeEditor("uart.v", 86, 42); // cd (w, cl)
selectCodeEditor("uart.v", 226, 180); // cd (w, cl)
selectCodeEditor("uart.v", 273, 138); // cd (w, cl)
selectCodeEditor("uart.v", 171, 111); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectCodeEditor("vga_example.v", 181, 233); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 223, 136); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
// Elapsed time: 62 seconds
selectCodeEditor("uart.v", 169, 194); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("uart.v", 109, 92); // cd (w, cl)
selectCodeEditor("uart.v", 109, 92, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 183, 78); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("uart.v", 62, 374); // cd (w, cl)
selectCodeEditor("uart.v", 62, 366); // cd (w, cl)
selectCodeEditor("uart.v", 62, 366, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 123, 143); // cd (w, cl)
selectCodeEditor("uart.v", 123, 143, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 123, 142); // cd (w, cl)
selectCodeEditor("uart.v", 131, 124); // cd (w, cl)
selectCodeEditor("uart.v", 150, 129); // cd (w, cl)
selectCodeEditor("uart.v", 150, 129, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 179, 304); // cd (w, cl)
selectCodeEditor("uart.v", 170, 383); // cd (w, cl)
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), my_uart_rx : uart_rx (uart_rx.v)]", 17, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), my_uart_rx : uart_rx (uart_rx.v)]", 17, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("uart_rx.v", 170, 64); // cd (w, cl)
selectCodeEditor("uart_rx.v", 170, 64, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("uart_rx.v", 158, 41); // cd (w, cl)
selectCodeEditor("uart_rx.v", 199, 93); // cd (w, cl)
typeControlKey((HResource) null, "uart_rx.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart_rx.v", 72, 45); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart_rx.v", 139, 93); // cd (w, cl)
selectCodeEditor("uart_rx.v", 139, 93, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("uart_rx.v", 150, 43); // cd (w, cl)
selectCodeEditor("uart_rx.v", 150, 43, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 75, 295); // cd (w, cl)
selectCodeEditor("uart_rx.v", 75, 295, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 55, 318); // cd (w, cl)
selectCodeEditor("uart_rx.v", 43, 176); // cd (w, cl)
selectCodeEditor("uart_rx.v", 42, 176, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 150, 46); // cd (w, cl)
selectCodeEditor("uart_rx.v", 150, 45, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 56, 266); // cd (w, cl)
selectCodeEditor("uart_rx.v", 83, 282); // cd (w, cl)
selectCodeEditor("uart_rx.v", 65, 264); // cd (w, cl)
selectCodeEditor("uart_rx.v", 65, 264, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("uart_rx.v", 124, 254); // cd (w, cl)
selectCodeEditor("uart_rx.v", 123, 254, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 140, 98); // cd (w, cl)
selectCodeEditor("uart_rx.v", 140, 98, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
// Elapsed time: 11 seconds
selectCodeEditor("uart.v", 76, 344); // cd (w, cl)
selectCodeEditor("uart.v", 76, 344, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 116, 142); // cd (w, cl)
selectCodeEditor("uart.v", 116, 142, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 175, 299); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("uart.v", 183, 334); // cd (w, cl)
selectCodeEditor("uart.v", 16, 429); // cd (w, cl)
selectCodeEditor("uart.v", 210, 341); // cd (w, cl)
selectCodeEditor("uart.v", 72, 177); // cd (w, cl)
selectCodeEditor("uart.v", 72, 177, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 102, 195); // cd (w, cl)
selectCodeEditor("uart.v", 102, 195, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 90, 215); // cd (w, cl)
selectCodeEditor("uart.v", 90, 215, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 96, 227); // cd (w, cl)
selectCodeEditor("uart.v", 96, 227, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 51, 230); // cd (w, cl)
selectCodeEditor("uart.v", 51, 229, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 101, 228); // cd (w, cl)
selectCodeEditor("uart.v", 101, 228, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 107, 368); // cd (w, cl)
selectCodeEditor("uart.v", 107, 368, false, false, false, false, true); // cd (w, cl) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), my_uart_tx : uart_tx (uart_tx.v)]", 16, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_uart : uart (uart.v), my_uart_tx : uart_tx (uart_tx.v)]", 16, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("uart_tx.v", 182, 109); // cd (w, cl)
selectCodeEditor("uart_tx.v", 208, 110); // cd (w, cl)
selectCodeEditor("uart_tx.v", 103, 25); // cd (w, cl)
selectCodeEditor("uart_tx.v", 237, 127); // cd (w, cl)
selectCodeEditor("uart_tx.v", 75, 144); // cd (w, cl)
selectCodeEditor("uart_tx.v", 148, 162); // cd (w, cl)
selectCodeEditor("uart_tx.v", 127, 119); // cd (w, cl)
selectCodeEditor("uart_tx.v", 127, 119, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 87, 433); // cd (w, cl)
selectCodeEditor("uart_tx.v", 87, 433, false, false, false, false, true); // cd (w, cl) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 97 MB. Current time: 9/6/21 6:15:39 PM CEST
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 113, 261); // cd (w, cl)
selectCodeEditor("uart.v", 113, 261, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 114, 260); // cd (w, cl)
selectCodeEditor("uart.v", 114, 259, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 158, 146); // cd (w, cl)
selectCodeEditor("uart.v", 158, 146, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 129, 317); // cd (w, cl)
selectCodeEditor("uart.v", 129, 317, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 180, 148); // cd (w, cl)
selectCodeEditor("uart.v", 180, 148, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 168, 146); // cd (w, cl)
selectCodeEditor("uart.v", 168, 146, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 126, 319); // cd (w, cl)
selectCodeEditor("uart.v", 126, 319, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectCodeEditor("uart_tx.v", 145, 128); // cd (w, cl)
selectCodeEditor("uart_tx.v", 145, 128, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 241, 189); // cd (w, cl)
selectCodeEditor("uart.v", 168, 139); // cd (w, cl)
selectCodeEditor("uart.v", 168, 139, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 124, 313); // cd (w, cl)
selectCodeEditor("uart.v", 124, 313, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 160, 149); // cd (w, cl)
selectCodeEditor("uart.v", 160, 149, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 118, 227); // cd (w, cl)
selectCodeEditor("vga_example.v", 118, 227, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectCodeEditor("uart_tx.v", 128, 64); // cd (w, cl)
selectCodeEditor("uart_tx.v", 128, 64, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 120, 81); // cd (w, cl)
selectCodeEditor("uart_tx.v", 120, 81, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 155, 43); // cd (w, cl)
selectCodeEditor("uart_tx.v", 155, 43, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 125, 97); // cd (w, cl)
selectCodeEditor("uart_tx.v", 125, 97, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 113, 113); // cd (w, cl)
selectCodeEditor("uart_tx.v", 113, 113, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("uart_tx.v", 138, 130); // cd (w, cl)
selectCodeEditor("uart_tx.v", 138, 130, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 4); // k (j, cl)
selectCodeEditor("uart_rx.v", 143, 56); // cd (w, cl)
selectCodeEditor("uart_rx.v", 143, 56, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 105, 26); // cd (w, cl)
selectCodeEditor("uart_rx.v", 200, 127); // cd (w, cl)
selectCodeEditor("uart_rx.v", 158, 151); // cd (w, cl)
selectCodeEditor("uart_rx.v", 2, 122); // cd (w, cl)
selectCodeEditor("uart_rx.v", 165, 122); // cd (w, cl)
selectCodeEditor("uart_rx.v", 126, 151); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectCodeEditor("uart_tx.v", 439, 66); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 4); // k (j, cl)
selectCodeEditor("uart_rx.v", 396, 97); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 393, 68); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart.v", 359, 129); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectCodeEditor("uart_tx.v", 146, 126); // cd (w, cl)
selectCodeEditor("uart_tx.v", 146, 126, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 317, 172); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 302, 116); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectCodeEditor("uart_tx.v", 111, 435); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart_tx.v", 71, 445); // cd (w, cl)
selectCodeEditor("uart_tx.v", 74, 442); // cd (w, cl)
selectCodeEditor("uart_tx.v", 74, 442, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart_tx.v", 86, 436); // cd (w, cl)
selectCodeEditor("uart_tx.v", 86, 436, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 118, 435); // cd (w, cl)
selectCodeEditor("uart_tx.v", 341, 432); // cd (w, cl)
selectCodeEditor("uart_tx.v", 71, 429); // cd (w, cl)
selectCodeEditor("uart_tx.v", 71, 429, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 90 seconds
selectCodeEditor("uart_tx.v", 239, 249); // cd (w, cl)
selectCodeEditor("uart_tx.v", 121, 434); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 83, 267); // cd (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("uart.v", 112, 318); // cd (w, cl)
selectCodeEditor("uart.v", 83, 314); // cd (w, cl)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectCodeEditor("uart_tx.v", 183, 451); // cd (w, cl)
selectCodeEditor("uart_tx.v", 88, 432); // cd (w, cl)
selectCodeEditor("uart_tx.v", 88, 432, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 134, 133); // cd (w, cl)
selectCodeEditor("uart_tx.v", 134, 133, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 68, 433); // cd (w, cl)
selectCodeEditor("uart_tx.v", 68, 433, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_tx.v", 123, 436); // cd (w, cl)
selectCodeEditor("uart_tx.v", 232, 436); // cd (w, cl)
selectCodeEditor("uart_tx.v", 231, 436, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("uart_tx.v", 268, 421); // cd (w, cl)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 4); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 88, 258); // cd (w, cl)
selectCodeEditor("uart.v", 166, 256); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("uart.v", 125, 283); // cd (w, cl)
selectCodeEditor("uart.v", 115, 267); // cd (w, cl)
selectCodeEditor("uart.v", 115, 267, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 167, 148); // cd (w, cl)
selectCodeEditor("uart.v", 167, 148, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 236, 167); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 227, 151); // cd (w, cl)
// Elapsed time: 26 seconds
selectCodeEditor("uart.v", 276, 186); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 132, 260); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 250); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 250, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 222, 270); // cd (w, cl)
selectCodeEditor("vga_example.v", 193, 282); // cd (w, cl)
// Elapsed time: 86 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 4); // k (j, cl)
selectCodeEditor("uart_rx.v", 114, 107); // cd (w, cl)
selectCodeEditor("uart_rx.v", 114, 107, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 129, 65); // cd (w, cl)
selectCodeEditor("uart_rx.v", 129, 65, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 114, 54); // cd (w, cl)
selectCodeEditor("uart_rx.v", 114, 54, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("uart_rx.v", 125, 245); // cd (w, cl)
selectCodeEditor("uart_rx.v", 125, 245, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 160, 247); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("uart_rx.v", 116, 110); // cd (w, cl)
selectCodeEditor("uart_rx.v", 116, 110, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 79, 431); // cd (w, cl)
selectCodeEditor("uart_rx.v", 79, 431, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 127, 345); // cd (w, cl)
selectCodeEditor("uart_rx.v", 83, 327); // cd (w, cl)
selectCodeEditor("uart_rx.v", 83, 327, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 23 seconds
selectCodeEditor("uart_rx.v", 123, 114); // cd (w, cl)
selectCodeEditor("uart_rx.v", 123, 113, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 228, 215); // cd (w, cl)
selectCodeEditor("uart_rx.v", 228, 215, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 239, 282); // cd (w, cl)
selectCodeEditor("uart_rx.v", 239, 282, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 240, 245); // cd (w, cl)
selectCodeEditor("uart_rx.v", 240, 245, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 200, 364); // cd (w, cl)
selectCodeEditor("uart_rx.v", 200, 364, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 64, 58); // cd (w, cl)
selectCodeEditor("uart_rx.v", 64, 58, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 214, 417); // cd (w, cl)
selectCodeEditor("uart_rx.v", 214, 417, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 161, 295); // cd (w, cl)
selectCodeEditor("uart_rx.v", 121, 301); // cd (w, cl)
selectCodeEditor("uart_rx.v", 121, 301, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 204, 265); // cd (w, cl)
selectCodeEditor("uart_rx.v", 204, 265, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 108, 264); // cd (w, cl)
selectCodeEditor("uart_rx.v", 110, 247); // cd (w, cl)
selectCodeEditor("uart_rx.v", 227, 249); // cd (w, cl)
selectCodeEditor("uart_rx.v", 336, 247); // cd (w, cl)
selectCodeEditor("uart_rx.v", 374, 240); // cd (w, cl)
selectCodeEditor("uart_rx.v", 421, 246); // cd (w, cl)
selectCodeEditor("uart_rx.v", 140, 79); // cd (w, cl)
selectCodeEditor("uart_rx.v", 140, 79, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 236, 329); // cd (w, cl)
selectCodeEditor("uart_rx.v", 236, 328, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 232, 335); // cd (w, cl)
selectCodeEditor("uart_rx.v", 232, 335, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 100, 263); // cd (w, cl)
selectCodeEditor("uart_rx.v", 466, 291); // cd (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("uart_rx.v", 98, 297); // cd (w, cl)
selectCodeEditor("uart_rx.v", 98, 297, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 210, 213); // cd (w, cl)
selectCodeEditor("uart_rx.v", 210, 213, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 119, 244); // cd (w, cl)
selectCodeEditor("uart_rx.v", 119, 244, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 162, 240); // cd (w, cl)
// Elapsed time: 16 seconds
selectCodeEditor("uart_rx.v", 172, 299); // cd (w, cl)
selectCodeEditor("uart_rx.v", 172, 299, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 172, 299); // cd (w, cl)
selectCodeEditor("uart_rx.v", 172, 299); // cd (w, cl)
selectCodeEditor("uart_rx.v", 172, 299); // cd (w, cl)
selectCodeEditor("uart_rx.v", 160, 303); // cd (w, cl)
selectCodeEditor("uart_rx.v", 161, 298); // cd (w, cl)
selectCodeEditor("uart_rx.v", 161, 298); // cd (w, cl)
selectCodeEditor("uart_rx.v", 127, 300); // cd (w, cl)
selectCodeEditor("uart_rx.v", 127, 300, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 1, 180); // cd (w, cl)
selectCodeEditor("uart_rx.v", 70, 218); // cd (w, cl)
selectCodeEditor("uart_rx.v", 60, 234); // cd (w, cl)
selectCodeEditor("uart_rx.v", 49, 218); // cd (w, cl)
selectCodeEditor("uart_rx.v", 35, 225); // cd (w, cl)
selectCodeEditor("uart_rx.v", 47, 198); // cd (w, cl)
selectCodeEditor("uart_rx.v", 24, 195); // cd (w, cl)
selectCodeEditor("uart_rx.v", 0, 180); // cd (w, cl)
typeControlKey((HResource) null, "uart_rx.v", 'c'); // cd (w, cl)
// [GUI Memory]: 161 MB (+681kb) [03:37:37]
// Elapsed time: 32 seconds
selectCodeEditor("uart_rx.v", 49, 222); // cd (w, cl)
selectCodeEditor("uart_rx.v", 28, 193); // cd (w, cl)
selectCodeEditor("uart_rx.v", 75, 283); // cd (w, cl)
selectCodeEditor("uart_rx.v", 75, 283, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 70, 200); // cd (w, cl)
selectCodeEditor("uart_rx.v", 70, 200, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart_rx.v", 28, 111); // cd (w, cl)
selectCodeEditor("uart_rx.v", 127, 110); // cd (w, cl)
selectCodeEditor("uart_rx.v", 145, 108); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 150, 168); // cd (w, cl)
selectCodeEditor("uart.v", 150, 168, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 76, 340); // cd (w, cl)
selectCodeEditor("uart.v", 76, 341, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 76, 341); // cd (w, cl)
selectCodeEditor("uart.v", 81, 354); // cd (w, cl)
selectCodeEditor("uart.v", 81, 354, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 70, 311); // cd (w, cl)
selectCodeEditor("vga_example.v", 70, 311, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 115, 278); // cd (w, cl)
selectCodeEditor("vga_example.v", 115, 278, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 159, 106); // cd (w, cl)
selectCodeEditor("uart.v", 159, 106, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 64, 366); // cd (w, cl)
selectCodeEditor("uart.v", 64, 366, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 110, 369); // cd (w, cl)
selectCodeEditor("uart.v", 110, 369, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 170, 102); // cd (w, cl)
selectCodeEditor("uart.v", 170, 102, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 205, 263); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("vga_example.v", 161, 333); // cd (w, cl)
selectCodeEditor("vga_example.v", 144, 243); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.v", 52, 345); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("vga_example.v", 164, 340); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 160, 340); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 3); // k (j, cl)
selectCodeEditor("uart.v", 67, 213); // cd (w, cl)
selectCodeEditor("uart.v", 67, 213, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 238, 347); // cd (w, cl)
selectCodeEditor("uart.v", 62, 213); // cd (w, cl)
selectCodeEditor("uart.v", 62, 213, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 1, 165); // cd (w, cl)
selectCodeEditor("uart.v", 52, 71); // cd (w, cl)
selectCodeEditor("uart.v", 52, 71, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 61, 73); // cd (w, cl)
selectCodeEditor("uart.v", 61, 73, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("uart.v", 60, 60); // cd (w, cl)
selectCodeEditor("uart.v", 60, 60, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 103, 109); // cd (w, cl)
selectCodeEditor("uart.v", 56, 55); // cd (w, cl)
selectCodeEditor("uart.v", 56, 55, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 123, 194, false, false, false, true, false); // cd (w, cl) - Popup Trigger
selectCodeEditor("uart.v", 99, 177); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("uart.v", 69, 319); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("uart.v", 86, 247); // cd (w, cl)
// [GUI Memory]: 169 MB (+103kb) [03:39:57]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_background : draw_background (draw_background.v)]", 4, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_background : draw_background (draw_background.v)]", 4, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("draw_background.v", 200, 316); // cd (w, cl)
selectCodeEditor("draw_background.v", 328, 125); // cd (w, cl)
selectCodeEditor("draw_background.v", 940, 281); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("draw_background.v", 17, 181); // cd (w, cl)
selectCodeEditor("draw_background.v", 237, 174); // cd (w, cl)
selectCodeEditor("draw_background.v", 481, 59); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 5); // k (j, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_draw_rect : draw_rect (draw_rect.v)]", 5, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_draw_rect : draw_rect (draw_rect.v)]", 5, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_draw_rect : draw_rect (draw_rect.v)]", 5, false, false, false, false, false, true); // B (D, cl) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("draw_rect.v", 782, 82); // cd (w, cl)
selectCodeEditor("draw_rect.v", 270, 289); // cd (w, cl)
selectCodeEditor("draw_rect.v", 286, 282); // cd (w, cl)
selectCodeEditor("draw_rect.v", 327, 278); // cd (w, cl)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
// Elapsed time: 307 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cl)
// [GUI Memory]: 178 MB (+176kb) [03:47:12]
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bs (cl):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_1 -jobs 12 
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Sep  6 18:38:05 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "draw_rect.v", 7); // k (j, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// WARNING: HTimer (ExpRunMonitor Update Timer) is taking too long to process. Increasing delay to 3000 ms.
// TclEventType: RUN_COMPLETED
// ah (cl): Synthesis Completed: addNotify
// Elapsed time: 137 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (cl)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // g (aQ, cl): TRUE
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. ]", 2, true); // ah (O, cl) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\vga_example.v;-;;-;16;-;line;-;293;-;;-;16;-;"); // ah (O, cl)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. ]", 2); // ah (O, cl)
// Elapsed time: 12 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. , [Synth 8-689] width (1) of port connection 'dout' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 3, false); // ah (O, cl)
selectCodeEditor("vga_example.v", 44, 180); // cd (w, cl)
selectCodeEditor("vga_example.v", 44, 180, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 86, 182); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 182, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. ]", 2, true); // ah (O, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. , [Synth 8-689] width (1) of port connection 'dout' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 3, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. ]", 2, true); // ah (O, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. , [Synth 8-689] width (1) of port connection 'dout' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 3, false); // ah (O, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 98 MB. Current time: 9/6/21 6:45:40 PM CEST
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 7000 ms.
// Elapsed time: 284 seconds
selectCodeEditor("vga_example.v", 296, 295); // cd (w, cl)
selectCodeEditor("vga_example.v", 39, 180); // cd (w, cl)
selectCodeEditor("vga_example.v", 39, 180, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 3); // k (j, cl)
selectCodeEditor("uart_rx.v", 296, 115); // cd (w, cl)
selectCodeEditor("uart_rx.v", 114, 131); // cd (w, cl)
selectCodeEditor("uart_rx.v", 209, 124); // cd (w, cl)
selectCodeEditor("uart_rx.v", 197, 160); // cd (w, cl)
// Elapsed time: 40 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 88, 185); // cd (w, cl)
selectCodeEditor("vga_example.v", 87, 185, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 99, 182); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 182, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 44, 176); // cd (w, cl)
selectCodeEditor("vga_example.v", 44, 176, false, false, false, false, true); // cd (w, cl) - Double Click
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (24) of port connection 'din' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:293]. ]", 2); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 5, true); // ah (O, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 5, true, false, false, false, false, true); // ah (O, cl) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. , [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 6, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. , [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 6, false, false, false, false, false, true); // ah (O, cl) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("vga_example.v", 93, 297); // cd (w, cl)
selectCodeEditor("vga_example.v", 94, 297, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 108, 297); // cd (w, cl)
selectCodeEditor("vga_example.v", 108, 296, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_rect_ctl : draw_rect_ctl (draw_rect_ctl.v)]", 7, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_rect_ctl : draw_rect_ctl (draw_rect_ctl.v)]", 7, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("draw_rect_ctl.v", 168, 130); // cd (w, cl)
selectCodeEditor("draw_rect_ctl.v", 168, 130, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("draw_rect_ctl.v", 158, 146); // cd (w, cl)
selectCodeEditor("draw_rect_ctl.v", 158, 145, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("draw_rect_ctl.v", 169, 126); // cd (w, cl)
selectCodeEditor("draw_rect_ctl.v", 169, 125, false, false, false, false, true); // cd (w, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 5, true); // ah (O, cl) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. , [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 6, false); // ah (O, cl)
// Elapsed time: 18 seconds
selectCodeEditor("draw_rect_ctl.v", 176, 162); // cd (w, cl)
selectCodeEditor("draw_rect_ctl.v", 176, 162); // cd (w, cl)
selectCodeEditor("draw_rect_ctl.v", 174, 126); // cd (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. , [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U. ]", 6, false); // ah (O, cl)
selectCodeEditor("draw_rect_ctl.v", 168, 132); // cd (w, cl)
selectCodeEditor("draw_rect_ctl.v", 168, 132, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 11 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 168 seconds
selectCodeEditor("uart_tx.v", 269, 378); // cd (w, cl)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 3); // k (j, cl)
selectCodeEditor("uart_rx.v", 457, 10); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 4); // k (j, cl)
selectCodeEditor("uart_tx.v", 464, 7); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 3); // k (j, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 99 MB. Current time: 9/6/21 7:15:40 PM CEST
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 8000 ms.
// Elapsed time: 2005 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, vga_example.xdc]", 21, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, vga_example.xdc]", 21, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("vga_example.xdc", 461, 239); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 1, 179); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 538, 379); // cd (w, cl)
// Elapsed time: 41 seconds
selectCodeEditor("vga_example.xdc", 438, 382); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 417, 381); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 419, 381); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("vga_example.xdc", 457, 315); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 162, 192); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 461, 383); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 300, 110); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 363, 132); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.xdc", 309, 110); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 309, 110, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 372, 131); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 372, 131, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 313, 212); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 313, 212, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 298, 162); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 361, 183); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
// Elapsed time: 19 seconds
selectCodeEditor("vga_example.xdc", 304, 64); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 304, 64, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 314, 64); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 314, 63, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
// Elapsed time: 18 seconds
selectCodeEditor("vga_example.xdc", 302, 314); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 373, 31); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 373, 31, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 362, 326); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 307, 62); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 307, 61, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 298, 366); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 364, 388); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 433, 385); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.xdc", 24, 59); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 27, 418); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 28, 114); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 316, 64); // cd (w, cl)
// Elapsed time: 30 seconds
selectCodeEditor("vga_example.xdc", 309, 259); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 229, 110); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 313, 112); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 314, 112); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 314, 112, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 378, 130); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 378, 130, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 377, 182); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 377, 182, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 326, 216); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 326, 216, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 384, 226); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 385, 226, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 313, 12); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 376, 76); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 314, 423); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 378, 436); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 416, 475, false, false, false, true, false); // cd (w, cl) - Popup Trigger
selectCodeEditor("vga_example.xdc", 326, 416); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 316, 107); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 376, 132); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 315, 372); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 318, 417); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 381, 432); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 313, 367); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 382, 379); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 375, 385); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 417, 385); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.xdc", 444, 123); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 60 seconds
selectCodeEditor("vga_example.xdc", 511, 348); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 484, 335); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 398, 318); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.xdc", 281, 290); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 466, 272); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 391, 259); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.xdc", 245, 248); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 442, 228); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 365, 213); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 255, 201); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 459, 168); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 447, 176); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 379, 160); // cd (w, cl)
// Elapsed time: 31 seconds
selectCodeEditor("vga_example.xdc", 464, 30); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 130, 113); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_tx.v", 4); // k (j, cl)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart_rx.v", 3); // k (j, cl)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2, true, false); // k (j, cl) - Popup Trigger
selectCodeEditor("uart.v", 236, 166); // cd (w, cl)
selectCodeEditor("uart.v", 43, 334); // cd (w, cl)
selectCodeEditor("uart.v", 188, 357); // cd (w, cl)
selectCodeEditor("uart.v", 183, 345); // cd (w, cl)
selectCodeEditor("uart.v", 104, 444); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.v", 26, 294); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.v", 58, 300); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("uart.v", 46, 283); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.v", 45, 261); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("uart.v", 32, 213); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 60, 197); // cd (w, cl)
selectCodeEditor("vga_example.v", 112, 194); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("vga_example.v", 208, 356); // cd (w, cl)
selectCodeEditor("vga_example.v", 137, 304); // cd (w, cl)
selectCodeEditor("vga_example.v", 89, 124); // cd (w, cl)
selectCodeEditor("vga_example.v", 89, 124, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 61, 189); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 174, 252); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 82, 198); // cd (w, cl)
selectCodeEditor("vga_example.v", 82, 198, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 64, 282); // cd (w, cl)
selectCodeEditor("vga_example.v", 64, 282, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 91, 316); // cd (w, cl)
selectCodeEditor("vga_example.v", 91, 315, false, false, false, false, true); // cd (w, cl) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 57 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 37, 443); // cd (w, cl)
selectCodeEditor("uart.v", 214, 182); // cd (w, cl)
selectCodeEditor("uart.v", 89, 423); // cd (w, cl)
selectCodeEditor("uart.v", 89, 422, false, false, false, false, true); // cd (w, cl) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 83 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 138, 223); // cd (w, cl)
selectCodeEditor("vga_example.v", 165, 124); // cd (w, cl)
selectCodeEditor("vga_example.v", 13, 116); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 151, 114); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 166, 126); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.v", 115, 128); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 181, 170); // cd (w, cl)
selectCodeEditor("vga_example.v", 109, 133); // cd (w, cl)
selectCodeEditor("vga_example.v", 23, 124); // cd (w, cl)
selectCodeEditor("vga_example.v", 23, 124, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 204, 162); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 80 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 249, 205); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 82 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 2); // k (j, cl)
selectCodeEditor("uart.v", 0, 168); // cd (w, cl)
selectCodeEditor("uart.v", 110, 237); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 49, 302); // cd (w, cl)
selectCodeEditor("vga_example.v", 87, 280); // cd (w, cl)
selectCodeEditor("vga_example.v", 87, 280, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 280); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 279, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 59 seconds
selectCodeEditor("vga_example.v", 46, 250); // cd (w, cl)
selectCodeEditor("vga_example.v", 61, 246); // cd (w, cl)
selectCodeEditor("vga_example.v", 55, 247); // cd (w, cl)
selectCodeEditor("vga_example.v", 75, 247); // cd (w, cl)
// Elapsed time: 19 seconds
selectCodeEditor("vga_example.v", 18, 394); // cd (w, cl)
selectCodeEditor("vga_example.v", 7, 247); // cd (w, cl)
selectCodeEditor("vga_example.v", 26, 403); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 33, 394); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 75, 288); // cd (w, cl)
selectCodeEditor("vga_example.v", 70, 317); // cd (w, cl)
selectCodeEditor("vga_example.v", 82, 145); // cd (w, cl)
selectCodeEditor("vga_example.v", 82, 144, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 72, 268); // cd (w, cl)
selectCodeEditor("vga_example.v", 72, 268, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 86, 265); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 265, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 95, 329); // cd (w, cl)
selectCodeEditor("vga_example.v", 95, 329, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 95, 298); // cd (w, cl)
selectCodeEditor("vga_example.v", 256, 228); // cd (w, cl)
selectCodeEditor("vga_example.v", 226, 245); // cd (w, cl)
selectCodeEditor("vga_example.v", 225, 272); // cd (w, cl)
// Elapsed time: 97 seconds
selectCodeEditor("vga_example.v", 4, 75); // cd (w, cl)
selectCodeEditor("vga_example.v", 8, 260); // cd (w, cl)
selectCodeEditor("vga_example.v", 159, 372); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 145); // cd (w, cl)
selectCodeEditor("vga_example.v", 70, 175); // cd (w, cl)
selectCodeEditor("vga_example.v", 64, 146); // cd (w, cl)
selectCodeEditor("vga_example.v", 64, 146, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 62, 176); // cd (w, cl)
selectCodeEditor("vga_example.v", 62, 176, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 108, 250); // cd (w, cl)
selectCodeEditor("vga_example.v", 74, 184); // cd (w, cl)
selectCodeEditor("vga_example.v", 77, 146); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 102 MB. Current time: 9/6/21 7:45:41 PM CEST
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 155 seconds
selectCodeEditor("vga_example.v", 69, 364); // cd (w, cl)
selectCodeEditor("vga_example.v", 143, 411); // cd (w, cl)
selectCodeEditor("vga_example.v", 71, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 69, 328); // cd (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("vga_example.v", 87, 235); // cd (w, cl)
selectCodeEditor("vga_example.v", 48, 146); // cd (w, cl)
selectCodeEditor("vga_example.v", 49, 182); // cd (w, cl)
selectCodeEditor("vga_example.v", 54, 141); // cd (w, cl)
selectCodeEditor("vga_example.v", 64, 144); // cd (w, cl)
selectCodeEditor("vga_example.v", 63, 144, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 73, 141); // cd (w, cl)
selectCodeEditor("vga_example.v", 76, 178); // cd (w, cl)
selectCodeEditor("vga_example.v", 50, 146); // cd (w, cl)
selectCodeEditor("vga_example.v", 81, 148); // cd (w, cl)
selectCodeEditor("vga_example.v", 71, 176); // cd (w, cl)
selectCodeEditor("vga_example.v", 79, 331); // cd (w, cl)
selectCodeEditor("vga_example.v", 74, 364); // cd (w, cl)
selectCodeEditor("vga_example.v", 20, 227); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 107, 224); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 175); // cd (w, cl)
selectCodeEditor("vga_example.v", 69, 145); // cd (w, cl)
// Elapsed time: 21 seconds
selectCodeEditor("vga_example.v", 47, 140); // cd (w, cl)
selectCodeEditor("vga_example.v", 35, 146); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 143); // cd (w, cl)
selectCodeEditor("vga_example.v", 70, 147); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 147); // cd (w, cl)
selectCodeEditor("vga_example.v", 70, 70); // cd (w, cl)
selectCodeEditor("vga_example.v", 55, 140); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 90, 140); // cd (w, cl)
selectCodeEditor("vga_example.v", 54, 143); // cd (w, cl)
selectCodeEditor("vga_example.v", 90, 153); // cd (w, cl)
selectCodeEditor("vga_example.v", 78, 139); // cd (w, cl)
selectCodeEditor("vga_example.v", 92, 141); // cd (w, cl)
selectCodeEditor("vga_example.v", 71, 145); // cd (w, cl)
selectCodeEditor("vga_example.v", 70, 183); // cd (w, cl)
selectCodeEditor("vga_example.v", 68, 332); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 366); // cd (w, cl)
selectCodeEditor("vga_example.v", 149, 333); // cd (w, cl)
selectCodeEditor("vga_example.v", 49, 149); // cd (w, cl)
selectCodeEditor("vga_example.v", 49, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 50, 335); // cd (w, cl)
selectCodeEditor("vga_example.v", 47, 369); // cd (w, cl)
selectCodeEditor("vga_example.v", 31, 227); // cd (w, cl)
selectCodeEditor("vga_example.v", 202, 350); // cd (w, cl)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 5); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 128, 190); // cd (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("vga_example.v", 55, 94); // cd (w, cl)
selectCodeEditor("vga_example.v", 56, 126); // cd (w, cl)
selectCodeEditor("vga_example.v", 55, 279); // cd (w, cl)
selectCodeEditor("vga_example.v", 53, 317); // cd (w, cl)
selectCodeEditor("vga_example.v", 117, 344); // cd (w, cl)
selectCodeEditor("vga_example.v", 150, 302); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 377); // cd (w, cl)
selectCodeEditor("vga_example.v", 200, 163); // cd (w, cl)
selectCodeEditor("vga_example.v", 56, 162); // cd (w, cl)
selectCodeEditor("vga_example.v", 56, 189); // cd (w, cl)
selectCodeEditor("vga_example.v", 144, 275); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 102, 259); // cd (w, cl)
selectCodeEditor("vga_example.v", 110, 282); // cd (w, cl)
selectCodeEditor("vga_example.v", 124, 268); // cd (w, cl)
// Elapsed time: 13 seconds
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 158, 268); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 22 seconds
selectCodeEditor("vga_example.v", 296, 206); // cd (w, cl)
selectCodeEditor("vga_example.v", 113, 115); // cd (w, cl)
selectCodeEditor("vga_example.v", 113, 114, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 186, 280); // cd (w, cl)
selectCodeEditor("vga_example.v", 176, 351); // cd (w, cl)
selectCodeEditor("vga_example.v", 107, 110); // cd (w, cl)
selectCodeEditor("vga_example.v", 107, 110, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 126, 300); // cd (w, cl)
selectCodeEditor("vga_example.v", 126, 300, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 125, 345); // cd (w, cl)
selectCodeEditor("vga_example.v", 38, 294); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 99, 224); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 223, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 119, 413); // cd (w, cl)
selectCodeEditor("vga_example.v", 119, 413, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 236, 387); // cd (w, cl)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1611.285 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:48] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:48] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:4] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] INFO: [Synth 8-638] synthesizing module 'baud_rate_gen' [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] 
// Tcl Message: 	Parameter RX_ACC_MAX bound to: 40 - type: integer  	Parameter TX_ACC_MAX bound to: 651 - type: integer  	Parameter RX_ACC_WIDTH bound to: 6 - type: integer  	Parameter TX_ACC_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baud_rate_gen' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/baud_rate_gen.v:1] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_START bound to: 2'b01  	Parameter STATE_DATA bound to: 2'b10  	Parameter STATE_STOP bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:26] INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter RX_STATE_START bound to: 2'b00  	Parameter RX_STATE_DATA bound to: 2'b01  	Parameter RX_STATE_STOP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:13] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.730 ; gain = 9.445 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.730 ; gain = 9.445 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 88 MB. Current time: 9/6/21 7:53:46 PM CEST
// Engine heap size: 1,225 MB. GUI used memory: 89 MB. Current time: 9/6/21 7:53:46 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 72 MB. Current time: 9/6/21 7:53:48 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] 
// Tcl Message: Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1648.930 ; gain = 37.645 
// M (cl): Critical Messages: addNotify
// Elapsed time: 19 seconds
dismissDialog("Reloading"); // bs (cl)
// Elapsed time: 19 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (M)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // M (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.xdc", 5); // k (j, cl)
selectCodeEditor("vga_example.xdc", 308, 113); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 308, 113, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.xdc", 456, 194); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 305, 316); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 305, 316, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 47 seconds
selectCodeEditor("vga_example.xdc", 147, 88); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 147, 88, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 268, 145); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 327, 112); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 327, 112, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 0, 79); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 502, 418); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 512, 491); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 242, 245); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 455, 478); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 397, 471); // cd (w, cl)
typeControlKey(null, null, 'z');
selectCodeEditor("vga_example.xdc", 150, 441); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 54, 491); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 446, 485); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 2, 395); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 0, 396, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 1, 81); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 324, 113); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 272, 107); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 335, 128); // cd (w, cl)
// Elapsed time: 14 seconds
selectCodeEditor("vga_example.xdc", 270, 160); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 284, 162); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 284, 162, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 295, 166); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 281, 165); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 281, 165, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.xdc", 281, 164); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 290, 164); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 295, 163); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 333, 180); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 273, 468); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 343, 489); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 280, 115); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 280, 115, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.xdc", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 274, 414); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.xdc", 334, 439); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("vga_example.xdc", 336, 436); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.xdc", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,225 MB. GUI used memory: 76 MB. Current time: 9/6/21 7:57:15 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 75 MB. Current time: 9/6/21 7:57:15 PM CEST
// Tcl Message: refresh_design 
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,225 MB. GUI used memory: 74 MB. Current time: 9/6/21 7:57:17 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1648.930 ; gain = 0.000 
dismissDialog("Reloading"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 132 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 479, 406, 1219, 583, false, false, false, true, false); // f (k, cl) - Popup Trigger
