Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CS152A/lab3/tb_isim_beh.exe -prj E:/CS152A/lab3/tb_beh.prj work.tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CS152A/lab3/seven_segment_decoder.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/debounce.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/state_machine.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/display.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/debouncer.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/counter.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/clock.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/top.v" into library work
Analyzing Verilog file "E:/CS152A/lab3/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock
Compiling module debounce
Compiling module debouncer
Compiling module state_machine
Compiling module counter
Compiling module seven_segment_decoder
Compiling module display
Compiling module top
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable E:/CS152A/lab3/tb_isim_beh.exe
Fuse Memory Usage: 27192 KB
Fuse CPU Usage: 717 ms
