# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../src/soft_ip/include" --include "../../../../src/soft_ip/building_blocks/headers/gen" --include "../../../../src/testbench/headers" --include "../../../../B-CEDNet.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_W_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_W_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_W_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/AD_W_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_10_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_10_REF_SCALE_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_10_W_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_5_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_6_W_ROM_F_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_7_W_ROM_F_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_8_W_ROM_F_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/DC_9_W_ROM_9.v" \
"../../../../src/soft_ip/building_blocks/DEMUX_1b.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_10.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_11.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_12.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_13.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_14.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_15.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_8.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_1_W_ROM_F_9.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_4.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_5.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_6.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_2_W_ROM_F_7.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_3_W_ROM_F_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_3.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_W_ROM_F_0.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_W_ROM_F_1.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_W_ROM_F_2.v" \
"../../../../../BCEDNet_verify_matlab/src/soft_ip/mem/gen/EC_4_W_ROM_F_3.v" \
"../../../../src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" \
"../../../../src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" \
"../../../../src/soft_ip/building_blocks/fifomem.v" \
"../../../../src/soft_ip/building_blocks/rptr_empty.v" \
"../../../../src/soft_ip/building_blocks/sync_r2w.v" \
"../../../../src/soft_ip/building_blocks/sync_w2r.v" \
"../../../../src/soft_ip/building_blocks/wptr_full.v" \

sv xil_defaultlib  --include "../../../../src/soft_ip/include" --include "../../../../src/soft_ip/building_blocks/headers/gen" --include "../../../../src/testbench/headers" --include "../../../../B-CEDNet.srcs/sources_1/ip/clk_wiz_0" \
"../../../../src/soft_ip/BCEDN_ENDECODER.v" \
"../../../../src/soft_ip/BINCONV_KERNEL.v" \
"../../../../src/soft_ip/building_blocks/COMPARATOR.v" \
"../../../../src/soft_ip/building_blocks/DEMUX.v" \
"../../../../src/soft_ip/EC_TOP.v" \
"../../../../src/soft_ip/EDC_CTRL.v" \
"../../../../src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" \
"../../../../src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" \
"../../../../src/soft_ip/PE_EDC.v" \
"../../../../../src/soft_ip/mem/gen/ROM_CORE_TEST_0.sv" \
"../../../../src/soft_ip/building_blocks/ROM_SOFT_F.v" \
"../../../../../src/soft_ip/mem/gen/TOP_MEAN_ROM_0.sv" \
"../../../../src/soft_ip/building_blocks/W_ROM.v" \
"../../../../src/soft_ip/building_blocks/W_ROM_1024X32X32.v" \
"../../../../src/soft_ip/building_blocks/W_ROM_1152X32X32.v" \
"../../../../src/soft_ip/building_blocks/W_ROM_512X64X16.v" \
"../../../../src/soft_ip/building_blocks/W_ROM_SOFT.v" \
"../../../../src/soft_ip/building_blocks/fifo1.v" \

verilog xil_defaultlib  --include "../../../../src/soft_ip/include" --include "../../../../src/soft_ip/building_blocks/headers/gen" --include "../../../../src/testbench/headers" --include "../../../../B-CEDNet.srcs/sources_1/ip/clk_wiz_0" \
"../../../../src/testbench/EC_TOP_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
