// Seed: 4148638848
module module_0 (
    output wand id_0
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_1 = 32'd72,
    parameter id_5 = 32'd21,
    parameter id_7 = 32'd55
) (
    input uwire _id_0,
    input wire _id_1
    , _id_5,
    input tri0 id_2,
    output supply0 id_3
);
  logic [7:0][-1 : id_5] id_6;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  wire _id_7;
  logic [7:0][id_1 : id_0] id_8;
  assign id_3 = id_1 + id_6;
  assign id_6[id_7] = id_8[id_0-1][-1];
endmodule
