// Seed: 2402928361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_0 (
    input supply0 id_0,
    output supply1 module_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    output supply1 id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  id_9 :
  assert property (@(negedge id_8 & id_9) id_8)
  else $signed(9);
  ;
  and primCall (id_6, id_4, id_8, id_3, id_0);
endmodule
