// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "03/20/2021 11:39:27"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPScomPipeline (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPScomPipeline_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \divisorClk|next_counter[19]~2_combout ;
wire \divisorClk|Add0~0_combout ;
wire \divisorClk|next_counter[0]~21_combout ;
wire \divisorClk|Add0~1 ;
wire \divisorClk|Add0~2_combout ;
wire \divisorClk|next_counter[1]~20_combout ;
wire \divisorClk|Add0~3 ;
wire \divisorClk|Add0~4_combout ;
wire \divisorClk|next_counter[2]~19_combout ;
wire \divisorClk|Add0~5 ;
wire \divisorClk|Add0~6_combout ;
wire \divisorClk|next_counter[3]~18_combout ;
wire \divisorClk|Add0~7 ;
wire \divisorClk|Add0~8_combout ;
wire \divisorClk|next_counter[4]~17_combout ;
wire \divisorClk|Add0~9 ;
wire \divisorClk|Add0~10_combout ;
wire \divisorClk|next_counter[5]~16_combout ;
wire \divisorClk|Add0~11 ;
wire \divisorClk|Add0~12_combout ;
wire \divisorClk|next_counter[6]~15_combout ;
wire \divisorClk|Add0~13 ;
wire \divisorClk|Add0~14_combout ;
wire \divisorClk|next_counter[7]~14_combout ;
wire \divisorClk|Add0~15 ;
wire \divisorClk|Add0~16_combout ;
wire \divisorClk|next_counter[8]~13_combout ;
wire \divisorClk|Add0~17 ;
wire \divisorClk|Add0~18_combout ;
wire \divisorClk|next_counter[9]~12_combout ;
wire \divisorClk|Add0~19 ;
wire \divisorClk|Add0~20_combout ;
wire \divisorClk|next_counter[10]~11_combout ;
wire \divisorClk|Add0~21 ;
wire \divisorClk|Add0~22_combout ;
wire \divisorClk|next_counter[11]~10_combout ;
wire \divisorClk|Add0~23 ;
wire \divisorClk|Add0~24_combout ;
wire \divisorClk|next_counter[12]~9_combout ;
wire \divisorClk|Add0~25 ;
wire \divisorClk|Add0~26_combout ;
wire \divisorClk|next_counter[13]~8_combout ;
wire \divisorClk|Add0~27 ;
wire \divisorClk|Add0~29 ;
wire \divisorClk|Add0~30_combout ;
wire \divisorClk|next_counter[15]~6_combout ;
wire \divisorClk|Add0~31 ;
wire \divisorClk|Add0~32_combout ;
wire \divisorClk|next_counter[16]~5_combout ;
wire \divisorClk|Add0~33 ;
wire \divisorClk|Add0~34_combout ;
wire \divisorClk|next_counter[17]~4_combout ;
wire \divisorClk|Add0~35 ;
wire \divisorClk|Add0~36_combout ;
wire \divisorClk|next_counter[18]~3_combout ;
wire \divisorClk|Add0~37 ;
wire \divisorClk|Add0~38_combout ;
wire \divisorClk|Equal0~6_combout ;
wire \divisorClk|next_counter[20]~0_combout ;
wire \divisorClk|next_counter[14]~7_combout ;
wire \divisorClk|Add0~28_combout ;
wire \divisorClk|Equal0~1_combout ;
wire \divisorClk|Equal0~2_combout ;
wire \divisorClk|Equal0~3_combout ;
wire \divisorClk|Equal0~4_combout ;
wire \divisorClk|Equal0~5_combout ;
wire \divisorClk|next_counter[22]~23_combout ;
wire \divisorClk|Add0~39 ;
wire \divisorClk|Add0~40_combout ;
wire \divisorClk|next_counter[20]~1_combout ;
wire \divisorClk|Add0~41 ;
wire \divisorClk|Add0~42_combout ;
wire \divisorClk|next_counter[21]~22_combout ;
wire \divisorClk|Add0~43 ;
wire \divisorClk|Add0~44_combout ;
wire \divisorClk|Add0~45 ;
wire \divisorClk|Add0~46_combout ;
wire \divisorClk|Equal0~0_combout ;
wire \divisorClk|Equal0~7_combout ;
wire \divisorClk|next_counter[23]~24_combout ;
wire \divisorClk|Add0~47 ;
wire \divisorClk|Add0~48_combout ;
wire \divisorClk|next_counter[24]~25_combout ;
wire \divisorClk|Add0~49 ;
wire \divisorClk|Add0~50_combout ;
wire \divisorClk|next_ctrack~0_combout ;
wire \divisorClk|next_ctrack~1_combout ;
wire \divisorClk|clk_track~q ;
wire \divisorClk|clk_track~clkctrl_outclk ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaNewPC~0_combout ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder_combout ;
wire \pipe|i_f|IM1|Mux3~0_combout ;
wire \pipe|i_f|IM1|Mux3~1_combout ;
wire \pipe|i_f|IM1|Mux5~0_combout ;
wire \pipe|i_f|IM1|Mux5~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaBitsCtr~0_combout ;
wire \pipe|i_f|IM1|Mux9~0_combout ;
wire \pipe|i_f|IM1|Mux14~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~10_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~11_combout ;
wire \pipe|i_d|id_ex_pipeline|rtout~1_combout ;
wire \pipe|i_f|IM1|Mux15~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~8_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~9_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder_combout ;
wire \pipe|i_d|id_ex_pipeline|rtout~0_combout ;
wire \pipe|hzrd|Equal2~0_combout ;
wire \pipe|i_f|IM1|Mux13~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~12_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~13_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder_combout ;
wire \pipe|i_d|id_ex_pipeline|rtout~2_combout ;
wire \pipe|hzrd|Equal2~1_combout ;
wire \pipe|i_f|IM1|Mux27~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~4_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~5_combout ;
wire \pipe|i_f|IM1|Mux6~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~6_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~7_combout ;
wire \pipe|hzrd|Equal1~1_combout ;
wire \pipe|i_f|IM1|Mux9~1_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~2_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~3_combout ;
wire \pipe|i_f|IM1|Mux10~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~1_combout ;
wire \pipe|hzrd|Equal1~0_combout ;
wire \pipe|hzrd|Hazard~0_combout ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaBitsCtr~2_combout ;
wire \pipe|i_d|id_ex_pipeline|rsout~0_combout ;
wire \pipe|i_f|IM1|Mux20~0_combout ;
wire \pipe|i_f|IM1|Mux20~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~4_combout ;
wire \pipe|execute|mux5_1|Saida[0]~1_combout ;
wire \pipe|i_f|IM1|Mux19~0_combout ;
wire \pipe|i_f|IM1|Mux19~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~3_combout ;
wire \pipe|execute|mux5_1|Saida[1]~2_combout ;
wire \pipe|i_d|id_ex_pipeline|rsout~1_combout ;
wire \pipe|fwrd|ForwardAE[1]~0_combout ;
wire \pipe|i_d|id_ex_pipeline|rsout~3_combout ;
wire \pipe|i_d|id_ex_pipeline|rsout~2_combout ;
wire \pipe|fwrd|Equal0~0_combout ;
wire \pipe|i_f|IM1|Mux16~0_combout ;
wire \pipe|i_f|IM1|Mux16~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~0_combout ;
wire \pipe|execute|mux5_1|Saida[4]~4_combout ;
wire \pipe|i_f|IM1|Mux18~0_combout ;
wire \pipe|i_f|IM1|Mux18~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~2_combout ;
wire \pipe|execute|mux5_1|Saida[2]~3_combout ;
wire \pipe|fwrd|ForwardAE[1]~1_combout ;
wire \pipe|i_f|IM1|Mux17~0_combout ;
wire \pipe|i_f|IM1|Mux17~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~1_combout ;
wire \pipe|execute|mux5_1|Saida[3]~0_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaBitsCtr~3_combout ;
wire \pipe|fwrd|ForwardBE[1]~0_combout ;
wire \pipe|fwrd|ForwardAE[1]~2_combout ;
wire \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder_combout ;
wire \pipe|execute|alucontrol|Decoder1~0_combout ;
wire \pipe|i_f|IM1|Mux29~0_combout ;
wire \pipe|i_f|IM1|Mux29~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~7_combout ;
wire \pipe|i_f|IM1|Mux28~0_combout ;
wire \pipe|i_f|IM1|Mux28~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~6_combout ;
wire \pipe|i_f|IM1|Mux30~0_combout ;
wire \pipe|i_f|IM1|Mux30~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~8_combout ;
wire \pipe|i_f|IM1|Mux27~1_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaExtensor~5_combout ;
wire \pipe|execute|alucontrol|Decoder0~0_combout ;
wire \pipe|execute|alucontrol|Decoder0~1_combout ;
wire \pipe|execute|alucontrol|WideOr1~0_combout ;
wire \pipe|execute|alucontrol|WideOr1~1_combout ;
wire \pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ;
wire \pipe|execute|alucontrol|WideOr4~0_combout ;
wire \pipe|execute|alucontrol|WideOr4~1_combout ;
wire \pipe|execute|alu1|Mux30~0_combout ;
wire \pipe|execute|alu1|Mux31~0_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~0_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~1_combout ;
wire \pipe|i_d|reg1|memoriaRegs~2_combout ;
wire \pipe|fwrd|ForwardAE~4_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~1_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~0_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~2_combout ;
wire \pipe|fwrd|ForwardBE[1]~2_combout ;
wire \pipe|fwrd|ForwardBE[1]~1_combout ;
wire \pipe|fwrd|ForwardBE[1]~3_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~6_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[8]~24_combout ;
wire \pipe|fwrd|ForwardAE~3_combout ;
wire \pipe|fwrd|Equal2~0_combout ;
wire \pipe|fwrd|ForwardAE~5_combout ;
wire \pipe|execute|Mux32_3inA|Equal0~0_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[9]~23_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder_combout ;
wire \~GND~combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder_combout ;
wire \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a5 ;
wire \pipe|writeback|muxwb|Saida[1]~31_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~5_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~4_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~5_combout ;
wire \pipe|i_d|reg1|memoriaRegs~6_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a31 ;
wire \pipe|i_d|reg1|memoriaRegs~8_combout ;
wire \pipe|execute|Mux32_3inA|saida[31]~2_combout ;
wire \pipe|execute|Mux32_3inA|saida[31]~3_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a31 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~9_combout ;
wire \pipe|execute|Mux32_2|Saida[31]~7_combout ;
wire \pipe|execute|Mux32_2|Saida[31]~8_combout ;
wire \pipe|execute|alu1|Add0~89_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a30 ;
wire \pipe|i_d|reg1|memoriaRegs~11_combout ;
wire \pipe|execute|Mux32_2|Saida[30]~9_combout ;
wire \pipe|execute|Mux32_2|Saida[30]~10_combout ;
wire \pipe|execute|alu1|Add0~90_combout ;
wire \pipe|execute|alu1|Add0~91_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a29 ;
wire \pipe|i_d|reg1|memoriaRegs~12_combout ;
wire \pipe|execute|Mux32_3inA|saida[29]~6_combout ;
wire \pipe|execute|Mux32_3inA|saida[29]~7_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a28 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~15_combout ;
wire \pipe|execute|Mux32_2|Saida[28]~13_combout ;
wire \pipe|execute|Mux32_2|Saida[28]~14_combout ;
wire \pipe|execute|alu1|Add0~86_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a27 ;
wire \pipe|i_d|reg1|memoriaRegs~16_combout ;
wire \pipe|execute|Mux32_3inA|saida[27]~10_combout ;
wire \pipe|execute|Mux32_3inA|saida[27]~11_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a26 ;
wire \pipe|i_d|reg1|memoriaRegs~19_combout ;
wire \pipe|execute|Mux32_2|Saida[26]~17_combout ;
wire \pipe|execute|Mux32_2|Saida[26]~18_combout ;
wire \pipe|execute|alu1|Add0~78_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a25 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~20_combout ;
wire \pipe|execute|Mux32_3inA|saida[25]~14_combout ;
wire \pipe|execute|Mux32_3inA|saida[25]~15_combout ;
wire \pipe|execute|alu1|Add0~74_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a24 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~22_combout ;
wire \pipe|execute|Mux32_3inA|saida[24]~16_combout ;
wire \pipe|execute|Mux32_3inA|saida[24]~17_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a23 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~25_combout ;
wire \pipe|execute|Mux32_2|Saida[23]~23_combout ;
wire \pipe|execute|Mux32_2|Saida[23]~24_combout ;
wire \pipe|execute|alu1|Add0~65_combout ;
wire \pipe|execute|alu1|Add0~66_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a22 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~26_combout ;
wire \pipe|execute|Mux32_3inA|saida[22]~20_combout ;
wire \pipe|execute|Mux32_3inA|saida[22]~21_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a21 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~28_combout ;
wire \pipe|execute|Mux32_3inA|saida[21]~22_combout ;
wire \pipe|execute|Mux32_3inA|saida[21]~23_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a20 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~31_combout ;
wire \pipe|execute|Mux32_2|Saida[20]~29_combout ;
wire \pipe|execute|Mux32_2|Saida[20]~30_combout ;
wire \pipe|execute|alu1|Add0~62_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a19 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~32_combout ;
wire \pipe|execute|Mux32_3inA|saida[19]~26_combout ;
wire \pipe|execute|Mux32_3inA|saida[19]~27_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a18 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~34_combout ;
wire \pipe|execute|Mux32_3inA|saida[18]~28_combout ;
wire \pipe|execute|Mux32_3inA|saida[18]~29_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a17 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~37_combout ;
wire \pipe|execute|Mux32_2|Saida[17]~35_combout ;
wire \pipe|execute|Mux32_2|Saida[17]~36_combout ;
wire \pipe|execute|alu1|Add0~55_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a16 ;
wire \pipe|i_d|reg1|memoriaRegs~38_combout ;
wire \pipe|execute|Mux32_3inA|saida[16]~32_combout ;
wire \pipe|execute|Mux32_3inA|saida[16]~33_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a15 ;
wire \pipe|i_d|reg1|memoriaRegs~41_combout ;
wire \pipe|execute|Mux32_2|Saida[15]~39_combout ;
wire \pipe|execute|Mux32_2|Saida[15]~40_combout ;
wire \pipe|execute|alu1|Add0~41_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a14 ;
wire \pipe|i_d|reg1|memoriaRegs~43_combout ;
wire \pipe|execute|Mux32_2|Saida[14]~41_combout ;
wire \pipe|execute|Mux32_2|Saida[14]~42_combout ;
wire \pipe|execute|alu1|Add0~42_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a13 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~45_combout ;
wire \pipe|execute|Mux32_2|Saida[13]~43_combout ;
wire \pipe|execute|Mux32_2|Saida[13]~44_combout ;
wire \pipe|execute|alu1|Add0~43_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a12 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~46_combout ;
wire \pipe|execute|Mux32_3inA|saida[12]~40_combout ;
wire \pipe|execute|Mux32_3inA|saida[12]~41_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a11 ;
wire \pipe|i_d|reg1|memoriaRegs~49_combout ;
wire \pipe|execute|Mux32_2|Saida[11]~47_combout ;
wire \pipe|execute|Mux32_2|Saida[11]~48_combout ;
wire \pipe|execute|alu1|Add0~29_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a10 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~51_combout ;
wire \pipe|execute|Mux32_2|Saida[10]~49_combout ;
wire \pipe|execute|Mux32_2|Saida[10]~50_combout ;
wire \pipe|execute|alu1|Add0~30_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a9 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~53_combout ;
wire \pipe|execute|Mux32_2|Saida[9]~51_combout ;
wire \pipe|execute|Mux32_2|Saida[9]~52_combout ;
wire \pipe|execute|alu1|Add0~31_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a8 ;
wire \pipe|i_d|reg1|memoriaRegs~55_combout ;
wire \pipe|execute|Mux32_2|Saida[8]~53_combout ;
wire \pipe|execute|Mux32_2|Saida[8]~54_combout ;
wire \pipe|execute|alu1|Add0~26_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a7 ;
wire \pipe|i_d|reg1|memoriaRegs~57_combout ;
wire \pipe|execute|Mux32_2|Saida[7]~55_combout ;
wire \pipe|execute|Mux32_2|Saida[7]~56_combout ;
wire \pipe|execute|alu1|Add0~17_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a6 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~59_combout ;
wire \pipe|execute|Mux32_2|Saida[6]~57_combout ;
wire \pipe|execute|Mux32_2|Saida[6]~58_combout ;
wire \pipe|execute|alu1|Add0~18_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a5 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~60_combout ;
wire \pipe|execute|Mux32_3inA|saida[5]~54_combout ;
wire \pipe|execute|Mux32_3inA|saida[5]~55_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a4 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~62_combout ;
wire \pipe|execute|Mux32_3inA|saida[4]~56_combout ;
wire \pipe|execute|Mux32_3inA|saida[4]~57_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a3 ;
wire \pipe|i_d|reg1|memoriaRegs~64_combout ;
wire \pipe|execute|Mux32_3inA|saida[3]~58_combout ;
wire \pipe|execute|Mux32_3inA|saida[3]~59_combout ;
wire \pipe|execute|alu1|Add0~5_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a2 ;
wire \pipe|i_d|reg1|memoriaRegs~67_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~65_combout ;
wire \pipe|execute|Mux32_2|Saida[2]~66_combout ;
wire \pipe|execute|alu1|Add0~6_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a1 ;
wire \pipe|i_d|reg1|memoriaRegs~68_combout ;
wire \pipe|execute|Mux32_3inA|saida[1]~62_combout ;
wire \pipe|execute|Mux32_3inA|saida[1]~63_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \pipe|i_d|reg1|memoriaRegs~7_combout ;
wire \pipe|execute|Mux32_2|Saida[0]~3_combout ;
wire \pipe|execute|Mux32_2|Saida[0]~4_combout ;
wire \pipe|execute|alu1|Add0~0_combout ;
wire \pipe|execute|alu1|Add0~2_cout ;
wire \pipe|execute|alu1|Add0~3_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a1 ;
wire \pipe|i_d|reg1|memoriaRegs~69_combout ;
wire \pipe|execute|Mux32_2|Saida[1]~67_combout ;
wire \pipe|execute|Mux32_2|Saida[1]~68_combout ;
wire \pipe|execute|alu1|LessThan0~1_cout ;
wire \pipe|execute|alu1|LessThan0~3_cout ;
wire \pipe|execute|alu1|LessThan0~5_cout ;
wire \pipe|execute|alu1|LessThan0~7_cout ;
wire \pipe|execute|alu1|LessThan0~9_cout ;
wire \pipe|execute|alu1|LessThan0~11_cout ;
wire \pipe|execute|alu1|LessThan0~13_cout ;
wire \pipe|execute|alu1|LessThan0~15_cout ;
wire \pipe|execute|alu1|LessThan0~17_cout ;
wire \pipe|execute|alu1|LessThan0~19_cout ;
wire \pipe|execute|alu1|LessThan0~21_cout ;
wire \pipe|execute|alu1|LessThan0~23_cout ;
wire \pipe|execute|alu1|LessThan0~25_cout ;
wire \pipe|execute|alu1|LessThan0~27_cout ;
wire \pipe|execute|alu1|LessThan0~29_cout ;
wire \pipe|execute|alu1|LessThan0~31_cout ;
wire \pipe|execute|alu1|LessThan0~33_cout ;
wire \pipe|execute|alu1|LessThan0~35_cout ;
wire \pipe|execute|alu1|LessThan0~37_cout ;
wire \pipe|execute|alu1|LessThan0~39_cout ;
wire \pipe|execute|alu1|LessThan0~41_cout ;
wire \pipe|execute|alu1|LessThan0~43_cout ;
wire \pipe|execute|alu1|LessThan0~45_cout ;
wire \pipe|execute|alu1|LessThan0~47_cout ;
wire \pipe|execute|alu1|LessThan0~49_cout ;
wire \pipe|execute|alu1|LessThan0~51_cout ;
wire \pipe|execute|alu1|LessThan0~53_cout ;
wire \pipe|execute|alu1|LessThan0~55_cout ;
wire \pipe|execute|alu1|LessThan0~57_cout ;
wire \pipe|execute|alu1|LessThan0~59_cout ;
wire \pipe|execute|alu1|LessThan0~61_cout ;
wire \pipe|execute|alu1|LessThan0~62_combout ;
wire \pipe|execute|alu1|Mux31~2_combout ;
wire \pipe|execute|alu1|Mux31~1_combout ;
wire \pipe|execute|alu1|Mux31~3_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~3_combout ;
wire \pipe|execute|Mux32_3inA|saida[0]~0_combout ;
wire \pipe|execute|Mux32_3inA|saida[0]~1_combout ;
wire \pipe|execute|alu1|Add0~4 ;
wire \pipe|execute|alu1|Add0~9 ;
wire \pipe|execute|alu1|Add0~11 ;
wire \pipe|execute|alu1|Add0~13 ;
wire \pipe|execute|alu1|Add0~16 ;
wire \pipe|execute|alu1|Add0~21 ;
wire \pipe|execute|alu1|Add0~23 ;
wire \pipe|execute|alu1|Add0~25 ;
wire \pipe|execute|alu1|Add0~28 ;
wire \pipe|execute|alu1|Add0~33 ;
wire \pipe|execute|alu1|Add0~35 ;
wire \pipe|execute|alu1|Add0~37 ;
wire \pipe|execute|alu1|Add0~40 ;
wire \pipe|execute|alu1|Add0~45 ;
wire \pipe|execute|alu1|Add0~47 ;
wire \pipe|execute|alu1|Add0~49 ;
wire \pipe|execute|alu1|Add0~52 ;
wire \pipe|execute|alu1|Add0~57 ;
wire \pipe|execute|alu1|Add0~59 ;
wire \pipe|execute|alu1|Add0~61 ;
wire \pipe|execute|alu1|Add0~64 ;
wire \pipe|execute|alu1|Add0~69 ;
wire \pipe|execute|alu1|Add0~71 ;
wire \pipe|execute|alu1|Add0~73 ;
wire \pipe|execute|alu1|Add0~76 ;
wire \pipe|execute|alu1|Add0~81 ;
wire \pipe|execute|alu1|Add0~83 ;
wire \pipe|execute|alu1|Add0~85 ;
wire \pipe|execute|alu1|Add0~88 ;
wire \pipe|execute|alu1|Add0~93 ;
wire \pipe|execute|alu1|Add0~95 ;
wire \pipe|execute|alu1|Add0~96_combout ;
wire \pipe|execute|alu1|Mux0~0_combout ;
wire \pipe|execute|alu1|Mux0~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[31]~1_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a30 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~10_combout ;
wire \pipe|execute|Mux32_3inA|saida[30]~4_combout ;
wire \pipe|execute|Mux32_3inA|saida[30]~5_combout ;
wire \pipe|execute|alu1|Mux1~0_combout ;
wire \pipe|execute|alu1|Add0~94_combout ;
wire \pipe|execute|alu1|Mux1~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[30]~2_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a29 ;
wire \pipe|i_d|reg1|memoriaRegs~13_combout ;
wire \pipe|execute|Mux32_2|Saida[29]~11_combout ;
wire \pipe|execute|Mux32_2|Saida[29]~12_combout ;
wire \pipe|execute|alu1|Mux2~0_combout ;
wire \pipe|execute|alu1|Add0~92_combout ;
wire \pipe|execute|alu1|Mux2~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[29]~3_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a28 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~14_combout ;
wire \pipe|execute|Mux32_3inA|saida[28]~8_combout ;
wire \pipe|execute|Mux32_3inA|saida[28]~9_combout ;
wire \pipe|execute|alu1|Add0~87_combout ;
wire \pipe|execute|alu1|Mux3~0_combout ;
wire \pipe|execute|alu1|Mux3~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[28]~4_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a27 ;
wire \pipe|i_d|reg1|memoriaRegs~17_combout ;
wire \pipe|execute|Mux32_2|Saida[27]~15_combout ;
wire \pipe|execute|Mux32_2|Saida[27]~16_combout ;
wire \pipe|execute|alu1|Add0~77_combout ;
wire \pipe|execute|alu1|Add0~84_combout ;
wire \pipe|execute|alu1|Mux4~0_combout ;
wire \pipe|execute|alu1|Mux4~1_combout ;
wire \pipe|writeback|muxwb|Saida[27]~5_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a26 ;
wire \pipe|i_d|reg1|memoriaRegs~18_combout ;
wire \pipe|execute|Mux32_3inA|saida[26]~12_combout ;
wire \pipe|execute|Mux32_3inA|saida[26]~13_combout ;
wire \pipe|execute|alu1|Mux5~0_combout ;
wire \pipe|execute|alu1|Add0~82_combout ;
wire \pipe|execute|alu1|Mux5~1_combout ;
wire \pipe|writeback|muxwb|Saida[26]~6_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a25 ;
wire \pipe|i_d|reg1|memoriaRegs~21_combout ;
wire \pipe|execute|Mux32_2|Saida[25]~19_combout ;
wire \pipe|execute|Mux32_2|Saida[25]~20_combout ;
wire \pipe|execute|alu1|Add0~79_combout ;
wire \pipe|execute|alu1|Add0~80_combout ;
wire \pipe|execute|alu1|Mux6~0_combout ;
wire \pipe|execute|alu1|Mux6~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[25]~7_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a24 ;
wire \pipe|i_d|reg1|memoriaRegs~23_combout ;
wire \pipe|execute|Mux32_2|Saida[24]~21_combout ;
wire \pipe|execute|Mux32_2|Saida[24]~22_combout ;
wire \pipe|execute|alu1|Mux7~0_combout ;
wire \pipe|execute|alu1|Add0~75_combout ;
wire \pipe|execute|alu1|Mux7~1_combout ;
wire \pipe|writeback|muxwb|Saida[24]~8_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a23 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~24_combout ;
wire \pipe|execute|Mux32_3inA|saida[23]~18_combout ;
wire \pipe|execute|Mux32_3inA|saida[23]~19_combout ;
wire \pipe|execute|alu1|Add0~72_combout ;
wire \pipe|execute|alu1|Mux8~0_combout ;
wire \pipe|execute|alu1|Mux8~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[23]~9_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a22 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~27_combout ;
wire \pipe|execute|Mux32_2|Saida[22]~25_combout ;
wire \pipe|execute|Mux32_2|Saida[22]~26_combout ;
wire \pipe|execute|alu1|Mux9~0_combout ;
wire \pipe|execute|alu1|Add0~70_combout ;
wire \pipe|execute|alu1|Mux9~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[22]~10_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a21 ;
wire \pipe|i_d|reg1|memoriaRegs~29_combout ;
wire \pipe|execute|Mux32_2|Saida[21]~27_combout ;
wire \pipe|execute|Mux32_2|Saida[21]~28_combout ;
wire \pipe|execute|alu1|Add0~67_combout ;
wire \pipe|execute|alu1|Add0~68_combout ;
wire \pipe|execute|alu1|Mux10~0_combout ;
wire \pipe|execute|alu1|Mux10~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[21]~11_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a20 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~30_combout ;
wire \pipe|execute|Mux32_3inA|saida[20]~24_combout ;
wire \pipe|execute|Mux32_3inA|saida[20]~25_combout ;
wire \pipe|execute|alu1|Mux11~0_combout ;
wire \pipe|execute|alu1|Add0~63_combout ;
wire \pipe|execute|alu1|Mux11~1_combout ;
wire \pipe|writeback|muxwb|Saida[20]~12_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a19 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~33_combout ;
wire \pipe|execute|Mux32_2|Saida[19]~31_combout ;
wire \pipe|execute|Mux32_2|Saida[19]~32_combout ;
wire \pipe|execute|alu1|Add0~53_combout ;
wire \pipe|execute|alu1|Add0~60_combout ;
wire \pipe|execute|alu1|Mux12~0_combout ;
wire \pipe|execute|alu1|Mux12~1_combout ;
wire \pipe|writeback|muxwb|Saida[19]~13_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a18 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~35_combout ;
wire \pipe|execute|Mux32_2|Saida[18]~33_combout ;
wire \pipe|execute|Mux32_2|Saida[18]~34_combout ;
wire \pipe|execute|alu1|Add0~54_combout ;
wire \pipe|execute|alu1|Add0~58_combout ;
wire \pipe|execute|alu1|Mux13~0_combout ;
wire \pipe|execute|alu1|Mux13~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[18]~14_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a17 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~36_combout ;
wire \pipe|execute|Mux32_3inA|saida[17]~30_combout ;
wire \pipe|execute|Mux32_3inA|saida[17]~31_combout ;
wire \pipe|execute|alu1|Add0~56_combout ;
wire \pipe|execute|alu1|Mux14~0_combout ;
wire \pipe|execute|alu1|Mux14~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[17]~15_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a16 ;
wire \pipe|i_d|reg1|memoriaRegs~39_combout ;
wire \pipe|execute|Mux32_2|Saida[16]~37_combout ;
wire \pipe|execute|Mux32_2|Saida[16]~38_combout ;
wire \pipe|execute|alu1|Add0~50_combout ;
wire \pipe|execute|alu1|Add0~51_combout ;
wire \pipe|execute|alu1|Mux15~0_combout ;
wire \pipe|execute|alu1|Mux15~1_combout ;
wire \pipe|writeback|muxwb|Saida[16]~16_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a15 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~40_combout ;
wire \pipe|execute|Mux32_3inA|saida[15]~34_combout ;
wire \pipe|execute|Mux32_3inA|saida[15]~35_combout ;
wire \pipe|execute|alu1|Add0~48_combout ;
wire \pipe|execute|alu1|Mux16~0_combout ;
wire \pipe|execute|alu1|Mux16~1_combout ;
wire \pipe|writeback|muxwb|Saida[15]~17_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a14 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~42_combout ;
wire \pipe|execute|Mux32_3inA|saida[14]~36_combout ;
wire \pipe|execute|Mux32_3inA|saida[14]~37_combout ;
wire \pipe|execute|alu1|Add0~46_combout ;
wire \pipe|execute|alu1|Mux17~0_combout ;
wire \pipe|execute|alu1|Mux17~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[14]~18_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a13 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~44_combout ;
wire \pipe|execute|Mux32_3inA|saida[13]~38_combout ;
wire \pipe|execute|Mux32_3inA|saida[13]~39_combout ;
wire \pipe|execute|alu1|Add0~44_combout ;
wire \pipe|execute|alu1|Mux18~0_combout ;
wire \pipe|execute|alu1|Mux18~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[13]~19_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a12 ;
wire \pipe|i_d|reg1|memoriaRegs~47_combout ;
wire \pipe|execute|Mux32_2|Saida[12]~45_combout ;
wire \pipe|execute|Mux32_2|Saida[12]~46_combout ;
wire \pipe|execute|alu1|Add0~38_combout ;
wire \pipe|execute|alu1|Add0~39_combout ;
wire \pipe|execute|alu1|Mux19~0_combout ;
wire \pipe|execute|alu1|Mux19~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[12]~20_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a11 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~48_combout ;
wire \pipe|execute|Mux32_3inA|saida[11]~42_combout ;
wire \pipe|execute|Mux32_3inA|saida[11]~43_combout ;
wire \pipe|execute|alu1|Add0~36_combout ;
wire \pipe|execute|alu1|Mux20~0_combout ;
wire \pipe|execute|alu1|Mux20~1_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[11]~21_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a10 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~50_combout ;
wire \pipe|execute|Mux32_3inA|saida[10]~44_combout ;
wire \pipe|execute|Mux32_3inA|saida[10]~45_combout ;
wire \pipe|execute|alu1|Add0~34_combout ;
wire \pipe|execute|alu1|Mux21~2_combout ;
wire \pipe|execute|alu1|Mux21~3_combout ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[10]~22_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a9 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~52_combout ;
wire \pipe|execute|Mux32_3inA|saida[9]~46_combout ;
wire \pipe|execute|Mux32_3inA|saida[9]~47_combout ;
wire \pipe|execute|alu1|Add0~32_combout ;
wire \pipe|execute|alu1|Mux22~2_combout ;
wire \pipe|execute|alu1|Mux22~3_combout ;
wire \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a3 ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[0]~0_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a8 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~54_combout ;
wire \pipe|execute|Mux32_3inA|saida[8]~48_combout ;
wire \pipe|execute|Mux32_3inA|saida[8]~49_combout ;
wire \pipe|execute|alu1|Mux23~2_combout ;
wire \pipe|execute|alu1|Add0~27_combout ;
wire \pipe|execute|alu1|Mux23~3_combout ;
wire \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a4 ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[6]~26_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a6 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~58_combout ;
wire \pipe|execute|Mux32_3inA|saida[6]~52_combout ;
wire \pipe|execute|Mux32_3inA|saida[6]~53_combout ;
wire \pipe|execute|alu1|Mux25~2_combout ;
wire \pipe|execute|alu1|Add0~22_combout ;
wire \pipe|execute|alu1|Mux25~3_combout ;
wire \pipe|memory|datamem|Mux24~0_combout ;
wire \pipe|memory|datamem|Mux26~0_combout ;
wire \pipe|writeback|muxwb|Saida[5]~27_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a5 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~61_combout ;
wire \pipe|execute|Mux32_2|Saida[5]~59_combout ;
wire \pipe|execute|Mux32_2|Saida[5]~60_combout ;
wire \pipe|execute|alu1|Add0~19_combout ;
wire \pipe|execute|alu1|Add0~20_combout ;
wire \pipe|execute|alu1|Mux26~0_combout ;
wire \pipe|execute|alu1|Mux26~1_combout ;
wire \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a1 ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[3]~29_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a3 ;
wire \pipe|i_d|reg1|memoriaRegs~65_combout ;
wire \pipe|execute|Mux32_2|Saida[3]~63_combout ;
wire \pipe|execute|Mux32_2|Saida[3]~64_combout ;
wire \pipe|execute|alu1|Mux28~0_combout ;
wire \pipe|execute|alu1|Add0~12_combout ;
wire \pipe|execute|alu1|Mux28~1_combout ;
wire \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a2 ;
wire \pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder_combout ;
wire \pipe|writeback|muxwb|Saida[2]~30_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a2 ;
wire \pipe|i_d|reg1|memoriaRegs~66_combout ;
wire \pipe|execute|Mux32_3inA|saida[2]~60_combout ;
wire \pipe|execute|Mux32_3inA|saida[2]~61_combout ;
wire \pipe|execute|alu1|Add0~10_combout ;
wire \pipe|execute|alu1|Mux29~0_combout ;
wire \pipe|execute|alu1|Mux29~1_combout ;
wire \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pipe|writeback|muxwb|Saida[4]~28_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a4 ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs~63_combout ;
wire \pipe|execute|Mux32_2|Saida[4]~61_combout ;
wire \pipe|execute|Mux32_2|Saida[4]~62_combout ;
wire \pipe|execute|alu1|Add0~14_combout ;
wire \pipe|execute|alu1|Add0~15_combout ;
wire \pipe|execute|alu1|Mux27~0_combout ;
wire \pipe|execute|alu1|Mux27~1_combout ;
wire \pipe|memory|datamem|Mux24~1_combout ;
wire \pipe|writeback|muxwb|Saida[7]~25_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder_combout ;
wire \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a7 ;
wire \pipe|i_d|reg1|memoriaRegs~56_combout ;
wire \pipe|execute|Mux32_3inA|saida[7]~50_combout ;
wire \pipe|execute|Mux32_3inA|saida[7]~51_combout ;
wire \pipe|execute|alu1|Add0~24_combout ;
wire \pipe|execute|alu1|Mux24~2_combout ;
wire \pipe|execute|alu1|Mux24~3_combout ;
wire \pipe|execute|alu1|Equal0~0_combout ;
wire \pipe|execute|alu1|Equal0~1_combout ;
wire \pipe|execute|alu1|Equal0~2_combout ;
wire \pipe|execute|alu1|Equal0~3_combout ;
wire \pipe|execute|alu1|Equal0~5_combout ;
wire \pipe|execute|alu1|Equal0~4_combout ;
wire \pipe|execute|alu1|Equal0~6_combout ;
wire \pipe|execute|alu1|Equal0~8_combout ;
wire \pipe|execute|alu1|Equal0~7_combout ;
wire \pipe|execute|alu1|Equal0~9_combout ;
wire \pipe|execute|alu1|Equal0~10_combout ;
wire \pipe|execute|ex_mem_pipeline|zero~q ;
wire \pipe|EX_MEM_PCSrc~combout ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7 ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaNewPC~4_combout ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4_combout ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9 ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaNewPC~3_combout ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6_combout ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11 ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaNewPC~2_combout ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7 ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8_combout ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~13 ;
wire \pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14_combout ;
wire \pipe|i_d|id_ex_pipeline|saidaNewPC~1_combout ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~9 ;
wire \pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10_combout ;
wire \pipe|i_f|IM1|Mux11~0_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~14_combout ;
wire \pipe|i_f|if_id|IF_ID_Instsaida~15_combout ;
wire \pipe|i_d|id_ex_pipeline|rtout~3_combout ;
wire \pipe|hzrd|Equal0~0_combout ;
wire \pipe|hzrd|Hazard~combout ;
wire \pipe|i_d|id_ex_pipeline|saidaBitsCtr~1_combout ;
wire \pipe|execute|alucontrol|Mux0~0_combout ;
wire \pipe|execute|alucontrol|Mux1~0_combout ;
wire \pipe|execute|alu1|Add0~7_combout ;
wire \pipe|execute|alu1|Add0~8_combout ;
wire \pipe|execute|alu1|Mux30~1_combout ;
wire \pipe|execute|alu1|Mux30~2_combout ;
wire \seteS8|s[0]~0_combout ;
wire \seteS8|s[1]~1_combout ;
wire \seteS8|s[2]~2_combout ;
wire \seteS8|s[3]~3_combout ;
wire \seteS8|s[4]~4_combout ;
wire \seteS8|s[5]~5_combout ;
wire \seteS8|s[6]~6_combout ;
wire \seteS7|s[0]~0_combout ;
wire \seteS7|s[1]~1_combout ;
wire \seteS7|s[2]~2_combout ;
wire \seteS7|s[3]~3_combout ;
wire \seteS7|s[4]~4_combout ;
wire \seteS7|s[5]~5_combout ;
wire \seteS7|s[6]~6_combout ;
wire \seteS6|s[0]~0_combout ;
wire \seteS6|s[1]~1_combout ;
wire \seteS6|s[2]~2_combout ;
wire \seteS6|s[3]~3_combout ;
wire \seteS6|s[4]~4_combout ;
wire \seteS6|s[5]~5_combout ;
wire \seteS6|s[6]~6_combout ;
wire \seteS5|s[0]~0_combout ;
wire \seteS5|s[1]~1_combout ;
wire \seteS5|s[2]~2_combout ;
wire \seteS5|s[3]~3_combout ;
wire \seteS5|s[4]~4_combout ;
wire \seteS5|s[5]~5_combout ;
wire \seteS5|s[6]~6_combout ;
wire \seteS4|s[0]~0_combout ;
wire \seteS4|s[1]~1_combout ;
wire \seteS4|s[2]~2_combout ;
wire \seteS4|s[3]~3_combout ;
wire \seteS4|s[4]~4_combout ;
wire \seteS4|s[5]~5_combout ;
wire \seteS4|s[6]~6_combout ;
wire \seteS3|s[0]~0_combout ;
wire \seteS3|s[1]~1_combout ;
wire \seteS3|s[2]~2_combout ;
wire \seteS3|s[3]~3_combout ;
wire \seteS3|s[4]~4_combout ;
wire \seteS3|s[5]~5_combout ;
wire \seteS3|s[6]~6_combout ;
wire \seteS2|s[0]~0_combout ;
wire \seteS2|s[1]~1_combout ;
wire \seteS2|s[2]~2_combout ;
wire \seteS2|s[3]~3_combout ;
wire \seteS2|s[4]~4_combout ;
wire \seteS2|s[5]~5_combout ;
wire \seteS2|s[6]~6_combout ;
wire \seteS1|s[0]~0_combout ;
wire \seteS1|s[1]~1_combout ;
wire \seteS1|s[2]~2_combout ;
wire \seteS1|s[3]~3_combout ;
wire \seteS1|s[4]~4_combout ;
wire \seteS1|s[5]~5_combout ;
wire \seteS1|s[6]~6_combout ;
wire [31:0] \pipe|i_d|id_ex_pipeline|saidaRead1 ;
wire [31:0] \pipe|i_d|id_ex_pipeline|saidaRead2 ;
wire [4:0] \pipe|execute|ex_mem_pipeline|saidaBitsCtr ;
wire [31:0] \pipe|i_f|if_id|IF_ID_Instsaida ;
wire [31:0] \pipe|i_f|if_id|IF_ID_NewPCsaida ;
wire [31:0] \pipe|execute|ex_mem_pipeline|resultadoAdd ;
wire [1:0] \pipe|memory|mem_wb_pipeline|saidaBitsCtr ;
wire [31:0] \pipe|execute|ex_mem_pipeline|resultadoUla ;
wire [31:0] \pipe|memory|mem_wb_pipeline|saidaResUla ;
wire [4:0] \pipe|execute|ex_mem_pipeline|saidaMux5b ;
wire [0:74] \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass ;
wire [4:0] \pipe|i_d|id_ex_pipeline|rsout ;
wire [4:0] \pipe|memory|mem_wb_pipeline|saidaEReg ;
wire [4:0] \pipe|i_d|id_ex_pipeline|rtout ;
wire [8:0] \pipe|i_d|id_ex_pipeline|saidaBitsCtr ;
wire [31:0] \pipe|i_d|id_ex_pipeline|saidaExtensor ;
wire [31:0] \pipe|memory|mem_wb_pipeline|saidaReadD ;
wire [0:74] \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass ;
wire [24:0] \divisorClk|counter ;
wire [31:0] \pipe|i_d|id_ex_pipeline|saidaNewPC ;
wire [3:0] \pipe|execute|alucontrol|ALUctrl ;

wire [17:0] \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0~portadataout  = \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a1  = \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a2  = \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a3  = \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a4  = \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a5  = \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];

assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a1  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a2  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a3  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a4  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a5  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a6  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a7  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a8  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a9  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a10  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a11  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a12  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a13  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a14  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a15  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a16  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a17  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a18  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a19  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a20  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a21  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a22  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a23  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a24  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a25  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a26  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a27  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a28  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a29  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a30  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a31  = \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a1  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a2  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a3  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a4  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a5  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a6  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a7  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a8  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a9  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a10  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a11  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a12  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a13  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a14  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a15  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a16  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a17  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a18  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a19  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a20  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a21  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a22  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a23  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a24  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a25  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a26  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a27  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a28  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a29  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a30  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a31  = \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\seteS8|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\seteS8|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\seteS8|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\seteS8|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\seteS8|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\seteS8|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\seteS8|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\seteS7|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\seteS7|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\seteS7|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\seteS7|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\seteS7|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\seteS7|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\seteS7|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\seteS6|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\seteS6|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\seteS6|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\seteS6|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\seteS6|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\seteS6|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\seteS6|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\seteS5|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\seteS5|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\seteS5|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\seteS5|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\seteS5|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\seteS5|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\seteS5|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\seteS4|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\seteS4|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\seteS4|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\seteS4|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\seteS4|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\seteS4|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\seteS4|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\seteS3|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\seteS3|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\seteS3|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\seteS3|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\seteS3|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\seteS3|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\seteS3|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\seteS2|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\seteS2|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\seteS2|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\seteS2|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\seteS2|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\seteS2|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\seteS2|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\seteS1|s[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\seteS1|s[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\seteS1|s[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\seteS1|s[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\seteS1|s[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\seteS1|s[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\seteS1|s[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \divisorClk|next_counter[19]~2 (
// Equation(s):
// \divisorClk|next_counter[19]~2_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~38_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~38_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[19]~2 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \divisorClk|counter[19] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[19]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[19] .is_wysiwyg = "true";
defparam \divisorClk|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \divisorClk|Add0~0 (
// Equation(s):
// \divisorClk|Add0~0_combout  = \divisorClk|counter [0] $ (VCC)
// \divisorClk|Add0~1  = CARRY(\divisorClk|counter [0])

	.dataa(gnd),
	.datab(\divisorClk|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divisorClk|Add0~0_combout ),
	.cout(\divisorClk|Add0~1 ));
// synopsys translate_off
defparam \divisorClk|Add0~0 .lut_mask = 16'h33CC;
defparam \divisorClk|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \divisorClk|next_counter[0]~21 (
// Equation(s):
// \divisorClk|next_counter[0]~21_combout  = (\divisorClk|Add0~0_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Equal0~5_combout ),
	.datab(\divisorClk|Add0~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|next_counter[20]~0_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[0]~21 .lut_mask = 16'h080C;
defparam \divisorClk|next_counter[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \divisorClk|counter[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[0] .is_wysiwyg = "true";
defparam \divisorClk|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \divisorClk|Add0~2 (
// Equation(s):
// \divisorClk|Add0~2_combout  = (\divisorClk|counter [1] & (!\divisorClk|Add0~1 )) # (!\divisorClk|counter [1] & ((\divisorClk|Add0~1 ) # (GND)))
// \divisorClk|Add0~3  = CARRY((!\divisorClk|Add0~1 ) # (!\divisorClk|counter [1]))

	.dataa(\divisorClk|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~1 ),
	.combout(\divisorClk|Add0~2_combout ),
	.cout(\divisorClk|Add0~3 ));
// synopsys translate_off
defparam \divisorClk|Add0~2 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \divisorClk|next_counter[1]~20 (
// Equation(s):
// \divisorClk|next_counter[1]~20_combout  = (\divisorClk|Add0~2_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Equal0~5_combout ),
	.datab(\divisorClk|Add0~2_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|next_counter[20]~0_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[1]~20 .lut_mask = 16'h080C;
defparam \divisorClk|next_counter[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \divisorClk|counter[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[1] .is_wysiwyg = "true";
defparam \divisorClk|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \divisorClk|Add0~4 (
// Equation(s):
// \divisorClk|Add0~4_combout  = (\divisorClk|counter [2] & (\divisorClk|Add0~3  $ (GND))) # (!\divisorClk|counter [2] & (!\divisorClk|Add0~3  & VCC))
// \divisorClk|Add0~5  = CARRY((\divisorClk|counter [2] & !\divisorClk|Add0~3 ))

	.dataa(\divisorClk|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~3 ),
	.combout(\divisorClk|Add0~4_combout ),
	.cout(\divisorClk|Add0~5 ));
// synopsys translate_off
defparam \divisorClk|Add0~4 .lut_mask = 16'hA50A;
defparam \divisorClk|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \divisorClk|next_counter[2]~19 (
// Equation(s):
// \divisorClk|next_counter[2]~19_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~4_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~4_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[2]~19 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \divisorClk|counter[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[2] .is_wysiwyg = "true";
defparam \divisorClk|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \divisorClk|Add0~6 (
// Equation(s):
// \divisorClk|Add0~6_combout  = (\divisorClk|counter [3] & (!\divisorClk|Add0~5 )) # (!\divisorClk|counter [3] & ((\divisorClk|Add0~5 ) # (GND)))
// \divisorClk|Add0~7  = CARRY((!\divisorClk|Add0~5 ) # (!\divisorClk|counter [3]))

	.dataa(gnd),
	.datab(\divisorClk|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~5 ),
	.combout(\divisorClk|Add0~6_combout ),
	.cout(\divisorClk|Add0~7 ));
// synopsys translate_off
defparam \divisorClk|Add0~6 .lut_mask = 16'h3C3F;
defparam \divisorClk|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \divisorClk|next_counter[3]~18 (
// Equation(s):
// \divisorClk|next_counter[3]~18_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~6_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~6_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[3]~18 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \divisorClk|counter[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[3] .is_wysiwyg = "true";
defparam \divisorClk|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \divisorClk|Add0~8 (
// Equation(s):
// \divisorClk|Add0~8_combout  = (\divisorClk|counter [4] & (\divisorClk|Add0~7  $ (GND))) # (!\divisorClk|counter [4] & (!\divisorClk|Add0~7  & VCC))
// \divisorClk|Add0~9  = CARRY((\divisorClk|counter [4] & !\divisorClk|Add0~7 ))

	.dataa(\divisorClk|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~7 ),
	.combout(\divisorClk|Add0~8_combout ),
	.cout(\divisorClk|Add0~9 ));
// synopsys translate_off
defparam \divisorClk|Add0~8 .lut_mask = 16'hA50A;
defparam \divisorClk|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \divisorClk|next_counter[4]~17 (
// Equation(s):
// \divisorClk|next_counter[4]~17_combout  = (\divisorClk|Add0~8_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~7_combout ) # (\divisorClk|Equal0~5_combout ))))

	.dataa(\divisorClk|Equal0~7_combout ),
	.datab(\divisorClk|Add0~8_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[4]~17 .lut_mask = 16'h0C08;
defparam \divisorClk|next_counter[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \divisorClk|counter[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[4] .is_wysiwyg = "true";
defparam \divisorClk|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \divisorClk|Add0~10 (
// Equation(s):
// \divisorClk|Add0~10_combout  = (\divisorClk|counter [5] & (!\divisorClk|Add0~9 )) # (!\divisorClk|counter [5] & ((\divisorClk|Add0~9 ) # (GND)))
// \divisorClk|Add0~11  = CARRY((!\divisorClk|Add0~9 ) # (!\divisorClk|counter [5]))

	.dataa(\divisorClk|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~9 ),
	.combout(\divisorClk|Add0~10_combout ),
	.cout(\divisorClk|Add0~11 ));
// synopsys translate_off
defparam \divisorClk|Add0~10 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \divisorClk|next_counter[5]~16 (
// Equation(s):
// \divisorClk|next_counter[5]~16_combout  = (\divisorClk|Add0~10_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Add0~10_combout ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[5]~16 .lut_mask = 16'h0A02;
defparam \divisorClk|next_counter[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \divisorClk|counter[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[5] .is_wysiwyg = "true";
defparam \divisorClk|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \divisorClk|Add0~12 (
// Equation(s):
// \divisorClk|Add0~12_combout  = (\divisorClk|counter [6] & (\divisorClk|Add0~11  $ (GND))) # (!\divisorClk|counter [6] & (!\divisorClk|Add0~11  & VCC))
// \divisorClk|Add0~13  = CARRY((\divisorClk|counter [6] & !\divisorClk|Add0~11 ))

	.dataa(\divisorClk|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~11 ),
	.combout(\divisorClk|Add0~12_combout ),
	.cout(\divisorClk|Add0~13 ));
// synopsys translate_off
defparam \divisorClk|Add0~12 .lut_mask = 16'hA50A;
defparam \divisorClk|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \divisorClk|next_counter[6]~15 (
// Equation(s):
// \divisorClk|next_counter[6]~15_combout  = (\divisorClk|Add0~12_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Equal0~5_combout ),
	.datab(\divisorClk|Add0~12_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|next_counter[20]~0_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[6]~15 .lut_mask = 16'h080C;
defparam \divisorClk|next_counter[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \divisorClk|counter[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[6] .is_wysiwyg = "true";
defparam \divisorClk|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \divisorClk|Add0~14 (
// Equation(s):
// \divisorClk|Add0~14_combout  = (\divisorClk|counter [7] & (!\divisorClk|Add0~13 )) # (!\divisorClk|counter [7] & ((\divisorClk|Add0~13 ) # (GND)))
// \divisorClk|Add0~15  = CARRY((!\divisorClk|Add0~13 ) # (!\divisorClk|counter [7]))

	.dataa(\divisorClk|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~13 ),
	.combout(\divisorClk|Add0~14_combout ),
	.cout(\divisorClk|Add0~15 ));
// synopsys translate_off
defparam \divisorClk|Add0~14 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \divisorClk|next_counter[7]~14 (
// Equation(s):
// \divisorClk|next_counter[7]~14_combout  = (\divisorClk|Add0~14_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Equal0~5_combout ),
	.datab(\divisorClk|Add0~14_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|next_counter[20]~0_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[7]~14 .lut_mask = 16'h080C;
defparam \divisorClk|next_counter[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \divisorClk|counter[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[7] .is_wysiwyg = "true";
defparam \divisorClk|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \divisorClk|Add0~16 (
// Equation(s):
// \divisorClk|Add0~16_combout  = (\divisorClk|counter [8] & (\divisorClk|Add0~15  $ (GND))) # (!\divisorClk|counter [8] & (!\divisorClk|Add0~15  & VCC))
// \divisorClk|Add0~17  = CARRY((\divisorClk|counter [8] & !\divisorClk|Add0~15 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~15 ),
	.combout(\divisorClk|Add0~16_combout ),
	.cout(\divisorClk|Add0~17 ));
// synopsys translate_off
defparam \divisorClk|Add0~16 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \divisorClk|next_counter[8]~13 (
// Equation(s):
// \divisorClk|next_counter[8]~13_combout  = (\divisorClk|Add0~16_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Add0~16_combout ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[8]~13 .lut_mask = 16'h0A02;
defparam \divisorClk|next_counter[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \divisorClk|counter[8] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[8]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[8] .is_wysiwyg = "true";
defparam \divisorClk|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \divisorClk|Add0~18 (
// Equation(s):
// \divisorClk|Add0~18_combout  = (\divisorClk|counter [9] & (!\divisorClk|Add0~17 )) # (!\divisorClk|counter [9] & ((\divisorClk|Add0~17 ) # (GND)))
// \divisorClk|Add0~19  = CARRY((!\divisorClk|Add0~17 ) # (!\divisorClk|counter [9]))

	.dataa(\divisorClk|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~17 ),
	.combout(\divisorClk|Add0~18_combout ),
	.cout(\divisorClk|Add0~19 ));
// synopsys translate_off
defparam \divisorClk|Add0~18 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \divisorClk|next_counter[9]~12 (
// Equation(s):
// \divisorClk|next_counter[9]~12_combout  = (\divisorClk|Add0~18_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Add0~18_combout ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[9]~12 .lut_mask = 16'h0A02;
defparam \divisorClk|next_counter[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \divisorClk|counter[9] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[9] .is_wysiwyg = "true";
defparam \divisorClk|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \divisorClk|Add0~20 (
// Equation(s):
// \divisorClk|Add0~20_combout  = (\divisorClk|counter [10] & (\divisorClk|Add0~19  $ (GND))) # (!\divisorClk|counter [10] & (!\divisorClk|Add0~19  & VCC))
// \divisorClk|Add0~21  = CARRY((\divisorClk|counter [10] & !\divisorClk|Add0~19 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~19 ),
	.combout(\divisorClk|Add0~20_combout ),
	.cout(\divisorClk|Add0~21 ));
// synopsys translate_off
defparam \divisorClk|Add0~20 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \divisorClk|next_counter[10]~11 (
// Equation(s):
// \divisorClk|next_counter[10]~11_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~20_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~20_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[10]~11 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \divisorClk|counter[10] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[10] .is_wysiwyg = "true";
defparam \divisorClk|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \divisorClk|Add0~22 (
// Equation(s):
// \divisorClk|Add0~22_combout  = (\divisorClk|counter [11] & (!\divisorClk|Add0~21 )) # (!\divisorClk|counter [11] & ((\divisorClk|Add0~21 ) # (GND)))
// \divisorClk|Add0~23  = CARRY((!\divisorClk|Add0~21 ) # (!\divisorClk|counter [11]))

	.dataa(gnd),
	.datab(\divisorClk|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~21 ),
	.combout(\divisorClk|Add0~22_combout ),
	.cout(\divisorClk|Add0~23 ));
// synopsys translate_off
defparam \divisorClk|Add0~22 .lut_mask = 16'h3C3F;
defparam \divisorClk|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \divisorClk|next_counter[11]~10 (
// Equation(s):
// \divisorClk|next_counter[11]~10_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~22_combout  & ((\divisorClk|Equal0~7_combout ) # (\divisorClk|Equal0~5_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|Add0~22_combout ),
	.datac(\divisorClk|Equal0~7_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[11]~10 .lut_mask = 16'h4440;
defparam \divisorClk|next_counter[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \divisorClk|counter[11] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[11] .is_wysiwyg = "true";
defparam \divisorClk|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \divisorClk|Add0~24 (
// Equation(s):
// \divisorClk|Add0~24_combout  = (\divisorClk|counter [12] & (\divisorClk|Add0~23  $ (GND))) # (!\divisorClk|counter [12] & (!\divisorClk|Add0~23  & VCC))
// \divisorClk|Add0~25  = CARRY((\divisorClk|counter [12] & !\divisorClk|Add0~23 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~23 ),
	.combout(\divisorClk|Add0~24_combout ),
	.cout(\divisorClk|Add0~25 ));
// synopsys translate_off
defparam \divisorClk|Add0~24 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \divisorClk|next_counter[12]~9 (
// Equation(s):
// \divisorClk|next_counter[12]~9_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~24_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Equal0~5_combout ),
	.datad(\divisorClk|Add0~24_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[12]~9 .lut_mask = 16'h5100;
defparam \divisorClk|next_counter[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \divisorClk|counter[12] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[12]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[12] .is_wysiwyg = "true";
defparam \divisorClk|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \divisorClk|Add0~26 (
// Equation(s):
// \divisorClk|Add0~26_combout  = (\divisorClk|counter [13] & (!\divisorClk|Add0~25 )) # (!\divisorClk|counter [13] & ((\divisorClk|Add0~25 ) # (GND)))
// \divisorClk|Add0~27  = CARRY((!\divisorClk|Add0~25 ) # (!\divisorClk|counter [13]))

	.dataa(\divisorClk|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~25 ),
	.combout(\divisorClk|Add0~26_combout ),
	.cout(\divisorClk|Add0~27 ));
// synopsys translate_off
defparam \divisorClk|Add0~26 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \divisorClk|next_counter[13]~8 (
// Equation(s):
// \divisorClk|next_counter[13]~8_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~26_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~26_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[13]~8 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \divisorClk|counter[13] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[13]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[13] .is_wysiwyg = "true";
defparam \divisorClk|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \divisorClk|Add0~28 (
// Equation(s):
// \divisorClk|Add0~28_combout  = (\divisorClk|counter [14] & (\divisorClk|Add0~27  $ (GND))) # (!\divisorClk|counter [14] & (!\divisorClk|Add0~27  & VCC))
// \divisorClk|Add0~29  = CARRY((\divisorClk|counter [14] & !\divisorClk|Add0~27 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~27 ),
	.combout(\divisorClk|Add0~28_combout ),
	.cout(\divisorClk|Add0~29 ));
// synopsys translate_off
defparam \divisorClk|Add0~28 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \divisorClk|Add0~30 (
// Equation(s):
// \divisorClk|Add0~30_combout  = (\divisorClk|counter [15] & (!\divisorClk|Add0~29 )) # (!\divisorClk|counter [15] & ((\divisorClk|Add0~29 ) # (GND)))
// \divisorClk|Add0~31  = CARRY((!\divisorClk|Add0~29 ) # (!\divisorClk|counter [15]))

	.dataa(gnd),
	.datab(\divisorClk|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~29 ),
	.combout(\divisorClk|Add0~30_combout ),
	.cout(\divisorClk|Add0~31 ));
// synopsys translate_off
defparam \divisorClk|Add0~30 .lut_mask = 16'h3C3F;
defparam \divisorClk|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \divisorClk|next_counter[15]~6 (
// Equation(s):
// \divisorClk|next_counter[15]~6_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~30_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~30_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[15]~6 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \divisorClk|counter[15] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[15] .is_wysiwyg = "true";
defparam \divisorClk|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \divisorClk|Add0~32 (
// Equation(s):
// \divisorClk|Add0~32_combout  = (\divisorClk|counter [16] & (\divisorClk|Add0~31  $ (GND))) # (!\divisorClk|counter [16] & (!\divisorClk|Add0~31  & VCC))
// \divisorClk|Add0~33  = CARRY((\divisorClk|counter [16] & !\divisorClk|Add0~31 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~31 ),
	.combout(\divisorClk|Add0~32_combout ),
	.cout(\divisorClk|Add0~33 ));
// synopsys translate_off
defparam \divisorClk|Add0~32 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \divisorClk|next_counter[16]~5 (
// Equation(s):
// \divisorClk|next_counter[16]~5_combout  = (\divisorClk|Add0~32_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Add0~32_combout ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[16]~5 .lut_mask = 16'h0A02;
defparam \divisorClk|next_counter[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \divisorClk|counter[16] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[16]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[16] .is_wysiwyg = "true";
defparam \divisorClk|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \divisorClk|Add0~34 (
// Equation(s):
// \divisorClk|Add0~34_combout  = (\divisorClk|counter [17] & (!\divisorClk|Add0~33 )) # (!\divisorClk|counter [17] & ((\divisorClk|Add0~33 ) # (GND)))
// \divisorClk|Add0~35  = CARRY((!\divisorClk|Add0~33 ) # (!\divisorClk|counter [17]))

	.dataa(gnd),
	.datab(\divisorClk|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~33 ),
	.combout(\divisorClk|Add0~34_combout ),
	.cout(\divisorClk|Add0~35 ));
// synopsys translate_off
defparam \divisorClk|Add0~34 .lut_mask = 16'h3C3F;
defparam \divisorClk|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \divisorClk|next_counter[17]~4 (
// Equation(s):
// \divisorClk|next_counter[17]~4_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~34_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~34_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[17]~4 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \divisorClk|counter[17] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[17]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[17] .is_wysiwyg = "true";
defparam \divisorClk|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \divisorClk|Add0~36 (
// Equation(s):
// \divisorClk|Add0~36_combout  = (\divisorClk|counter [18] & (\divisorClk|Add0~35  $ (GND))) # (!\divisorClk|counter [18] & (!\divisorClk|Add0~35  & VCC))
// \divisorClk|Add0~37  = CARRY((\divisorClk|counter [18] & !\divisorClk|Add0~35 ))

	.dataa(\divisorClk|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~35 ),
	.combout(\divisorClk|Add0~36_combout ),
	.cout(\divisorClk|Add0~37 ));
// synopsys translate_off
defparam \divisorClk|Add0~36 .lut_mask = 16'hA50A;
defparam \divisorClk|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \divisorClk|next_counter[18]~3 (
// Equation(s):
// \divisorClk|next_counter[18]~3_combout  = (\divisorClk|Add0~36_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~7_combout ) # (\divisorClk|Equal0~5_combout ))))

	.dataa(\divisorClk|Equal0~7_combout ),
	.datab(\divisorClk|Add0~36_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[18]~3 .lut_mask = 16'h0C08;
defparam \divisorClk|next_counter[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \divisorClk|counter[18] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[18]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[18] .is_wysiwyg = "true";
defparam \divisorClk|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \divisorClk|Add0~38 (
// Equation(s):
// \divisorClk|Add0~38_combout  = (\divisorClk|counter [19] & (!\divisorClk|Add0~37 )) # (!\divisorClk|counter [19] & ((\divisorClk|Add0~37 ) # (GND)))
// \divisorClk|Add0~39  = CARRY((!\divisorClk|Add0~37 ) # (!\divisorClk|counter [19]))

	.dataa(\divisorClk|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~37 ),
	.combout(\divisorClk|Add0~38_combout ),
	.cout(\divisorClk|Add0~39 ));
// synopsys translate_off
defparam \divisorClk|Add0~38 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \divisorClk|Equal0~6 (
// Equation(s):
// \divisorClk|Equal0~6_combout  = ((\divisorClk|Add0~32_combout ) # ((\divisorClk|Add0~36_combout ) # (!\divisorClk|Add0~34_combout ))) # (!\divisorClk|Add0~38_combout )

	.dataa(\divisorClk|Add0~38_combout ),
	.datab(\divisorClk|Add0~32_combout ),
	.datac(\divisorClk|Add0~34_combout ),
	.datad(\divisorClk|Add0~36_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~6 .lut_mask = 16'hFFDF;
defparam \divisorClk|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \divisorClk|next_counter[20]~0 (
// Equation(s):
// \divisorClk|next_counter[20]~0_combout  = (!\divisorClk|Equal0~0_combout  & (!\divisorClk|Add0~48_combout  & (\divisorClk|Add0~50_combout  & !\divisorClk|Equal0~6_combout )))

	.dataa(\divisorClk|Equal0~0_combout ),
	.datab(\divisorClk|Add0~48_combout ),
	.datac(\divisorClk|Add0~50_combout ),
	.datad(\divisorClk|Equal0~6_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[20]~0 .lut_mask = 16'h0010;
defparam \divisorClk|next_counter[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \divisorClk|next_counter[14]~7 (
// Equation(s):
// \divisorClk|next_counter[14]~7_combout  = (\divisorClk|Add0~28_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\divisorClk|Add0~28_combout ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[14]~7 .lut_mask = 16'h0A02;
defparam \divisorClk|next_counter[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \divisorClk|counter[14] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[14] .is_wysiwyg = "true";
defparam \divisorClk|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \divisorClk|Equal0~1 (
// Equation(s):
// \divisorClk|Equal0~1_combout  = (\divisorClk|Add0~6_combout ) # ((\divisorClk|Add0~4_combout ) # ((\divisorClk|Add0~2_combout ) # (\divisorClk|Add0~0_combout )))

	.dataa(\divisorClk|Add0~6_combout ),
	.datab(\divisorClk|Add0~4_combout ),
	.datac(\divisorClk|Add0~2_combout ),
	.datad(\divisorClk|Add0~0_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~1 .lut_mask = 16'hFFFE;
defparam \divisorClk|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \divisorClk|Equal0~2 (
// Equation(s):
// \divisorClk|Equal0~2_combout  = (\divisorClk|Add0~10_combout ) # ((\divisorClk|Equal0~1_combout ) # ((\divisorClk|Add0~8_combout ) # (\divisorClk|Add0~12_combout )))

	.dataa(\divisorClk|Add0~10_combout ),
	.datab(\divisorClk|Equal0~1_combout ),
	.datac(\divisorClk|Add0~8_combout ),
	.datad(\divisorClk|Add0~12_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~2 .lut_mask = 16'hFFFE;
defparam \divisorClk|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \divisorClk|Equal0~3 (
// Equation(s):
// \divisorClk|Equal0~3_combout  = (\divisorClk|Add0~18_combout ) # ((\divisorClk|Equal0~2_combout ) # ((\divisorClk|Add0~16_combout ) # (!\divisorClk|Add0~14_combout )))

	.dataa(\divisorClk|Add0~18_combout ),
	.datab(\divisorClk|Equal0~2_combout ),
	.datac(\divisorClk|Add0~16_combout ),
	.datad(\divisorClk|Add0~14_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~3 .lut_mask = 16'hFEFF;
defparam \divisorClk|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \divisorClk|Equal0~4 (
// Equation(s):
// \divisorClk|Equal0~4_combout  = ((\divisorClk|Add0~20_combout ) # ((\divisorClk|Add0~22_combout ) # (\divisorClk|Equal0~3_combout ))) # (!\divisorClk|Add0~24_combout )

	.dataa(\divisorClk|Add0~24_combout ),
	.datab(\divisorClk|Add0~20_combout ),
	.datac(\divisorClk|Add0~22_combout ),
	.datad(\divisorClk|Equal0~3_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~4 .lut_mask = 16'hFFFD;
defparam \divisorClk|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \divisorClk|Equal0~5 (
// Equation(s):
// \divisorClk|Equal0~5_combout  = (((\divisorClk|Equal0~4_combout ) # (!\divisorClk|Add0~26_combout )) # (!\divisorClk|Add0~30_combout )) # (!\divisorClk|Add0~28_combout )

	.dataa(\divisorClk|Add0~28_combout ),
	.datab(\divisorClk|Add0~30_combout ),
	.datac(\divisorClk|Add0~26_combout ),
	.datad(\divisorClk|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~5 .lut_mask = 16'hFF7F;
defparam \divisorClk|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \divisorClk|next_counter[22]~23 (
// Equation(s):
// \divisorClk|next_counter[22]~23_combout  = (\divisorClk|Add0~44_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~7_combout ) # (\divisorClk|Equal0~5_combout ))))

	.dataa(\divisorClk|Equal0~7_combout ),
	.datab(\divisorClk|Add0~44_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[22]~23 .lut_mask = 16'h0C08;
defparam \divisorClk|next_counter[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \divisorClk|counter[22] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[22]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[22] .is_wysiwyg = "true";
defparam \divisorClk|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \divisorClk|Add0~40 (
// Equation(s):
// \divisorClk|Add0~40_combout  = (\divisorClk|counter [20] & (\divisorClk|Add0~39  $ (GND))) # (!\divisorClk|counter [20] & (!\divisorClk|Add0~39  & VCC))
// \divisorClk|Add0~41  = CARRY((\divisorClk|counter [20] & !\divisorClk|Add0~39 ))

	.dataa(\divisorClk|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~39 ),
	.combout(\divisorClk|Add0~40_combout ),
	.cout(\divisorClk|Add0~41 ));
// synopsys translate_off
defparam \divisorClk|Add0~40 .lut_mask = 16'hA50A;
defparam \divisorClk|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \divisorClk|next_counter[20]~1 (
// Equation(s):
// \divisorClk|next_counter[20]~1_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~40_combout  & ((\divisorClk|Equal0~5_combout ) # (!\divisorClk|next_counter[20]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|next_counter[20]~0_combout ),
	.datac(\divisorClk|Add0~40_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[20]~1 .lut_mask = 16'h5010;
defparam \divisorClk|next_counter[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \divisorClk|counter[20] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[20]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[20] .is_wysiwyg = "true";
defparam \divisorClk|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \divisorClk|Add0~42 (
// Equation(s):
// \divisorClk|Add0~42_combout  = (\divisorClk|counter [21] & (!\divisorClk|Add0~41 )) # (!\divisorClk|counter [21] & ((\divisorClk|Add0~41 ) # (GND)))
// \divisorClk|Add0~43  = CARRY((!\divisorClk|Add0~41 ) # (!\divisorClk|counter [21]))

	.dataa(\divisorClk|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~41 ),
	.combout(\divisorClk|Add0~42_combout ),
	.cout(\divisorClk|Add0~43 ));
// synopsys translate_off
defparam \divisorClk|Add0~42 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \divisorClk|next_counter[21]~22 (
// Equation(s):
// \divisorClk|next_counter[21]~22_combout  = (!\SW[0]~input_o  & (\divisorClk|Add0~42_combout  & ((\divisorClk|Equal0~7_combout ) # (\divisorClk|Equal0~5_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\divisorClk|Add0~42_combout ),
	.datac(\divisorClk|Equal0~7_combout ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[21]~22 .lut_mask = 16'h4440;
defparam \divisorClk|next_counter[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \divisorClk|counter[21] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[21]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[21] .is_wysiwyg = "true";
defparam \divisorClk|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \divisorClk|Add0~44 (
// Equation(s):
// \divisorClk|Add0~44_combout  = (\divisorClk|counter [22] & (\divisorClk|Add0~43  $ (GND))) # (!\divisorClk|counter [22] & (!\divisorClk|Add0~43  & VCC))
// \divisorClk|Add0~45  = CARRY((\divisorClk|counter [22] & !\divisorClk|Add0~43 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~43 ),
	.combout(\divisorClk|Add0~44_combout ),
	.cout(\divisorClk|Add0~45 ));
// synopsys translate_off
defparam \divisorClk|Add0~44 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \divisorClk|Add0~46 (
// Equation(s):
// \divisorClk|Add0~46_combout  = (\divisorClk|counter [23] & (!\divisorClk|Add0~45 )) # (!\divisorClk|counter [23] & ((\divisorClk|Add0~45 ) # (GND)))
// \divisorClk|Add0~47  = CARRY((!\divisorClk|Add0~45 ) # (!\divisorClk|counter [23]))

	.dataa(\divisorClk|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~45 ),
	.combout(\divisorClk|Add0~46_combout ),
	.cout(\divisorClk|Add0~47 ));
// synopsys translate_off
defparam \divisorClk|Add0~46 .lut_mask = 16'h5A5F;
defparam \divisorClk|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \divisorClk|Equal0~0 (
// Equation(s):
// \divisorClk|Equal0~0_combout  = (((!\divisorClk|Add0~42_combout ) # (!\divisorClk|Add0~40_combout )) # (!\divisorClk|Add0~46_combout )) # (!\divisorClk|Add0~44_combout )

	.dataa(\divisorClk|Add0~44_combout ),
	.datab(\divisorClk|Add0~46_combout ),
	.datac(\divisorClk|Add0~40_combout ),
	.datad(\divisorClk|Add0~42_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~0 .lut_mask = 16'h7FFF;
defparam \divisorClk|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \divisorClk|Equal0~7 (
// Equation(s):
// \divisorClk|Equal0~7_combout  = (\divisorClk|Equal0~0_combout ) # ((\divisorClk|Add0~48_combout ) # ((\divisorClk|Equal0~6_combout ) # (!\divisorClk|Add0~50_combout )))

	.dataa(\divisorClk|Equal0~0_combout ),
	.datab(\divisorClk|Add0~48_combout ),
	.datac(\divisorClk|Add0~50_combout ),
	.datad(\divisorClk|Equal0~6_combout ),
	.cin(gnd),
	.combout(\divisorClk|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Equal0~7 .lut_mask = 16'hFFEF;
defparam \divisorClk|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \divisorClk|next_counter[23]~24 (
// Equation(s):
// \divisorClk|next_counter[23]~24_combout  = (\divisorClk|Add0~46_combout  & (!\SW[0]~input_o  & ((\divisorClk|Equal0~7_combout ) # (\divisorClk|Equal0~5_combout ))))

	.dataa(\divisorClk|Equal0~7_combout ),
	.datab(\divisorClk|Add0~46_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\divisorClk|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[23]~24 .lut_mask = 16'h0C08;
defparam \divisorClk|next_counter[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \divisorClk|counter[23] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[23]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[23] .is_wysiwyg = "true";
defparam \divisorClk|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \divisorClk|Add0~48 (
// Equation(s):
// \divisorClk|Add0~48_combout  = (\divisorClk|counter [24] & (\divisorClk|Add0~47  $ (GND))) # (!\divisorClk|counter [24] & (!\divisorClk|Add0~47  & VCC))
// \divisorClk|Add0~49  = CARRY((\divisorClk|counter [24] & !\divisorClk|Add0~47 ))

	.dataa(gnd),
	.datab(\divisorClk|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisorClk|Add0~47 ),
	.combout(\divisorClk|Add0~48_combout ),
	.cout(\divisorClk|Add0~49 ));
// synopsys translate_off
defparam \divisorClk|Add0~48 .lut_mask = 16'hC30C;
defparam \divisorClk|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \divisorClk|next_counter[24]~25 (
// Equation(s):
// \divisorClk|next_counter[24]~25_combout  = (\divisorClk|Add0~48_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisorClk|Add0~48_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\divisorClk|next_counter[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_counter[24]~25 .lut_mask = 16'h00F0;
defparam \divisorClk|next_counter[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \divisorClk|counter[24] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\divisorClk|next_counter[24]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|counter[24] .is_wysiwyg = "true";
defparam \divisorClk|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \divisorClk|Add0~50 (
// Equation(s):
// \divisorClk|Add0~50_combout  = \divisorClk|Add0~49 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\divisorClk|Add0~49 ),
	.combout(\divisorClk|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|Add0~50 .lut_mask = 16'hF0F0;
defparam \divisorClk|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \divisorClk|next_ctrack~0 (
// Equation(s):
// \divisorClk|next_ctrack~0_combout  = (!\divisorClk|Add0~48_combout  & (!\divisorClk|Equal0~5_combout  & !\divisorClk|Equal0~6_combout ))

	.dataa(gnd),
	.datab(\divisorClk|Add0~48_combout ),
	.datac(\divisorClk|Equal0~5_combout ),
	.datad(\divisorClk|Equal0~6_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_ctrack~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_ctrack~0 .lut_mask = 16'h0003;
defparam \divisorClk|next_ctrack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \divisorClk|next_ctrack~1 (
// Equation(s):
// \divisorClk|next_ctrack~1_combout  = \divisorClk|clk_track~q  $ (((\divisorClk|Add0~50_combout  & (\divisorClk|next_ctrack~0_combout  & !\divisorClk|Equal0~0_combout ))))

	.dataa(\divisorClk|Add0~50_combout ),
	.datab(\divisorClk|next_ctrack~0_combout ),
	.datac(\divisorClk|clk_track~q ),
	.datad(\divisorClk|Equal0~0_combout ),
	.cin(gnd),
	.combout(\divisorClk|next_ctrack~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisorClk|next_ctrack~1 .lut_mask = 16'hF078;
defparam \divisorClk|next_ctrack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \divisorClk|clk_track (
	.clk(!\CLOCK_50~input_o ),
	.d(\divisorClk|next_ctrack~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorClk|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorClk|clk_track .is_wysiwyg = "true";
defparam \divisorClk|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \divisorClk|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\divisorClk|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\divisorClk|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \divisorClk|clk_track~clkctrl .clock_type = "global clock";
defparam \divisorClk|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6_combout  = \pipe|i_f|if_id|IF_ID_NewPCsaida [2] $ (VCC)
// \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7  = CARRY(\pipe|i_f|if_id|IF_ID_NewPCsaida [2])

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6_combout ),
	.cout(\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7 ));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6 .lut_mask = 16'h33CC;
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaNewPC~0 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaNewPC~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaNewPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~0 .lut_mask = 16'h00CC;
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaNewPC[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaNewPC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaNewPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[2] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder (
// Equation(s):
// \pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder_combout  = \pipe|i_d|id_ex_pipeline|saidaNewPC [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_d|id_ex_pipeline|saidaNewPC [2]),
	.cin(gnd),
	.combout(\pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder .lut_mask = 16'hFF00;
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \pipe|execute|ex_mem_pipeline|resultadoAdd[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoAdd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[2] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \pipe|i_f|IM1|Mux3~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux3~0_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6]))

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux3~0 .lut_mask = 16'h0030;
defparam \pipe|i_f|IM1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \pipe|i_f|IM1|Mux3~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux3~1_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (\pipe|i_f|IM1|Mux3~0_combout  & !\pipe|i_f|if_id|IF_ID_NewPCsaida [2]))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|IM1|Mux3~0_combout ),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux3~1 .lut_mask = 16'h0088;
defparam \pipe|i_f|IM1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \pipe|i_f|IM1|Mux5~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux5~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5]) # ((\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux5~0 .lut_mask = 16'hECEE;
defparam \pipe|i_f|IM1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \pipe|i_f|IM1|Mux5~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux5~1_combout  = (!\pipe|i_f|IM1|Mux5~0_combout  & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6])

	.dataa(\pipe|i_f|IM1|Mux5~0_combout ),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux5~1 .lut_mask = 16'h0505;
defparam \pipe|i_f|IM1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[26] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaBitsCtr~0 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaBitsCtr~0_combout  = (\pipe|hzrd|Hazard~combout  & (!\SW[0]~input_o  & (!\pipe|i_f|if_id|IF_ID_Instsaida [28] & \pipe|i_f|if_id|IF_ID_Instsaida [26])))

	.dataa(\pipe|hzrd|Hazard~combout ),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [28]),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [26]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~0 .lut_mask = 16'h0200;
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaBitsCtr[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[0] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \pipe|i_f|IM1|Mux9~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux9~0_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [5])))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux9~0 .lut_mask = 16'h0004;
defparam \pipe|i_f|IM1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \pipe|i_f|IM1|Mux14~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux14~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [3]) # ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4])))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & 
// ((\pipe|i_f|if_id|IF_ID_NewPCsaida [3]) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux14~0 .lut_mask = 16'hFA8C;
defparam \pipe|i_f|IM1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~10 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~10_combout  = (\pipe|i_f|IM1|Mux9~0_combout ) # ((!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux14~0_combout ))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datab(\pipe|i_f|IM1|Mux9~0_combout ),
	.datac(gnd),
	.datad(\pipe|i_f|IM1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~10 .lut_mask = 16'hDDCC;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~11 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~11_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida~10_combout ))) # (!\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida [17]))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida [17]),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|hzrd|Hazard~combout ),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida~10_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~11 .lut_mask = 16'h3202;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N3
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_f|if_id|IF_ID_Instsaida~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[17] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rtout~1 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rtout~1_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [17])

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [17]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rtout~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout~1 .lut_mask = 16'h5500;
defparam \pipe|i_d|id_ex_pipeline|rtout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N15
dffeas \pipe|i_d|id_ex_pipeline|rtout[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rtout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout[1] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rtout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \pipe|i_f|IM1|Mux15~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux15~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (((!\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [4])))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] $ 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [2] $ (\pipe|i_f|if_id|IF_ID_NewPCsaida [4]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux15~0 .lut_mask = 16'h0396;
defparam \pipe|i_f|IM1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N2
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~8 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~8_combout  = (\pipe|i_f|IM1|Mux15~0_combout  & (((!\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & \pipe|i_f|IM1|Mux9~0_combout )))) # (!\pipe|i_f|IM1|Mux15~0_combout  & (((!\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & 
// \pipe|i_f|IM1|Mux9~0_combout )) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6])))

	.dataa(\pipe|i_f|IM1|Mux15~0_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~8 .lut_mask = 16'h1F11;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~9 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~9_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida~8_combout ))) # (!\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida [16]))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida [16]),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|hzrd|Hazard~combout ),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida~8_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~9 .lut_mask = 16'h3202;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder_combout  = \pipe|i_f|if_id|IF_ID_Instsaida~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida~9_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N25
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[16] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rtout~0 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rtout~0_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [16])

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [16]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rtout~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout~0 .lut_mask = 16'h5500;
defparam \pipe|i_d|id_ex_pipeline|rtout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \pipe|i_d|id_ex_pipeline|rtout[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rtout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout[0] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rtout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \pipe|hzrd|Equal2~0 (
// Equation(s):
// \pipe|hzrd|Equal2~0_combout  = (\pipe|i_d|id_ex_pipeline|rtout [1] & (\pipe|i_f|if_id|IF_ID_Instsaida [17] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|i_f|if_id|IF_ID_Instsaida [16])))) # (!\pipe|i_d|id_ex_pipeline|rtout [1] & 
// (!\pipe|i_f|if_id|IF_ID_Instsaida [17] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|i_f|if_id|IF_ID_Instsaida [16]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [17]),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [16]),
	.cin(gnd),
	.combout(\pipe|hzrd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Equal2~0 .lut_mask = 16'h8421;
defparam \pipe|hzrd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \pipe|i_f|IM1|Mux13~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux13~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [2]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] $ ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux13~0 .lut_mask = 16'h141C;
defparam \pipe|i_f|IM1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~12 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~12_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datad(\pipe|i_f|IM1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~12 .lut_mask = 16'h0F00;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~13 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~13_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida~12_combout ))) # (!\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida [18]))))

	.dataa(\pipe|hzrd|Hazard~combout ),
	.datab(\pipe|i_f|if_id|IF_ID_Instsaida [18]),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida~12_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~13 .lut_mask = 16'h00E4;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder_combout  = \pipe|i_f|if_id|IF_ID_Instsaida~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[18] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rtout~2 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rtout~2_combout  = (\pipe|i_f|if_id|IF_ID_Instsaida [18] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [18]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rtout~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout~2 .lut_mask = 16'h00F0;
defparam \pipe|i_d|id_ex_pipeline|rtout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N27
dffeas \pipe|i_d|id_ex_pipeline|rtout[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rtout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout[2] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rtout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \pipe|hzrd|Equal2~1 (
// Equation(s):
// \pipe|hzrd|Equal2~1_combout  = (\pipe|i_d|id_ex_pipeline|rtout [4] & (\pipe|i_f|if_id|IF_ID_Instsaida [20] & (\pipe|i_f|if_id|IF_ID_Instsaida [18] $ (!\pipe|i_d|id_ex_pipeline|rtout [2])))) # (!\pipe|i_d|id_ex_pipeline|rtout [4] & 
// (!\pipe|i_f|if_id|IF_ID_Instsaida [20] & (\pipe|i_f|if_id|IF_ID_Instsaida [18] $ (!\pipe|i_d|id_ex_pipeline|rtout [2]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.datab(\pipe|i_f|if_id|IF_ID_Instsaida [18]),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [20]),
	.datad(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.cin(gnd),
	.combout(\pipe|hzrd|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Equal2~1 .lut_mask = 16'h8421;
defparam \pipe|hzrd|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \pipe|i_f|IM1|Mux27~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux27~0_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & \pipe|i_f|if_id|IF_ID_NewPCsaida [2])

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux27~0 .lut_mask = 16'h5500;
defparam \pipe|i_f|IM1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~4 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~4_combout  = (\pipe|i_f|IM1|Mux27~0_combout  & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6])))

	.dataa(\pipe|i_f|IM1|Mux27~0_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~4 .lut_mask = 16'h0020;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~5 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~5_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida~4_combout )) # (!\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida [23])))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida~4_combout ),
	.datab(\pipe|hzrd|Hazard~combout ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [23]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~5 .lut_mask = 16'h00B8;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N5
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[23] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \pipe|i_f|IM1|Mux6~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux6~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # (\pipe|i_f|if_id|IF_ID_NewPCsaida [2] $ (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5])))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & 
// (((\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux6~0 .lut_mask = 16'hFDA2;
defparam \pipe|i_f|IM1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~6 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~6_combout  = (\pipe|i_f|IM1|Mux9~0_combout ) # ((\pipe|i_f|IM1|Mux6~0_combout  & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6]))

	.dataa(\pipe|i_f|IM1|Mux6~0_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(gnd),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~6 .lut_mask = 16'hFF22;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~7 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~7_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida~6_combout )) # (!\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida [25])))))

	.dataa(\pipe|hzrd|Hazard~combout ),
	.datab(\pipe|i_f|if_id|IF_ID_Instsaida~6_combout ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [25]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~7 .lut_mask = 16'h00D8;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N29
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[25] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \pipe|hzrd|Equal1~1 (
// Equation(s):
// \pipe|hzrd|Equal1~1_combout  = (\pipe|i_f|if_id|IF_ID_Instsaida [23] & (\pipe|i_d|id_ex_pipeline|rtout [2] & (\pipe|i_d|id_ex_pipeline|rtout [4] $ (!\pipe|i_f|if_id|IF_ID_Instsaida [25])))) # (!\pipe|i_f|if_id|IF_ID_Instsaida [23] & 
// (!\pipe|i_d|id_ex_pipeline|rtout [2] & (\pipe|i_d|id_ex_pipeline|rtout [4] $ (!\pipe|i_f|if_id|IF_ID_Instsaida [25]))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida [23]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.datac(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [25]),
	.cin(gnd),
	.combout(\pipe|hzrd|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Equal1~1 .lut_mask = 16'h9009;
defparam \pipe|hzrd|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \pipe|i_f|IM1|Mux9~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux9~1_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # 
// (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (((\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux9~1 .lut_mask = 16'hFD22;
defparam \pipe|i_f|IM1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~2 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~2_combout  = (\pipe|i_f|IM1|Mux9~0_combout ) # ((!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux9~1_combout ))

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(\pipe|i_f|IM1|Mux9~1_combout ),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~2 .lut_mask = 16'hFF30;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~3 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~3_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida~2_combout )) # (!\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida [22])))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida~2_combout ),
	.datab(\pipe|hzrd|Hazard~combout ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [22]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~3 .lut_mask = 16'h00B8;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[22] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \pipe|i_f|IM1|Mux10~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux10~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & \pipe|i_f|if_id|IF_ID_NewPCsaida [2]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4])))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux10~0 .lut_mask = 16'h2404;
defparam \pipe|i_f|IM1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~0 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~0_combout  = (\pipe|i_f|IM1|Mux10~0_combout  & (((\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & \pipe|i_f|IM1|Mux9~0_combout )) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6]))) # (!\pipe|i_f|IM1|Mux10~0_combout  & 
// (((\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & \pipe|i_f|IM1|Mux9~0_combout ))))

	.dataa(\pipe|i_f|IM1|Mux10~0_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~0 .lut_mask = 16'hF222;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N10
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~1 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~1_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida~0_combout )) # (!\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida [21])))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida~0_combout ),
	.datab(\pipe|hzrd|Hazard~combout ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [21]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~1 .lut_mask = 16'h00B8;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N11
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[21] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \pipe|hzrd|Equal1~0 (
// Equation(s):
// \pipe|hzrd|Equal1~0_combout  = (\pipe|i_f|if_id|IF_ID_Instsaida [22] & (\pipe|i_d|id_ex_pipeline|rtout [1] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|i_f|if_id|IF_ID_Instsaida [21])))) # (!\pipe|i_f|if_id|IF_ID_Instsaida [22] & 
// (!\pipe|i_d|id_ex_pipeline|rtout [1] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|i_f|if_id|IF_ID_Instsaida [21]))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida [22]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.datac(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [21]),
	.cin(gnd),
	.combout(\pipe|hzrd|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Equal1~0 .lut_mask = 16'h8421;
defparam \pipe|hzrd|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \pipe|hzrd|Hazard~0 (
// Equation(s):
// \pipe|hzrd|Hazard~0_combout  = (\pipe|hzrd|Equal2~0_combout  & ((\pipe|hzrd|Equal2~1_combout ) # ((\pipe|hzrd|Equal1~1_combout  & \pipe|hzrd|Equal1~0_combout )))) # (!\pipe|hzrd|Equal2~0_combout  & (((\pipe|hzrd|Equal1~1_combout  & 
// \pipe|hzrd|Equal1~0_combout ))))

	.dataa(\pipe|hzrd|Equal2~0_combout ),
	.datab(\pipe|hzrd|Equal2~1_combout ),
	.datac(\pipe|hzrd|Equal1~1_combout ),
	.datad(\pipe|hzrd|Equal1~0_combout ),
	.cin(gnd),
	.combout(\pipe|hzrd|Hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Hazard~0 .lut_mask = 16'hF888;
defparam \pipe|hzrd|Hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout  = (\SW[0]~input_o ) # ((\pipe|hzrd|Equal0~0_combout ) # ((!\pipe|hzrd|Hazard~0_combout ) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0])))

	.dataa(\SW[0]~input_o ),
	.datab(\pipe|hzrd|Equal0~0_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|hzrd|Hazard~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5 .lut_mask = 16'hEFFF;
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[28] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaBitsCtr~2 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaBitsCtr~2_combout  = (\pipe|hzrd|Hazard~combout  & (!\SW[0]~input_o  & (\pipe|i_f|if_id|IF_ID_Instsaida [28] & !\pipe|i_f|if_id|IF_ID_Instsaida [26])))

	.dataa(\pipe|hzrd|Hazard~combout ),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [28]),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [26]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~2 .lut_mask = 16'h0020;
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \pipe|i_d|id_ex_pipeline|saidaBitsCtr[4] (
	.clk(\divisorClk|clk_track~q ),
	.d(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \pipe|execute|ex_mem_pipeline|saidaBitsCtr[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[4] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N13
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux24~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[7] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rsout~0 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rsout~0_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [22])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [22]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rsout~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout~0 .lut_mask = 16'h3300;
defparam \pipe|i_d|id_ex_pipeline|rsout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N11
dffeas \pipe|i_d|id_ex_pipeline|rsout[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rsout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rsout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout[1] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rsout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \pipe|i_f|IM1|Mux20~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux20~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] $ (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2])))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [2] $ (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux20~0 .lut_mask = 16'hF982;
defparam \pipe|i_f|IM1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \pipe|i_f|IM1|Mux20~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux20~1_combout  = (\pipe|i_f|IM1|Mux9~0_combout ) # ((\pipe|i_f|IM1|Mux20~0_combout  & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6]))

	.dataa(\pipe|i_f|IM1|Mux20~0_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(gnd),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux20~1 .lut_mask = 16'hFF22;
defparam \pipe|i_f|IM1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[11] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~4 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~4_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [11])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~4 .lut_mask = 16'h3030;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N15
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[11] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
cycloneive_lcell_comb \pipe|execute|mux5_1|Saida[0]~1 (
// Equation(s):
// \pipe|execute|mux5_1|Saida[0]~1_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & (\pipe|i_d|id_ex_pipeline|saidaExtensor [11])) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & ((\pipe|i_d|id_ex_pipeline|rtout [0])))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [11]),
	.datac(gnd),
	.datad(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.cin(gnd),
	.combout(\pipe|execute|mux5_1|Saida[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|mux5_1|Saida[0]~1 .lut_mask = 16'hDD88;
defparam \pipe|execute|mux5_1|Saida[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N17
dffeas \pipe|execute|ex_mem_pipeline|saidaMux5b[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|mux5_1|Saida[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaMux5b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[0] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \pipe|i_f|IM1|Mux19~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux19~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [2]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4])))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux19~0 .lut_mask = 16'h0424;
defparam \pipe|i_f|IM1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \pipe|i_f|IM1|Mux19~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux19~1_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux19~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datad(\pipe|i_f|IM1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux19~1 .lut_mask = 16'h0F00;
defparam \pipe|i_f|IM1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N5
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[12] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~3 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~3_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [12])

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~3 .lut_mask = 16'h5050;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N17
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[12] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \pipe|execute|mux5_1|Saida[1]~2 (
// Equation(s):
// \pipe|execute|mux5_1|Saida[1]~2_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [12]))) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & (\pipe|i_d|id_ex_pipeline|rtout [1]))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.datac(gnd),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [12]),
	.cin(gnd),
	.combout(\pipe|execute|mux5_1|Saida[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|mux5_1|Saida[1]~2 .lut_mask = 16'hEE22;
defparam \pipe|execute|mux5_1|Saida[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N23
dffeas \pipe|execute|ex_mem_pipeline|saidaMux5b[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|mux5_1|Saida[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaMux5b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[1] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rsout~1 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rsout~1_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [21])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [21]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rsout~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout~1 .lut_mask = 16'h3300;
defparam \pipe|i_d|id_ex_pipeline|rsout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \pipe|i_d|id_ex_pipeline|rsout[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rsout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rsout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout[0] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rsout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \pipe|fwrd|ForwardAE[1]~0 (
// Equation(s):
// \pipe|fwrd|ForwardAE[1]~0_combout  = (\pipe|i_d|id_ex_pipeline|rsout [1] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [1] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [0] $ (!\pipe|i_d|id_ex_pipeline|rsout [0])))) # (!\pipe|i_d|id_ex_pipeline|rsout [1] & 
// (!\pipe|execute|ex_mem_pipeline|saidaMux5b [1] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [0] $ (!\pipe|i_d|id_ex_pipeline|rsout [0]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rsout [1]),
	.datab(\pipe|execute|ex_mem_pipeline|saidaMux5b [0]),
	.datac(\pipe|execute|ex_mem_pipeline|saidaMux5b [1]),
	.datad(\pipe|i_d|id_ex_pipeline|rsout [0]),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardAE[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardAE[1]~0 .lut_mask = 16'h8421;
defparam \pipe|fwrd|ForwardAE[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rsout~3 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rsout~3_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [23])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rsout~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout~3 .lut_mask = 16'h3030;
defparam \pipe|i_d|id_ex_pipeline|rsout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N1
dffeas \pipe|i_d|id_ex_pipeline|rsout[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rsout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rsout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout[2] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rsout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rsout~2 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rsout~2_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [25]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rsout~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout~2 .lut_mask = 16'h0F00;
defparam \pipe|i_d|id_ex_pipeline|rsout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \pipe|i_d|id_ex_pipeline|rsout[4] (
	.clk(\divisorClk|clk_track~q ),
	.d(\pipe|i_d|id_ex_pipeline|rsout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rsout[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rsout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \pipe|fwrd|Equal0~0 (
// Equation(s):
// \pipe|fwrd|Equal0~0_combout  = (!\pipe|i_d|id_ex_pipeline|rsout [1] & (!\pipe|i_d|id_ex_pipeline|rsout [2] & (!\pipe|i_d|id_ex_pipeline|rsout [4] & !\pipe|i_d|id_ex_pipeline|rsout [0])))

	.dataa(\pipe|i_d|id_ex_pipeline|rsout [1]),
	.datab(\pipe|i_d|id_ex_pipeline|rsout [2]),
	.datac(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datad(\pipe|i_d|id_ex_pipeline|rsout [0]),
	.cin(gnd),
	.combout(\pipe|fwrd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|Equal0~0 .lut_mask = 16'h0001;
defparam \pipe|fwrd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \pipe|i_f|IM1|Mux16~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux16~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2])))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & 
// (((!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & \pipe|i_f|if_id|IF_ID_NewPCsaida [5]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux16~0 .lut_mask = 16'h05A2;
defparam \pipe|i_f|IM1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \pipe|i_f|IM1|Mux16~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux16~1_combout  = (\pipe|i_f|IM1|Mux16~0_combout  & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6])

	.dataa(\pipe|i_f|IM1|Mux16~0_combout ),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux16~1 .lut_mask = 16'h0A0A;
defparam \pipe|i_f|IM1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[15] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~0 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~0_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [15]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~0 .lut_mask = 16'h0F00;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N5
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[15] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \pipe|execute|mux5_1|Saida[4]~4 (
// Equation(s):
// \pipe|execute|mux5_1|Saida[4]~4_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]))) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & (\pipe|i_d|id_ex_pipeline|rtout [4]))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.datab(gnd),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.cin(gnd),
	.combout(\pipe|execute|mux5_1|Saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|mux5_1|Saida[4]~4 .lut_mask = 16'hF0AA;
defparam \pipe|execute|mux5_1|Saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \pipe|execute|ex_mem_pipeline|saidaMux5b[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|mux5_1|Saida[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaMux5b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[4] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \pipe|i_f|IM1|Mux18~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux18~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] $ (\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux18~0 .lut_mask = 16'h2026;
defparam \pipe|i_f|IM1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \pipe|i_f|IM1|Mux18~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux18~1_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux18~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datad(\pipe|i_f|IM1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux18~1 .lut_mask = 16'h0F00;
defparam \pipe|i_f|IM1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[13] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~2 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~2_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [13])

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [13]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~2 .lut_mask = 16'h5500;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[13] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \pipe|execute|mux5_1|Saida[2]~3 (
// Equation(s):
// \pipe|execute|mux5_1|Saida[2]~3_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & (\pipe|i_d|id_ex_pipeline|saidaExtensor [13])) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & ((\pipe|i_d|id_ex_pipeline|rtout [2])))

	.dataa(gnd),
	.datab(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [13]),
	.datad(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.cin(gnd),
	.combout(\pipe|execute|mux5_1|Saida[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|mux5_1|Saida[2]~3 .lut_mask = 16'hF3C0;
defparam \pipe|execute|mux5_1|Saida[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N15
dffeas \pipe|execute|ex_mem_pipeline|saidaMux5b[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|mux5_1|Saida[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaMux5b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[2] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \pipe|fwrd|ForwardAE[1]~1 (
// Equation(s):
// \pipe|fwrd|ForwardAE[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|saidaMux5b [4] & (\pipe|i_d|id_ex_pipeline|rsout [4] & (\pipe|i_d|id_ex_pipeline|rsout [2] $ (!\pipe|execute|ex_mem_pipeline|saidaMux5b [2])))) # 
// (!\pipe|execute|ex_mem_pipeline|saidaMux5b [4] & (!\pipe|i_d|id_ex_pipeline|rsout [4] & (\pipe|i_d|id_ex_pipeline|rsout [2] $ (!\pipe|execute|ex_mem_pipeline|saidaMux5b [2]))))

	.dataa(\pipe|execute|ex_mem_pipeline|saidaMux5b [4]),
	.datab(\pipe|i_d|id_ex_pipeline|rsout [2]),
	.datac(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datad(\pipe|execute|ex_mem_pipeline|saidaMux5b [2]),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardAE[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardAE[1]~1 .lut_mask = 16'h8421;
defparam \pipe|fwrd|ForwardAE[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \pipe|i_f|IM1|Mux17~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux17~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # ((\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & \pipe|i_f|if_id|IF_ID_NewPCsaida [2]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux17~0 .lut_mask = 16'hF800;
defparam \pipe|i_f|IM1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \pipe|i_f|IM1|Mux17~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux17~1_combout  = (\pipe|i_f|IM1|Mux9~0_combout ) # ((!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux17~0_combout ))

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(\pipe|i_f|IM1|Mux17~0_combout ),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux17~1 .lut_mask = 16'hFF30;
defparam \pipe|i_f|IM1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[14] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~1 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~1_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [14]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~1 .lut_mask = 16'h0F00;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[14] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \pipe|execute|mux5_1|Saida[3]~0 (
// Equation(s):
// \pipe|execute|mux5_1|Saida[3]~0_combout  = (\pipe|i_d|id_ex_pipeline|saidaExtensor [14] & \pipe|i_d|id_ex_pipeline|saidaBitsCtr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [14]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.cin(gnd),
	.combout(\pipe|execute|mux5_1|Saida[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|mux5_1|Saida[3]~0 .lut_mask = 16'hF000;
defparam \pipe|execute|mux5_1|Saida[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \pipe|execute|ex_mem_pipeline|saidaMux5b[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|mux5_1|Saida[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaMux5b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[3] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaMux5b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaBitsCtr~3 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaBitsCtr~3_combout  = (\pipe|hzrd|Hazard~combout  & (!\SW[0]~input_o  & !\pipe|i_f|if_id|IF_ID_Instsaida [28]))

	.dataa(\pipe|hzrd|Hazard~combout ),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~3 .lut_mask = 16'h0202;
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaBitsCtr[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[1] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \pipe|execute|ex_mem_pipeline|saidaBitsCtr[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [1]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[1] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \pipe|fwrd|ForwardBE[1]~0 (
// Equation(s):
// \pipe|fwrd|ForwardBE[1]~0_combout  = (!\pipe|execute|ex_mem_pipeline|saidaMux5b [3] & \pipe|execute|ex_mem_pipeline|saidaBitsCtr [1])

	.dataa(gnd),
	.datab(\pipe|execute|ex_mem_pipeline|saidaMux5b [3]),
	.datac(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardBE[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardBE[1]~0 .lut_mask = 16'h3030;
defparam \pipe|fwrd|ForwardBE[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \pipe|fwrd|ForwardAE[1]~2 (
// Equation(s):
// \pipe|fwrd|ForwardAE[1]~2_combout  = (\pipe|fwrd|ForwardAE[1]~0_combout  & (!\pipe|fwrd|Equal0~0_combout  & (\pipe|fwrd|ForwardAE[1]~1_combout  & \pipe|fwrd|ForwardBE[1]~0_combout )))

	.dataa(\pipe|fwrd|ForwardAE[1]~0_combout ),
	.datab(\pipe|fwrd|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~1_combout ),
	.datad(\pipe|fwrd|ForwardBE[1]~0_combout ),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardAE[1]~2 .lut_mask = 16'h2000;
defparam \pipe|fwrd|ForwardAE[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder (
// Equation(s):
// \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder_combout  = \pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.cin(gnd),
	.combout(\pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder .lut_mask = 16'hFF00;
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N3
dffeas \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder_combout  = \pipe|execute|ex_mem_pipeline|saidaBitsCtr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [0]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N15
dffeas \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N25
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[7] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \pipe|execute|alucontrol|Decoder1~0 (
// Equation(s):
// \pipe|execute|alucontrol|Decoder1~0_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & !\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|Decoder1~0 .lut_mask = 16'h00F0;
defparam \pipe|execute|alucontrol|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \pipe|i_f|IM1|Mux29~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux29~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [2]) # ((\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4]) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & 
// ((\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux29~0 .lut_mask = 16'hFDEE;
defparam \pipe|i_f|IM1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \pipe|i_f|IM1|Mux29~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux29~1_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & !\pipe|i_f|IM1|Mux29~0_combout )

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datab(gnd),
	.datac(\pipe|i_f|IM1|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux29~1 .lut_mask = 16'h0505;
defparam \pipe|i_f|IM1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[2] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~7 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~7_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [2])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~7 .lut_mask = 16'h3300;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[2] (
	.clk(\divisorClk|clk_track~q ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[2] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \pipe|i_f|IM1|Mux28~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux28~0_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida [3]) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2]))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & 
// ((\pipe|i_f|if_id|IF_ID_NewPCsaida [2])))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux28~0 .lut_mask = 16'h2330;
defparam \pipe|i_f|IM1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \pipe|i_f|IM1|Mux28~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux28~1_combout  = (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & \pipe|i_f|IM1|Mux28~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datad(\pipe|i_f|IM1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux28~1 .lut_mask = 16'h0F00;
defparam \pipe|i_f|IM1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[3] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~6 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~6_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [3])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [3]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~6 .lut_mask = 16'h3300;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[3] (
	.clk(\divisorClk|clk_track~q ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[3] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \pipe|i_f|IM1|Mux30~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux30~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & ((!\pipe|i_f|if_id|IF_ID_NewPCsaida [5])))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & 
// (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] $ (\pipe|i_f|if_id|IF_ID_NewPCsaida [2]))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux30~0 .lut_mask = 16'h06A0;
defparam \pipe|i_f|IM1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \pipe|i_f|IM1|Mux30~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux30~1_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & (((\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & \pipe|i_f|IM1|Mux9~0_combout )))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & ((\pipe|i_f|IM1|Mux30~0_combout ) # 
// ((\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & \pipe|i_f|IM1|Mux9~0_combout ))))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datab(\pipe|i_f|IM1|Mux30~0_combout ),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datad(\pipe|i_f|IM1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux30~1 .lut_mask = 16'hF444;
defparam \pipe|i_f|IM1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N5
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[1] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~8 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~8_combout  = (\pipe|i_f|if_id|IF_ID_Instsaida [1] & !\SW[0]~input_o )

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida [1]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~8 .lut_mask = 16'h0A0A;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[1] (
	.clk(\divisorClk|clk_track~q ),
	.d(gnd),
	.asdata(\pipe|i_d|id_ex_pipeline|saidaExtensor~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[1] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \pipe|i_f|IM1|Mux27~1 (
// Equation(s):
// \pipe|i_f|IM1|Mux27~1_combout  = (\pipe|i_f|IM1|Mux27~0_combout  & (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [6])))

	.dataa(\pipe|i_f|IM1|Mux27~0_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux27~1 .lut_mask = 16'h0008;
defparam \pipe|i_f|IM1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|IM1|Mux27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[4] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaExtensor~5 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaExtensor~5_combout  = (!\SW[0]~input_o  & \pipe|i_f|if_id|IF_ID_Instsaida [4])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaExtensor~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~5 .lut_mask = 16'h3030;
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \pipe|i_d|id_ex_pipeline|saidaExtensor[4] (
	.clk(\divisorClk|clk_track~q ),
	.d(\pipe|i_d|id_ex_pipeline|saidaExtensor~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaExtensor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaExtensor[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \pipe|execute|alucontrol|Decoder0~0 (
// Equation(s):
// \pipe|execute|alucontrol|Decoder0~0_combout  = (!\pipe|i_d|id_ex_pipeline|saidaExtensor [3] & (\pipe|i_d|id_ex_pipeline|rsout [4] & (!\pipe|i_d|id_ex_pipeline|saidaExtensor [1] & !\pipe|i_d|id_ex_pipeline|saidaExtensor [4])))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [3]),
	.datab(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [1]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [4]),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|Decoder0~0 .lut_mask = 16'h0004;
defparam \pipe|execute|alucontrol|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \pipe|execute|alucontrol|Decoder0~1 (
// Equation(s):
// \pipe|execute|alucontrol|Decoder0~1_combout  = (\pipe|i_d|id_ex_pipeline|saidaExtensor [2] & \pipe|execute|alucontrol|Decoder0~0_combout )

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|alucontrol|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|Decoder0~1 .lut_mask = 16'hAA00;
defparam \pipe|execute|alucontrol|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \pipe|execute|alucontrol|WideOr1~0 (
// Equation(s):
// \pipe|execute|alucontrol|WideOr1~0_combout  = (\pipe|i_d|id_ex_pipeline|saidaExtensor [4]) # ((\pipe|i_d|id_ex_pipeline|saidaExtensor [1] & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [2]))) # (!\pipe|i_d|id_ex_pipeline|saidaExtensor [1] & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [3])))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [4]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [3]),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [1]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [2]),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|WideOr1~0 .lut_mask = 16'hFEAE;
defparam \pipe|execute|alucontrol|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \pipe|execute|alucontrol|WideOr1~1 (
// Equation(s):
// \pipe|execute|alucontrol|WideOr1~1_combout  = (\pipe|i_d|id_ex_pipeline|rsout [4] & !\pipe|execute|alucontrol|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datad(\pipe|execute|alucontrol|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|WideOr1~1 .lut_mask = 16'h00F0;
defparam \pipe|execute|alucontrol|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \pipe|execute|alucontrol|WideOr1~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pipe|execute|alucontrol|WideOr1~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ));
// synopsys translate_off
defparam \pipe|execute|alucontrol|WideOr1~1clkctrl .clock_type = "global clock";
defparam \pipe|execute|alucontrol|WideOr1~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \pipe|execute|alucontrol|ALUctrl[1] (
// Equation(s):
// \pipe|execute|alucontrol|ALUctrl [1] = ((GLOBAL(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ) & ((!\pipe|execute|alucontrol|Decoder0~1_combout ))) # (!GLOBAL(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ) & (\pipe|execute|alucontrol|ALUctrl 
// [1]))) # (!\pipe|execute|alucontrol|Decoder1~0_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [1]),
	.datab(\pipe|execute|alucontrol|Decoder1~0_combout ),
	.datac(\pipe|execute|alucontrol|Decoder0~1_combout ),
	.datad(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|ALUctrl [1]),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|ALUctrl[1] .lut_mask = 16'h3FBB;
defparam \pipe|execute|alucontrol|ALUctrl[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \pipe|execute|alucontrol|WideOr4~0 (
// Equation(s):
// \pipe|execute|alucontrol|WideOr4~0_combout  = (\pipe|i_d|id_ex_pipeline|saidaExtensor [3]) # ((\pipe|i_d|id_ex_pipeline|saidaExtensor [4]) # ((\pipe|i_d|id_ex_pipeline|saidaExtensor [2] & \pipe|i_d|id_ex_pipeline|saidaExtensor [1])))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [2]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [3]),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [1]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [4]),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|WideOr4~0 .lut_mask = 16'hFFEC;
defparam \pipe|execute|alucontrol|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \pipe|execute|alucontrol|WideOr4~1 (
// Equation(s):
// \pipe|execute|alucontrol|WideOr4~1_combout  = (\pipe|execute|alucontrol|WideOr4~0_combout ) # (!\pipe|i_d|id_ex_pipeline|rsout [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datad(\pipe|execute|alucontrol|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|WideOr4~1 .lut_mask = 16'hFF0F;
defparam \pipe|execute|alucontrol|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \pipe|execute|alucontrol|ALUctrl[0] (
// Equation(s):
// \pipe|execute|alucontrol|ALUctrl [0] = (\pipe|execute|alucontrol|Decoder1~0_combout  & ((GLOBAL(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ) & (\pipe|execute|alucontrol|WideOr4~1_combout )) # (!GLOBAL(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk 
// ) & ((\pipe|execute|alucontrol|ALUctrl [0])))))

	.dataa(\pipe|execute|alucontrol|WideOr4~1_combout ),
	.datab(\pipe|execute|alucontrol|Decoder1~0_combout ),
	.datac(\pipe|execute|alucontrol|WideOr1~1clkctrl_outclk ),
	.datad(\pipe|execute|alucontrol|ALUctrl [0]),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|ALUctrl [0]),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|ALUctrl[0] .lut_mask = 16'h8C80;
defparam \pipe|execute|alucontrol|ALUctrl[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \pipe|execute|alu1|Mux30~0 (
// Equation(s):
// \pipe|execute|alu1|Mux30~0_combout  = (\pipe|execute|alucontrol|ALUctrl [1] & !\pipe|execute|alucontrol|ALUctrl [0])

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [1]),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux30~0 .lut_mask = 16'h0C0C;
defparam \pipe|execute|alu1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \pipe|execute|alu1|Mux31~0 (
// Equation(s):
// \pipe|execute|alu1|Mux31~0_combout  = (!\pipe|execute|alucontrol|ALUctrl [1] & !\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [1]),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux31~0 .lut_mask = 16'h0303;
defparam \pipe|execute|alu1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N27
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[4] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N7
dffeas \pipe|memory|mem_wb_pipeline|saidaEReg[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|saidaMux5b [1]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaEReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[1] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaEReg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \pipe|memory|mem_wb_pipeline|saidaEReg[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|saidaMux5b [0]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaEReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[0] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder_combout  = \pipe|memory|mem_wb_pipeline|saidaEReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaEReg [0]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_f|if_id|IF_ID_Instsaida~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_f|if_id|IF_ID_Instsaida~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~0 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~0_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [3] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [4] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [1] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [2])))) # 
// (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [3] & (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [4] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [1] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [2]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [3]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [1]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [2]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~0 .lut_mask = 16'h8241;
defparam \pipe|i_d|reg1|memoriaRegs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N15
dffeas \pipe|memory|mem_wb_pipeline|saidaEReg[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|saidaMux5b [4]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaEReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[4] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[9] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaEReg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \pipe|memory|mem_wb_pipeline|saidaEReg[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|saidaMux5b [2]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaEReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[2] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder_combout  = \pipe|memory|mem_wb_pipeline|saidaEReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaEReg [2]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N1
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_f|if_id|IF_ID_Instsaida~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder_combout  = \pipe|i_f|if_id|IF_ID_Instsaida~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida~7_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~1 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~1_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [9] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [10] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [5] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [6])))) # 
// (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [9] & (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [10] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [5] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [6]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [9]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [5]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [6]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~1 .lut_mask = 16'h8241;
defparam \pipe|i_d|reg1|memoriaRegs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N13
dffeas \pipe|memory|mem_wb_pipeline|saidaEReg[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|saidaMux5b [3]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaEReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[3] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaEReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaEReg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N3
dffeas \pipe|memory|mem_wb_pipeline|saidaBitsCtr[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [1]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaBitsCtr[1] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaBitsCtr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~2 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~2_combout  = (\pipe|i_d|reg1|memoriaRegs~0_combout  & (\pipe|i_d|reg1|memoriaRegs~1_combout  & (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [7] & \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [0])))

	.dataa(\pipe|i_d|reg1|memoriaRegs~0_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs~1_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [7]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~2 .lut_mask = 16'h0800;
defparam \pipe|i_d|reg1|memoriaRegs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \pipe|fwrd|ForwardAE~4 (
// Equation(s):
// \pipe|fwrd|ForwardAE~4_combout  = (!\pipe|memory|mem_wb_pipeline|saidaEReg [3] & \pipe|memory|mem_wb_pipeline|saidaBitsCtr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaEReg [3]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [1]),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardAE~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardAE~4 .lut_mask = 16'h0F00;
defparam \pipe|fwrd|ForwardAE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~1 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~1_combout  = (\pipe|i_d|id_ex_pipeline|rtout [4] & (\pipe|memory|mem_wb_pipeline|saidaEReg [4] & (\pipe|i_d|id_ex_pipeline|rtout [2] $ (!\pipe|memory|mem_wb_pipeline|saidaEReg [2])))) # (!\pipe|i_d|id_ex_pipeline|rtout [4] & 
// (!\pipe|memory|mem_wb_pipeline|saidaEReg [4] & (\pipe|i_d|id_ex_pipeline|rtout [2] $ (!\pipe|memory|mem_wb_pipeline|saidaEReg [2]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaEReg [2]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaEReg [4]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~1 .lut_mask = 16'h8241;
defparam \pipe|execute|Mux32_2|Saida[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~0 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~0_combout  = (\pipe|i_d|id_ex_pipeline|rtout [1] & (\pipe|memory|mem_wb_pipeline|saidaEReg [1] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|memory|mem_wb_pipeline|saidaEReg [0])))) # (!\pipe|i_d|id_ex_pipeline|rtout [1] & 
// (!\pipe|memory|mem_wb_pipeline|saidaEReg [1] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|memory|mem_wb_pipeline|saidaEReg [0]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaEReg [1]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaEReg [0]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~0 .lut_mask = 16'h8421;
defparam \pipe|execute|Mux32_2|Saida[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~2 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~2_combout  = (\pipe|fwrd|ForwardAE~4_combout  & (!\pipe|hzrd|Equal0~0_combout  & (\pipe|execute|Mux32_2|Saida[2]~1_combout  & \pipe|execute|Mux32_2|Saida[2]~0_combout )))

	.dataa(\pipe|fwrd|ForwardAE~4_combout ),
	.datab(\pipe|hzrd|Equal0~0_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~1_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[2]~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~2 .lut_mask = 16'h2000;
defparam \pipe|execute|Mux32_2|Saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \pipe|fwrd|ForwardBE[1]~2 (
// Equation(s):
// \pipe|fwrd|ForwardBE[1]~2_combout  = (\pipe|i_d|id_ex_pipeline|rtout [4] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [4] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [2] $ (!\pipe|i_d|id_ex_pipeline|rtout [2])))) # (!\pipe|i_d|id_ex_pipeline|rtout [4] & 
// (!\pipe|execute|ex_mem_pipeline|saidaMux5b [4] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [2] $ (!\pipe|i_d|id_ex_pipeline|rtout [2]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.datab(\pipe|execute|ex_mem_pipeline|saidaMux5b [4]),
	.datac(\pipe|execute|ex_mem_pipeline|saidaMux5b [2]),
	.datad(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardBE[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardBE[1]~2 .lut_mask = 16'h9009;
defparam \pipe|fwrd|ForwardBE[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \pipe|fwrd|ForwardBE[1]~1 (
// Equation(s):
// \pipe|fwrd|ForwardBE[1]~1_combout  = (\pipe|i_d|id_ex_pipeline|rtout [1] & (\pipe|execute|ex_mem_pipeline|saidaMux5b [1] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|execute|ex_mem_pipeline|saidaMux5b [0])))) # (!\pipe|i_d|id_ex_pipeline|rtout [1] & 
// (!\pipe|execute|ex_mem_pipeline|saidaMux5b [1] & (\pipe|i_d|id_ex_pipeline|rtout [0] $ (!\pipe|execute|ex_mem_pipeline|saidaMux5b [0]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.datac(\pipe|execute|ex_mem_pipeline|saidaMux5b [1]),
	.datad(\pipe|execute|ex_mem_pipeline|saidaMux5b [0]),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardBE[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardBE[1]~1 .lut_mask = 16'h8421;
defparam \pipe|fwrd|ForwardBE[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \pipe|fwrd|ForwardBE[1]~3 (
// Equation(s):
// \pipe|fwrd|ForwardBE[1]~3_combout  = (\pipe|fwrd|ForwardBE[1]~0_combout  & (\pipe|fwrd|ForwardBE[1]~2_combout  & (\pipe|fwrd|ForwardBE[1]~1_combout  & !\pipe|hzrd|Equal0~0_combout )))

	.dataa(\pipe|fwrd|ForwardBE[1]~0_combout ),
	.datab(\pipe|fwrd|ForwardBE[1]~2_combout ),
	.datac(\pipe|fwrd|ForwardBE[1]~1_combout ),
	.datad(\pipe|hzrd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardBE[1]~3 .lut_mask = 16'h0080;
defparam \pipe|fwrd|ForwardBE[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~6 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~6_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]) # ((\pipe|execute|Mux32_2|Saida[2]~2_combout  & !\pipe|fwrd|ForwardBE[1]~3_combout ))

	.dataa(gnd),
	.datab(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datad(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~6 .lut_mask = 16'hCCFC;
defparam \pipe|execute|Mux32_2|Saida[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N31
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[5] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N21
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[8] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[8] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[8]~24 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[8]~24_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [8])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [8]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[8]~24 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \pipe|fwrd|ForwardAE~3 (
// Equation(s):
// \pipe|fwrd|ForwardAE~3_combout  = (\pipe|i_d|id_ex_pipeline|rsout [1] & (\pipe|memory|mem_wb_pipeline|saidaEReg [1] & (\pipe|memory|mem_wb_pipeline|saidaEReg [0] $ (!\pipe|i_d|id_ex_pipeline|rsout [0])))) # (!\pipe|i_d|id_ex_pipeline|rsout [1] & 
// (!\pipe|memory|mem_wb_pipeline|saidaEReg [1] & (\pipe|memory|mem_wb_pipeline|saidaEReg [0] $ (!\pipe|i_d|id_ex_pipeline|rsout [0]))))

	.dataa(\pipe|i_d|id_ex_pipeline|rsout [1]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaEReg [1]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaEReg [0]),
	.datad(\pipe|i_d|id_ex_pipeline|rsout [0]),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardAE~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardAE~3 .lut_mask = 16'h9009;
defparam \pipe|fwrd|ForwardAE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \pipe|fwrd|Equal2~0 (
// Equation(s):
// \pipe|fwrd|Equal2~0_combout  = \pipe|memory|mem_wb_pipeline|saidaEReg [2] $ (\pipe|i_d|id_ex_pipeline|rsout [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaEReg [2]),
	.datad(\pipe|i_d|id_ex_pipeline|rsout [2]),
	.cin(gnd),
	.combout(\pipe|fwrd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|Equal2~0 .lut_mask = 16'h0FF0;
defparam \pipe|fwrd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \pipe|fwrd|ForwardAE~5 (
// Equation(s):
// \pipe|fwrd|ForwardAE~5_combout  = (!\pipe|fwrd|Equal2~0_combout  & (\pipe|fwrd|ForwardAE~4_combout  & (\pipe|i_d|id_ex_pipeline|rsout [4] $ (!\pipe|memory|mem_wb_pipeline|saidaEReg [4]))))

	.dataa(\pipe|fwrd|Equal2~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaEReg [4]),
	.datad(\pipe|fwrd|ForwardAE~4_combout ),
	.cin(gnd),
	.combout(\pipe|fwrd|ForwardAE~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|fwrd|ForwardAE~5 .lut_mask = 16'h4100;
defparam \pipe|fwrd|ForwardAE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|Equal0~0 (
// Equation(s):
// \pipe|execute|Mux32_3inA|Equal0~0_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout ) # ((\pipe|fwrd|ForwardAE~3_combout  & (\pipe|fwrd|ForwardAE~5_combout  & !\pipe|fwrd|Equal0~0_combout )))

	.dataa(\pipe|fwrd|ForwardAE~3_combout ),
	.datab(\pipe|fwrd|ForwardAE~5_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|fwrd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|Equal0~0 .lut_mask = 16'hF0F8;
defparam \pipe|execute|Mux32_3inA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N9
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[9] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[9] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N2
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[9]~23 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[9]~23_combout  = (\pipe|memory|mem_wb_pipeline|saidaResUla [9] & !\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaResUla [9]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[9]~23 .lut_mask = 16'h0C0C;
defparam \pipe|writeback|muxwb|Saida[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder_combout  = \pipe|writeback|muxwb|Saida[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[9]~23_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N4
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N5
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[1] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\divisorClk|clk_track~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SW[0]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\pipe|execute|ex_mem_pipeline|resultadoUla [9],\pipe|execute|ex_mem_pipeline|resultadoUla [8],\pipe|execute|ex_mem_pipeline|resultadoUla [7],\pipe|execute|ex_mem_pipeline|resultadoUla [6],\pipe|execute|ex_mem_pipeline|resultadoUla [5],
\pipe|execute|ex_mem_pipeline|resultadoUla [4],\pipe|execute|ex_mem_pipeline|resultadoUla [3],\pipe|execute|ex_mem_pipeline|resultadoUla [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .init_file = "MIPScomPipeline.MIPScomPipeline0.rtl.mif";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Pipeline:pipe|MEM:memory|memdados:datamem|altsyncram:Mux27_rtl_0|altsyncram_0321:auto_generated|ALTSYNCRAM";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 6;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C0002000F40034000740014000A4002000024002E00098000E00018002A00088000A00008002C00090000C000100028000800008;
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N22
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[1]~31 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[1]~31_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a5 ))) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|mem_wb_pipeline|saidaResUla 
// [1]))

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaResUla [1]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[1]~31 .lut_mask = 16'hFC0C;
defparam \pipe|writeback|muxwb|Saida[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~5 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~5_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|execute|Mux32_2|Saida[2]~2_combout ) # (\pipe|fwrd|ForwardBE[1]~3_combout )))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~5 .lut_mask = 16'h0F0C;
defparam \pipe|execute|Mux32_2|Saida[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[35] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N15
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder_combout  = \pipe|writeback|muxwb|Saida[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder_combout  = \pipe|writeback|muxwb|Saida[15]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[15]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaEReg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder_combout  = \pipe|memory|mem_wb_pipeline|saidaEReg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaEReg [0]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~4 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~4_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [2] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [1] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [4] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [3])))) # 
// (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [2] & (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [1] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [4] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [3]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [2]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [4]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [3]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [1]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~4 .lut_mask = 16'h8241;
defparam \pipe|i_d|reg1|memoriaRegs~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaEReg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder_combout  = \pipe|memory|mem_wb_pipeline|saidaEReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaEReg [2]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[9] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|memory|mem_wb_pipeline|saidaEReg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[10] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_Instsaida~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~5 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~5_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [6] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [5] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [9] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [10])))) # 
// (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [6] & (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [5] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [9] $ (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [10]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [6]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [5]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [9]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~5 .lut_mask = 16'h9009;
defparam \pipe|i_d|reg1|memoriaRegs~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~6 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~6_combout  = (\pipe|i_d|reg1|memoriaRegs~4_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [0] & (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [7] & \pipe|i_d|reg1|memoriaRegs~5_combout )))

	.dataa(\pipe|i_d|reg1|memoriaRegs~4_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [0]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [7]),
	.datad(\pipe|i_d|reg1|memoriaRegs~5_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~6 .lut_mask = 16'h0800;
defparam \pipe|i_d|reg1|memoriaRegs~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y31_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[49] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[53] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N1
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[55] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder_combout  = \pipe|writeback|muxwb|Saida[26]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[26]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[65] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N1
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[69] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder_combout  = \pipe|writeback|muxwb|Saida[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[31]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\divisorClk|clk_track~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\pipe|writeback|muxwb|Saida[31]~1_combout ,\pipe|writeback|muxwb|Saida[30]~2_combout ,\pipe|writeback|muxwb|Saida[29]~3_combout ,\pipe|writeback|muxwb|Saida[28]~4_combout ,\pipe|writeback|muxwb|Saida[27]~5_combout ,
\pipe|writeback|muxwb|Saida[26]~6_combout ,\pipe|writeback|muxwb|Saida[25]~7_combout ,\pipe|writeback|muxwb|Saida[24]~8_combout ,\pipe|writeback|muxwb|Saida[23]~9_combout ,\pipe|writeback|muxwb|Saida[22]~10_combout ,\pipe|writeback|muxwb|Saida[21]~11_combout ,
\pipe|writeback|muxwb|Saida[20]~12_combout ,\pipe|writeback|muxwb|Saida[19]~13_combout ,\pipe|writeback|muxwb|Saida[18]~14_combout ,\pipe|writeback|muxwb|Saida[17]~15_combout ,\pipe|writeback|muxwb|Saida[16]~16_combout ,
\pipe|writeback|muxwb|Saida[15]~17_combout ,\pipe|writeback|muxwb|Saida[14]~18_combout ,\pipe|writeback|muxwb|Saida[13]~19_combout ,\pipe|writeback|muxwb|Saida[12]~20_combout ,\pipe|writeback|muxwb|Saida[11]~21_combout ,
\pipe|writeback|muxwb|Saida[10]~22_combout ,\pipe|writeback|muxwb|Saida[9]~23_combout ,\pipe|writeback|muxwb|Saida[8]~24_combout ,\pipe|writeback|muxwb|Saida[7]~25_combout ,\pipe|writeback|muxwb|Saida[6]~26_combout ,\pipe|writeback|muxwb|Saida[5]~27_combout ,
\pipe|writeback|muxwb|Saida[4]~28_combout ,\pipe|writeback|muxwb|Saida[3]~29_combout ,\pipe|writeback|muxwb|Saida[2]~30_combout ,\pipe|writeback|muxwb|Saida[1]~31_combout ,\pipe|writeback|muxwb|Saida[0]~0_combout }),
	.portaaddr({\pipe|memory|mem_wb_pipeline|saidaEReg [4],\pipe|memory|mem_wb_pipeline|saidaEReg [3],\pipe|memory|mem_wb_pipeline|saidaEReg [2],\pipe|memory|mem_wb_pipeline|saidaEReg [1],\pipe|memory|mem_wb_pipeline|saidaEReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\pipe|i_f|if_id|IF_ID_Instsaida~7_combout ,\~GND~combout ,\pipe|i_f|if_id|IF_ID_Instsaida~5_combout ,\pipe|i_f|if_id|IF_ID_Instsaida~3_combout ,\pipe|i_f|if_id|IF_ID_Instsaida~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_0|altsyncram_crh1:auto_generated|ALTSYNCRAM";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~8 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~8_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [74] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [73])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a31 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [74] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [73]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [74]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [73]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~8 .lut_mask = 16'hCCE4;
defparam \pipe|i_d|reg1|memoriaRegs~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N9
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[31] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[31] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N24
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[31]~2 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[31]~2_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[31]~1_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [31])))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|writeback|muxwb|Saida[31]~1_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [31]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[31]~2 .lut_mask = 16'h5140;
defparam \pipe|execute|Mux32_3inA|saida[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N10
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[31]~3 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[31]~3_combout  = (\pipe|execute|Mux32_3inA|saida[31]~2_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [31] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[31]~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[31]~3 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[73] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\divisorClk|clk_track~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\pipe|writeback|muxwb|Saida[31]~1_combout ,\pipe|writeback|muxwb|Saida[30]~2_combout ,\pipe|writeback|muxwb|Saida[29]~3_combout ,\pipe|writeback|muxwb|Saida[28]~4_combout ,\pipe|writeback|muxwb|Saida[27]~5_combout ,
\pipe|writeback|muxwb|Saida[26]~6_combout ,\pipe|writeback|muxwb|Saida[25]~7_combout ,\pipe|writeback|muxwb|Saida[24]~8_combout ,\pipe|writeback|muxwb|Saida[23]~9_combout ,\pipe|writeback|muxwb|Saida[22]~10_combout ,\pipe|writeback|muxwb|Saida[21]~11_combout ,
\pipe|writeback|muxwb|Saida[20]~12_combout ,\pipe|writeback|muxwb|Saida[19]~13_combout ,\pipe|writeback|muxwb|Saida[18]~14_combout ,\pipe|writeback|muxwb|Saida[17]~15_combout ,\pipe|writeback|muxwb|Saida[16]~16_combout ,
\pipe|writeback|muxwb|Saida[15]~17_combout ,\pipe|writeback|muxwb|Saida[14]~18_combout ,\pipe|writeback|muxwb|Saida[13]~19_combout ,\pipe|writeback|muxwb|Saida[12]~20_combout ,\pipe|writeback|muxwb|Saida[11]~21_combout ,
\pipe|writeback|muxwb|Saida[10]~22_combout ,\pipe|writeback|muxwb|Saida[9]~23_combout ,\pipe|writeback|muxwb|Saida[8]~24_combout ,\pipe|writeback|muxwb|Saida[7]~25_combout ,\pipe|writeback|muxwb|Saida[6]~26_combout ,\pipe|writeback|muxwb|Saida[5]~27_combout ,
\pipe|writeback|muxwb|Saida[4]~28_combout ,\pipe|writeback|muxwb|Saida[3]~29_combout ,\pipe|writeback|muxwb|Saida[2]~30_combout ,\pipe|writeback|muxwb|Saida[1]~31_combout ,\pipe|writeback|muxwb|Saida[0]~0_combout }),
	.portaaddr({\pipe|memory|mem_wb_pipeline|saidaEReg [4],\pipe|memory|mem_wb_pipeline|saidaEReg [3],\pipe|memory|mem_wb_pipeline|saidaEReg [2],\pipe|memory|mem_wb_pipeline|saidaEReg [1],\pipe|memory|mem_wb_pipeline|saidaEReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\pipe|i_f|if_id|IF_ID_Instsaida~15_combout ,\~GND~combout ,\pipe|i_f|if_id|IF_ID_Instsaida~13_combout ,\pipe|i_f|if_id|IF_ID_Instsaida~11_combout ,\pipe|i_f|if_id|IF_ID_Instsaida~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .init_file = "db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Pipeline:pipe|ID:i_d|bancoReg:reg1|altsyncram:memoriaRegs_rtl_1|altsyncram_crh1:auto_generated|ALTSYNCRAM";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~9 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~9_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [73])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [74] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a31 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [74] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [73]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [73]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a31 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [74]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~9 .lut_mask = 16'hACAA;
defparam \pipe|i_d|reg1|memoriaRegs~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[31] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[31] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[31]~7 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[31]~7_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]) # ((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~5_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [31]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [31]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[31]~7 .lut_mask = 16'hADA8;
defparam \pipe|execute|Mux32_2|Saida[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N6
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[31]~8 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[31]~8_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[31]~7_combout  & (\pipe|writeback|muxwb|Saida[31]~1_combout )) # (!\pipe|execute|Mux32_2|Saida[31]~7_combout  & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [31]))))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[31]~7_combout ))))

	.dataa(\pipe|writeback|muxwb|Saida[31]~1_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[31]~7_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[31]~8 .lut_mask = 16'hAFC0;
defparam \pipe|execute|Mux32_2|Saida[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
cycloneive_lcell_comb \pipe|execute|alu1|Add0~89 (
// Equation(s):
// \pipe|execute|alu1|Add0~89_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[31]~8_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[31]~8_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~89 .lut_mask = 16'h33CC;
defparam \pipe|execute|alu1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[71] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~11 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~11_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [71])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [72] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a30 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [72] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [71]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [71]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [72]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~11 .lut_mask = 16'hBA8A;
defparam \pipe|i_d|reg1|memoriaRegs~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[30] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[30] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[30]~9 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[30]~9_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [30])) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [30])))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [30]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[30]~9 .lut_mask = 16'hE5E0;
defparam \pipe|execute|Mux32_2|Saida[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[30]~10 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[30]~10_combout  = (\pipe|execute|Mux32_2|Saida[30]~9_combout  & (((\pipe|writeback|muxwb|Saida[30]~2_combout ) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[30]~9_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15] & (\pipe|execute|Mux32_2|Saida[2]~6_combout )))

	.dataa(\pipe|execute|Mux32_2|Saida[30]~9_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|writeback|muxwb|Saida[30]~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[30]~10 .lut_mask = 16'hEA4A;
defparam \pipe|execute|Mux32_2|Saida[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~90 (
// Equation(s):
// \pipe|execute|alu1|Add0~90_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[30]~10_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(\pipe|execute|Mux32_2|Saida[30]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~90 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \pipe|execute|alu1|Add0~91 (
// Equation(s):
// \pipe|execute|alu1|Add0~91_combout  = \pipe|execute|Mux32_2|Saida[29]~12_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(\pipe|execute|Mux32_2|Saida[29]~12_combout ),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~91 .lut_mask = 16'h5A5A;
defparam \pipe|execute|alu1|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder_combout  = \pipe|writeback|muxwb|Saida[29]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[29]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~12 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~12_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [70] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [69])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a29 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [70] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [69]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [69]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [70]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~12 .lut_mask = 16'hAEA2;
defparam \pipe|i_d|reg1|memoriaRegs~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[29] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[29] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[29]~6 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[29]~6_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[29]~3_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [29])))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|writeback|muxwb|Saida[29]~3_combout ),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [29]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[29]~6 .lut_mask = 16'h4540;
defparam \pipe|execute|Mux32_3inA|saida[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[29]~7 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[29]~7_combout  = (\pipe|execute|Mux32_3inA|saida[29]~6_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [29]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_3inA|saida[29]~6_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[29]~7 .lut_mask = 16'hFAF0;
defparam \pipe|execute|Mux32_3inA|saida[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y32_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[67] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~15 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~15_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [67])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [68] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a28 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [68] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [67])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [68]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [67]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~15 .lut_mask = 16'hEF20;
defparam \pipe|i_d|reg1|memoriaRegs~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N17
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[28] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N22
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[28]~13 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[28]~13_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [28])) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [28])))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [28]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[28]~13 .lut_mask = 16'hE3E0;
defparam \pipe|execute|Mux32_2|Saida[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[28]~14 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[28]~14_combout  = (\pipe|execute|Mux32_2|Saida[28]~13_combout  & (((\pipe|writeback|muxwb|Saida[28]~4_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout ))) # (!\pipe|execute|Mux32_2|Saida[28]~13_combout  & 
// (\pipe|execute|Mux32_2|Saida[2]~6_combout  & (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])))

	.dataa(\pipe|execute|Mux32_2|Saida[28]~13_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datad(\pipe|writeback|muxwb|Saida[28]~4_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[28]~14 .lut_mask = 16'hEA62;
defparam \pipe|execute|Mux32_2|Saida[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~86 (
// Equation(s):
// \pipe|execute|alu1|Add0~86_combout  = \pipe|execute|Mux32_2|Saida[28]~14_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[28]~14_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~86 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder_combout  = \pipe|writeback|muxwb|Saida[27]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[27]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~16 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~16_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [66] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [65])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a27 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [66] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [65]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [66]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [65]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~16 .lut_mask = 16'hCEC4;
defparam \pipe|i_d|reg1|memoriaRegs~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N17
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[27] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[27] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N8
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[27]~10 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[27]~10_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|mem_wb_pipeline|saidaResUla [27]))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (((\pipe|i_d|id_ex_pipeline|saidaRead1 [27]))))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [27]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [27]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[27]~10 .lut_mask = 16'h7340;
defparam \pipe|execute|Mux32_3inA|saida[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N18
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[27]~11 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[27]~11_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [27]))) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|Mux32_3inA|saida[27]~10_combout ))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[27]~10_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[27]~11 .lut_mask = 16'hE4E4;
defparam \pipe|execute|Mux32_3inA|saida[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[63] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~19 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~19_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [64] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [63])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a26 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [64] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [63]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [63]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [64]),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~19 .lut_mask = 16'hAEA2;
defparam \pipe|i_d|reg1|memoriaRegs~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N27
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[26] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[26]~17 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[26]~17_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & (\pipe|execute|Mux32_2|Saida[2]~5_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [26]))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|i_d|id_ex_pipeline|saidaRead2 [26]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaRead2 [26]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[26]~17 .lut_mask = 16'hDC98;
defparam \pipe|execute|Mux32_2|Saida[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[26]~18 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[26]~18_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[26]~17_combout  & ((\pipe|writeback|muxwb|Saida[26]~6_combout ))) # (!\pipe|execute|Mux32_2|Saida[26]~17_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[26]~17_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datac(\pipe|writeback|muxwb|Saida[26]~6_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[26]~17_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[26]~18 .lut_mask = 16'hF588;
defparam \pipe|execute|Mux32_2|Saida[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneive_lcell_comb \pipe|execute|alu1|Add0~78 (
// Equation(s):
// \pipe|execute|alu1|Add0~78_combout  = \pipe|execute|Mux32_2|Saida[26]~18_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_2|Saida[26]~18_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [2]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~78 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder_combout  = \pipe|writeback|muxwb|Saida[25]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[25]~7_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N1
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~20 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~20_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [61])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [62] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a25 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [62] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [61]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [61]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~20 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[25] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N18
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[25]~14 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[25]~14_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[25]~7_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [25])))))

	.dataa(\pipe|writeback|muxwb|Saida[25]~7_combout ),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [25]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[25]~14 .lut_mask = 16'h0B08;
defparam \pipe|execute|Mux32_3inA|saida[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N28
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[25]~15 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[25]~15_combout  = (\pipe|execute|Mux32_3inA|saida[25]~14_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [25] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[25]~14_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[25]~15 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N14
cycloneive_lcell_comb \pipe|execute|alu1|Add0~74 (
// Equation(s):
// \pipe|execute|alu1|Add0~74_combout  = \pipe|execute|Mux32_2|Saida[24]~22_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(\pipe|execute|Mux32_2|Saida[24]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|alucontrol|ALUctrl [2]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~74 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N15
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder_combout  = \pipe|writeback|muxwb|Saida[24]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[24]~8_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~22 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~22_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [60] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [59]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a24 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [60] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [59]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [60]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [59]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~22 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[24] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[24] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N0
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[24]~16 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[24]~16_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (((!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [24])))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [24]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [24]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [24]),
	.datad(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[24]~16 .lut_mask = 16'h30AA;
defparam \pipe|execute|Mux32_3inA|saida[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N26
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[24]~17 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[24]~17_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|ex_mem_pipeline|resultadoUla [24])) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|saida[24]~16_combout )))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.datad(\pipe|execute|Mux32_3inA|saida[24]~16_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[24]~17 .lut_mask = 16'hF5A0;
defparam \pipe|execute|Mux32_3inA|saida[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[57] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~25 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~25_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [57])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [58] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a23 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [58] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [57])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a23 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [58]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [57]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~25 .lut_mask = 16'hEF20;
defparam \pipe|i_d|reg1|memoriaRegs~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[23] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[23]~23 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[23]~23_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]) # ((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~5_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [23]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [23]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[23]~23 .lut_mask = 16'hADA8;
defparam \pipe|execute|Mux32_2|Saida[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[23]~24 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[23]~24_combout  = (\pipe|execute|Mux32_2|Saida[23]~23_combout  & (((\pipe|writeback|muxwb|Saida[23]~9_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout ))) # (!\pipe|execute|Mux32_2|Saida[23]~23_combout  & 
// (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|execute|ex_mem_pipeline|resultadoUla [23])))

	.dataa(\pipe|execute|Mux32_2|Saida[23]~23_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|writeback|muxwb|Saida[23]~9_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[23]~24 .lut_mask = 16'hEA62;
defparam \pipe|execute|Mux32_2|Saida[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N18
cycloneive_lcell_comb \pipe|execute|alu1|Add0~65 (
// Equation(s):
// \pipe|execute|alu1|Add0~65_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[23]~24_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[23]~24_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~65 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \pipe|execute|alu1|Add0~66 (
// Equation(s):
// \pipe|execute|alu1|Add0~66_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[22]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[22]~26_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~66 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder_combout  = \pipe|writeback|muxwb|Saida[22]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[22]~10_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~26 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~26_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [55])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [56] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a22 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [56] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [55]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [55]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~26 .lut_mask = 16'hACAA;
defparam \pipe|i_d|reg1|memoriaRegs~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N9
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[22] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[22]~20 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[22]~20_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[22]~10_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [22]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [22]),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[22]~10_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[22]~20 .lut_mask = 16'h0E02;
defparam \pipe|execute|Mux32_3inA|saida[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[22]~21 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[22]~21_combout  = (\pipe|execute|Mux32_3inA|saida[22]~20_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [22] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[22]~20_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[22]~21 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder_combout  = \pipe|writeback|muxwb|Saida[21]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[21]~11_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~28 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~28_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [53])))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [54] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a21 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [54] & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [53])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [54]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [53]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~28 .lut_mask = 16'hFB40;
defparam \pipe|i_d|reg1|memoriaRegs~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[21] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N30
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[21]~22 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[21]~22_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[21]~11_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [21])))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|writeback|muxwb|Saida[21]~11_combout ),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [21]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[21]~22 .lut_mask = 16'h4540;
defparam \pipe|execute|Mux32_3inA|saida[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N8
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[21]~23 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[21]~23_combout  = (\pipe|execute|Mux32_3inA|saida[21]~22_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [21]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_3inA|saida[21]~22_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[21]~23 .lut_mask = 16'hFAF0;
defparam \pipe|execute|Mux32_3inA|saida[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[51] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~31 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~31_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [51])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [52] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a20 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [52] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [51]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [51]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [52]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~31 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[20] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[20]~29 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[20]~29_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [20])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [20]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [20]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[20]~29 .lut_mask = 16'hB9A8;
defparam \pipe|execute|Mux32_2|Saida[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[20]~30 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[20]~30_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[20]~29_combout  & (\pipe|writeback|muxwb|Saida[20]~12_combout )) # (!\pipe|execute|Mux32_2|Saida[20]~29_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]))))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[20]~29_combout ))))

	.dataa(\pipe|writeback|muxwb|Saida[20]~12_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datad(\pipe|execute|Mux32_2|Saida[20]~29_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[20]~30 .lut_mask = 16'hBBC0;
defparam \pipe|execute|Mux32_2|Saida[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
cycloneive_lcell_comb \pipe|execute|alu1|Add0~62 (
// Equation(s):
// \pipe|execute|alu1|Add0~62_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[20]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[20]~30_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~62 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder_combout  = \pipe|writeback|muxwb|Saida[19]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[19]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~32 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~32_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [50] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [49]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a19 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [50] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [49]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [50]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [49]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~32_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~32 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[19] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[19] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N24
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[19]~26 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[19]~26_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (((!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [19])))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [19]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [19]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [19]),
	.datad(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[19]~26 .lut_mask = 16'h30AA;
defparam \pipe|execute|Mux32_3inA|saida[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N2
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[19]~27 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[19]~27_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|ex_mem_pipeline|resultadoUla [19])) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|saida[19]~26_combout )))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|Mux32_3inA|saida[19]~26_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[19]~27 .lut_mask = 16'hF5A0;
defparam \pipe|execute|Mux32_3inA|saida[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder_combout  = \pipe|writeback|muxwb|Saida[18]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[18]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~34 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~34_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [47])))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [48] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a18 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [48] & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [47])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [48]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [47]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~34_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~34 .lut_mask = 16'hEF40;
defparam \pipe|i_d|reg1|memoriaRegs~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N29
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[18] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N6
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[18]~28 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[18]~28_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[18]~14_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [18]))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [18]),
	.datac(\pipe|writeback|muxwb|Saida[18]~14_combout ),
	.datad(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[18]~28 .lut_mask = 16'h00E4;
defparam \pipe|execute|Mux32_3inA|saida[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N0
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[18]~29 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[18]~29_combout  = (\pipe|execute|Mux32_3inA|saida[18]~28_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [18] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[18]~28_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[18]~29 .lut_mask = 16'hFFC0;
defparam \pipe|execute|Mux32_3inA|saida[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[45] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~37 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~37_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [45])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [46] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a17 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [46] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [45])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [45]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [46]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~37_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~37 .lut_mask = 16'hE4F0;
defparam \pipe|i_d|reg1|memoriaRegs~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[17] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[17]~35 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[17]~35_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [17])))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [17]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[17]~35 .lut_mask = 16'hE5E0;
defparam \pipe|execute|Mux32_2|Saida[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[17]~36 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[17]~36_combout  = (\pipe|execute|Mux32_2|Saida[17]~35_combout  & ((\pipe|writeback|muxwb|Saida[17]~15_combout ) # ((!\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[17]~35_combout  & 
// (((\pipe|execute|Mux32_2|Saida[2]~5_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [17]))))

	.dataa(\pipe|writeback|muxwb|Saida[17]~15_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[17]~35_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[17]~36 .lut_mask = 16'hBC8C;
defparam \pipe|execute|Mux32_2|Saida[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
cycloneive_lcell_comb \pipe|execute|alu1|Add0~55 (
// Equation(s):
// \pipe|execute|alu1|Add0~55_combout  = \pipe|execute|Mux32_2|Saida[17]~36_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_2|Saida[17]~36_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [2]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~55 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder_combout  = \pipe|writeback|muxwb|Saida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[16]~16_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~38 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~38_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [44] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [43])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a16 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [44] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [43]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [44]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [43]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~38_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~38 .lut_mask = 16'hCEC4;
defparam \pipe|i_d|reg1|memoriaRegs~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N7
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[16] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N28
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[16]~32 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[16]~32_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (((!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [16])))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [16]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [16]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [16]),
	.datad(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[16]~32 .lut_mask = 16'h30AA;
defparam \pipe|execute|Mux32_3inA|saida[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N30
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[16]~33 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[16]~33_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|ex_mem_pipeline|resultadoUla [16])) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|saida[16]~32_combout )))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datad(\pipe|execute|Mux32_3inA|saida[16]~32_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[16]~33 .lut_mask = 16'hF5A0;
defparam \pipe|execute|Mux32_3inA|saida[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[41] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~41 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~41_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [42] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [41])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a15 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [42] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [41]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [42]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [41]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a15 ),
	.datad(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~41_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~41 .lut_mask = 16'hCCE4;
defparam \pipe|i_d|reg1|memoriaRegs~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[15] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[15]~39 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[15]~39_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]) # ((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~5_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [15]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [15]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[15]~39 .lut_mask = 16'hCBC8;
defparam \pipe|execute|Mux32_2|Saida[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[15]~40 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[15]~40_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[15]~39_combout  & (\pipe|writeback|muxwb|Saida[15]~17_combout )) # (!\pipe|execute|Mux32_2|Saida[15]~39_combout  & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [15]))))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[15]~39_combout ))))

	.dataa(\pipe|writeback|muxwb|Saida[15]~17_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[15]~39_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[15]~40 .lut_mask = 16'hAFC0;
defparam \pipe|execute|Mux32_2|Saida[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
cycloneive_lcell_comb \pipe|execute|alu1|Add0~41 (
// Equation(s):
// \pipe|execute|alu1|Add0~41_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[15]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[15]~40_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~41 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[39] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~43 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~43_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [39])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [40] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a14 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [40] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [39]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [40]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [39]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~43_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~43 .lut_mask = 16'hF4B0;
defparam \pipe|i_d|reg1|memoriaRegs~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N29
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[14] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N26
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[14]~41 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[14]~41_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [14])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [14]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [14]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[14]~41 .lut_mask = 16'hB9A8;
defparam \pipe|execute|Mux32_2|Saida[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N20
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[14]~42 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[14]~42_combout  = (\pipe|execute|Mux32_2|Saida[14]~41_combout  & (((\pipe|writeback|muxwb|Saida[14]~18_combout ) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[14]~41_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [14] & (\pipe|execute|Mux32_2|Saida[2]~6_combout )))

	.dataa(\pipe|execute|Mux32_2|Saida[14]~41_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [14]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|writeback|muxwb|Saida[14]~18_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[14]~42 .lut_mask = 16'hEA4A;
defparam \pipe|execute|Mux32_2|Saida[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N0
cycloneive_lcell_comb \pipe|execute|alu1|Add0~42 (
// Equation(s):
// \pipe|execute|alu1|Add0~42_combout  = \pipe|execute|Mux32_2|Saida[14]~42_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_2|Saida[14]~42_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [2]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~42 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[37] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~45 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~45_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [37])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [38] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a13 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [38] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [37]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [37]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a13 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [38]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~45_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~45 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[13] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[13]~43 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[13]~43_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [13]) # ((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~5_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [13]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [13]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [13]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[13]~43 .lut_mask = 16'hADA8;
defparam \pipe|execute|Mux32_2|Saida[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[13]~44 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[13]~44_combout  = (\pipe|execute|Mux32_2|Saida[13]~43_combout  & (((\pipe|writeback|muxwb|Saida[13]~19_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout ))) # (!\pipe|execute|Mux32_2|Saida[13]~43_combout  & 
// (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [13]))))

	.dataa(\pipe|execute|Mux32_2|Saida[13]~43_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|writeback|muxwb|Saida[13]~19_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[13]~44 .lut_mask = 16'hE6A2;
defparam \pipe|execute|Mux32_2|Saida[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \pipe|execute|alu1|Add0~43 (
// Equation(s):
// \pipe|execute|alu1|Add0~43_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[13]~44_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(\pipe|execute|Mux32_2|Saida[13]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~43 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder_combout  = \pipe|writeback|muxwb|Saida[12]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[12]~20_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~46 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~46_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [36] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [35]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a12 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [36] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [35]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [36]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~46_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~46 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[12] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[12]~40 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[12]~40_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[12]~20_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [12]))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [12]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[12]~20_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[12]~40 .lut_mask = 16'h0E04;
defparam \pipe|execute|Mux32_3inA|saida[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N30
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[12]~41 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[12]~41_combout  = (\pipe|execute|Mux32_3inA|saida[12]~40_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [12] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[12]~40_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[12]~41 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[33] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~49 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~49_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [34] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [33]))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a11 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [34] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [33]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [34]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [33]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~49_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~49 .lut_mask = 16'hFD20;
defparam \pipe|i_d|reg1|memoriaRegs~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[11] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[11]~47 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[11]~47_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[2]~5_combout ) # ((\pipe|i_d|id_ex_pipeline|saidaExtensor [11])))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [11]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [11]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [11]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[11]~47 .lut_mask = 16'hB9A8;
defparam \pipe|execute|Mux32_2|Saida[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[11]~48 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[11]~48_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[11]~47_combout  & (\pipe|writeback|muxwb|Saida[11]~21_combout )) # (!\pipe|execute|Mux32_2|Saida[11]~47_combout  & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [11]))))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[11]~47_combout ))))

	.dataa(\pipe|writeback|muxwb|Saida[11]~21_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[11]~47_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[11]~48 .lut_mask = 16'hBCB0;
defparam \pipe|execute|Mux32_2|Saida[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N26
cycloneive_lcell_comb \pipe|execute|alu1|Add0~29 (
// Equation(s):
// \pipe|execute|alu1|Add0~29_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[11]~48_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[11]~48_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~29 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y34_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[31] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~51 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~51_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [31])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [32] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a10 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [32] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [31])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a10 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [32]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [31]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~51_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~51 .lut_mask = 16'hEF20;
defparam \pipe|i_d|reg1|memoriaRegs~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[10] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[10] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[10]~49 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[10]~49_combout  = (!\pipe|fwrd|ForwardBE[1]~3_combout  & ((\pipe|execute|Mux32_2|Saida[2]~2_combout  & ((\pipe|writeback|muxwb|Saida[10]~22_combout ))) # (!\pipe|execute|Mux32_2|Saida[2]~2_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead2 [10]))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead2 [10]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[10]~22_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[10]~49 .lut_mask = 16'h5404;
defparam \pipe|execute|Mux32_2|Saida[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[10]~50 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[10]~50_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|execute|Mux32_2|Saida[10]~49_combout ) # ((\pipe|fwrd|ForwardBE[1]~3_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [10]))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[10]~49_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[10]~50 .lut_mask = 16'h0E0C;
defparam \pipe|execute|Mux32_2|Saida[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \pipe|execute|alu1|Add0~30 (
// Equation(s):
// \pipe|execute|alu1|Add0~30_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[10]~50_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(\pipe|execute|Mux32_2|Saida[10]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~30 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[29] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~53 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~53_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [29])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [30] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a9 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [30] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [29]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [29]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [30]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~53_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~53 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N11
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[9] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[9] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[9]~51 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[9]~51_combout  = (!\pipe|fwrd|ForwardBE[1]~3_combout  & ((\pipe|execute|Mux32_2|Saida[2]~2_combout  & (\pipe|writeback|muxwb|Saida[9]~23_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~2_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead2 [9])))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|writeback|muxwb|Saida[9]~23_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [9]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[9]~51 .lut_mask = 16'h4540;
defparam \pipe|execute|Mux32_2|Saida[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N22
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[9]~52 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[9]~52_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|execute|Mux32_2|Saida[9]~51_combout ) # ((\pipe|fwrd|ForwardBE[1]~3_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [9]))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|execute|Mux32_2|Saida[9]~51_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[9]~52 .lut_mask = 16'h0F08;
defparam \pipe|execute|Mux32_2|Saida[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \pipe|execute|alu1|Add0~31 (
// Equation(s):
// \pipe|execute|alu1|Add0~31_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[9]~52_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(\pipe|execute|Mux32_2|Saida[9]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~31 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y35_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[27] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~55 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~55_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [28] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [27])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a8 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [28] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [27]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [28]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [27]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~55_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~55 .lut_mask = 16'hF2D0;
defparam \pipe|i_d|reg1|memoriaRegs~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N5
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[8] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[8] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[8]~53 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[8]~53_combout  = (!\pipe|fwrd|ForwardBE[1]~3_combout  & ((\pipe|execute|Mux32_2|Saida[2]~2_combout  & ((\pipe|writeback|muxwb|Saida[8]~24_combout ))) # (!\pipe|execute|Mux32_2|Saida[2]~2_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead2 [8]))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaRead2 [8]),
	.datad(\pipe|writeback|muxwb|Saida[8]~24_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[8]~53 .lut_mask = 16'h5410;
defparam \pipe|execute|Mux32_2|Saida[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[8]~54 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[8]~54_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|execute|Mux32_2|Saida[8]~53_combout ) # ((\pipe|fwrd|ForwardBE[1]~3_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [8]))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|execute|Mux32_2|Saida[8]~53_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[8]~54 .lut_mask = 16'h0F08;
defparam \pipe|execute|Mux32_2|Saida[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \pipe|execute|alu1|Add0~26 (
// Equation(s):
// \pipe|execute|alu1|Add0~26_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[8]~54_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(\pipe|execute|Mux32_2|Saida[8]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~26 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~57 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~57_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [26] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [25]))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a7 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [26] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [25]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [26]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a7 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [25]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~57_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~57 .lut_mask = 16'hFD20;
defparam \pipe|i_d|reg1|memoriaRegs~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N5
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[7] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[7]~55 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[7]~55_combout  = (!\pipe|fwrd|ForwardBE[1]~3_combout  & ((\pipe|execute|Mux32_2|Saida[2]~2_combout  & ((\pipe|writeback|muxwb|Saida[7]~25_combout ))) # (!\pipe|execute|Mux32_2|Saida[2]~2_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead2 [7]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead2 [7]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datac(\pipe|writeback|muxwb|Saida[7]~25_combout ),
	.datad(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[7]~55 .lut_mask = 16'h00E2;
defparam \pipe|execute|Mux32_2|Saida[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[7]~56 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[7]~56_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|execute|Mux32_2|Saida[7]~55_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [7] & \pipe|fwrd|ForwardBE[1]~3_combout ))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datab(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[7]~55_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[7]~56 .lut_mask = 16'h00F8;
defparam \pipe|execute|Mux32_2|Saida[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \pipe|execute|alu1|Add0~17 (
// Equation(s):
// \pipe|execute|alu1|Add0~17_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[7]~56_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(\pipe|execute|Mux32_2|Saida[7]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~17 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~59 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~59_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [23])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [24] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a6 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [24] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [23]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [23]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [24]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~59_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~59 .lut_mask = 16'hACAA;
defparam \pipe|i_d|reg1|memoriaRegs~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N11
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[6] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[6]~57 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[6]~57_combout  = (!\pipe|fwrd|ForwardBE[1]~3_combout  & ((\pipe|execute|Mux32_2|Saida[2]~2_combout  & (\pipe|writeback|muxwb|Saida[6]~26_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~2_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead2 [6])))))

	.dataa(\pipe|writeback|muxwb|Saida[6]~26_combout ),
	.datab(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [6]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[6]~57 .lut_mask = 16'h2320;
defparam \pipe|execute|Mux32_2|Saida[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[6]~58 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[6]~58_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|execute|Mux32_2|Saida[6]~57_combout ) # ((\pipe|fwrd|ForwardBE[1]~3_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [6]))))

	.dataa(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|execute|Mux32_2|Saida[6]~57_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[6]~58 .lut_mask = 16'h3230;
defparam \pipe|execute|Mux32_2|Saida[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \pipe|execute|alu1|Add0~18 (
// Equation(s):
// \pipe|execute|alu1|Add0~18_combout  = \pipe|execute|Mux32_2|Saida[6]~58_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(\pipe|execute|Mux32_2|Saida[6]~58_combout ),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~18 .lut_mask = 16'h5A5A;
defparam \pipe|execute|alu1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder_combout  = \pipe|writeback|muxwb|Saida[5]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[5]~27_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~60 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~60_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [21])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [22] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a5 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [22] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [21]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [21]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~60_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~60 .lut_mask = 16'hACAA;
defparam \pipe|i_d|reg1|memoriaRegs~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[5] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[5]~54 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[5]~54_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[5]~27_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [5])))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|writeback|muxwb|Saida[5]~27_combout ),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [5]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[5]~54 .lut_mask = 16'h4540;
defparam \pipe|execute|Mux32_3inA|saida[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[5]~55 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[5]~55_combout  = (\pipe|execute|Mux32_3inA|saida[5]~54_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [5]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|Mux32_3inA|saida[5]~54_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[5]~55 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder_combout  = \pipe|writeback|muxwb|Saida[4]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[4]~28_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~62 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~62_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [19])))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [20] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a4 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [20] & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [19])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [20]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~62_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~62 .lut_mask = 16'hEF20;
defparam \pipe|i_d|reg1|memoriaRegs~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N14
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[4]~56 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[4]~56_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[4]~28_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [4]))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [4]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[4]~28_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[4]~56 .lut_mask = 16'h0E04;
defparam \pipe|execute|Mux32_3inA|saida[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[4]~57 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[4]~57_combout  = (\pipe|execute|Mux32_3inA|saida[4]~56_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [4] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.datab(\pipe|execute|Mux32_3inA|saida[4]~56_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[4]~57 .lut_mask = 16'hECEC;
defparam \pipe|execute|Mux32_3inA|saida[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder_combout  = \pipe|writeback|muxwb|Saida[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[3]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~64 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~64_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [17])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [18] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a3 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [18] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [17]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [17]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [18]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~64_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~64 .lut_mask = 16'hBA8A;
defparam \pipe|i_d|reg1|memoriaRegs~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[3] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[3]~58 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[3]~58_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[3]~29_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [3]))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [3]),
	.datac(\pipe|writeback|muxwb|Saida[3]~29_combout ),
	.datad(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[3]~58 .lut_mask = 16'h00E4;
defparam \pipe|execute|Mux32_3inA|saida[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[3]~59 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[3]~59_combout  = (\pipe|execute|Mux32_3inA|saida[3]~58_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [3] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[3]~58_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[3]~59 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \pipe|execute|alu1|Add0~5 (
// Equation(s):
// \pipe|execute|alu1|Add0~5_combout  = \pipe|execute|Mux32_2|Saida[3]~64_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(\pipe|execute|Mux32_2|Saida[3]~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|alucontrol|ALUctrl [2]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~5 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~67 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~67_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [16] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [15]))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a2 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [16] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [15]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [16]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a2 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [15]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~67_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~67 .lut_mask = 16'hFD08;
defparam \pipe|i_d|reg1|memoriaRegs~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[2] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~65 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~65_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaExtensor [2]))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (\pipe|i_d|id_ex_pipeline|saidaRead2 [2]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead2 [2]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [2]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~65 .lut_mask = 16'hF4A4;
defparam \pipe|execute|Mux32_2|Saida[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[2]~66 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[2]~66_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~65_combout  & ((\pipe|writeback|muxwb|Saida[2]~30_combout ))) # (!\pipe|execute|Mux32_2|Saida[2]~65_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [2])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[2]~65_combout ))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~65_combout ),
	.datad(\pipe|writeback|muxwb|Saida[2]~30_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[2]~66 .lut_mask = 16'hF838;
defparam \pipe|execute|Mux32_2|Saida[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~6 (
// Equation(s):
// \pipe|execute|alu1|Add0~6_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[2]~66_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[2]~66_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~6 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder_combout  = \pipe|writeback|muxwb|Saida[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[1]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~68 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~68_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [13])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [14] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a1 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [14] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [13]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [13]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [14]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~68_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~68 .lut_mask = 16'hBA8A;
defparam \pipe|i_d|reg1|memoriaRegs~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N11
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[1] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N0
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[1]~62 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[1]~62_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[1]~31_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [1])))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datac(\pipe|writeback|muxwb|Saida[1]~31_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [1]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[1]~62 .lut_mask = 16'h3120;
defparam \pipe|execute|Mux32_3inA|saida[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N2
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[1]~63 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[1]~63_combout  = (\pipe|execute|Mux32_3inA|saida[1]~62_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [1] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[1]~62_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[1]~63 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~7 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~7_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [12] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [11]))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0~portbdataout )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [12] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [11]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [12]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [11]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~7 .lut_mask = 16'hFD08;
defparam \pipe|i_d|reg1|memoriaRegs~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N17
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[0] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[0]~3 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[0]~3_combout  = (\pipe|execute|Mux32_2|Saida[2]~2_combout  & (\pipe|writeback|muxwb|Saida[0]~0_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~2_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [0])))

	.dataa(\pipe|writeback|muxwb|Saida[0]~0_combout ),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_2|Saida[2]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [0]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[0]~3 .lut_mask = 16'hAFA0;
defparam \pipe|execute|Mux32_2|Saida[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[0]~4 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[0]~4_combout  = (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0] & ((\pipe|fwrd|ForwardBE[1]~3_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [0]))) # (!\pipe|fwrd|ForwardBE[1]~3_combout  & 
// (\pipe|execute|Mux32_2|Saida[0]~3_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[0]~3_combout ),
	.datab(\pipe|fwrd|ForwardBE[1]~3_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[0]~4 .lut_mask = 16'h00E2;
defparam \pipe|execute|Mux32_2|Saida[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \pipe|execute|alu1|Add0~0 (
// Equation(s):
// \pipe|execute|alu1|Add0~0_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[0]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[0]~4_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~0 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \pipe|execute|alu1|Add0~2 (
// Equation(s):
// \pipe|execute|alu1|Add0~2_cout  = CARRY(\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\pipe|execute|alu1|Add0~2_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~2 .lut_mask = 16'h00AA;
defparam \pipe|execute|alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \pipe|execute|alu1|Add0~3 (
// Equation(s):
// \pipe|execute|alu1|Add0~3_combout  = (\pipe|execute|Mux32_3inA|saida[0]~1_combout  & ((\pipe|execute|alu1|Add0~0_combout  & (\pipe|execute|alu1|Add0~2_cout  & VCC)) # (!\pipe|execute|alu1|Add0~0_combout  & (!\pipe|execute|alu1|Add0~2_cout )))) # 
// (!\pipe|execute|Mux32_3inA|saida[0]~1_combout  & ((\pipe|execute|alu1|Add0~0_combout  & (!\pipe|execute|alu1|Add0~2_cout )) # (!\pipe|execute|alu1|Add0~0_combout  & ((\pipe|execute|alu1|Add0~2_cout ) # (GND)))))
// \pipe|execute|alu1|Add0~4  = CARRY((\pipe|execute|Mux32_3inA|saida[0]~1_combout  & (!\pipe|execute|alu1|Add0~0_combout  & !\pipe|execute|alu1|Add0~2_cout )) # (!\pipe|execute|Mux32_3inA|saida[0]~1_combout  & ((!\pipe|execute|alu1|Add0~2_cout ) # 
// (!\pipe|execute|alu1|Add0~0_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[0]~1_combout ),
	.datab(\pipe|execute|alu1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~2_cout ),
	.combout(\pipe|execute|alu1|Add0~3_combout ),
	.cout(\pipe|execute|alu1|Add0~4 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~3 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y32_N23
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~69 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~69_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [14] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [13])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a1 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [14] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [13]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [13]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [14]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~69_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~69 .lut_mask = 16'hAAE2;
defparam \pipe|i_d|reg1|memoriaRegs~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[1] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[1]~67 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[1]~67_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [1]))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|i_d|id_ex_pipeline|saidaRead2 [1]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead2 [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[1]~67 .lut_mask = 16'hFC0A;
defparam \pipe|execute|Mux32_2|Saida[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[1]~68 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[1]~68_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[1]~67_combout  & (\pipe|writeback|muxwb|Saida[1]~31_combout )) # (!\pipe|execute|Mux32_2|Saida[1]~67_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaExtensor [1]))))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[1]~67_combout ))))

	.dataa(\pipe|writeback|muxwb|Saida[1]~31_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [1]),
	.datad(\pipe|execute|Mux32_2|Saida[1]~67_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[1]~68 .lut_mask = 16'hBBC0;
defparam \pipe|execute|Mux32_2|Saida[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~1 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~1_cout  = CARRY((\pipe|execute|Mux32_2|Saida[0]~4_combout  & !\pipe|execute|Mux32_3inA|saida[0]~1_combout ))

	.dataa(\pipe|execute|Mux32_2|Saida[0]~4_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~1_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~1 .lut_mask = 16'h0022;
defparam \pipe|execute|alu1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~3 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~3_cout  = CARRY((\pipe|execute|Mux32_2|Saida[1]~68_combout  & (\pipe|execute|Mux32_3inA|saida[1]~63_combout  & !\pipe|execute|alu1|LessThan0~1_cout )) # (!\pipe|execute|Mux32_2|Saida[1]~68_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[1]~63_combout ) # (!\pipe|execute|alu1|LessThan0~1_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[1]~68_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[1]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~1_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~3_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~3 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~5 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~5_cout  = CARRY((\pipe|execute|Mux32_2|Saida[2]~66_combout  & ((!\pipe|execute|alu1|LessThan0~3_cout ) # (!\pipe|execute|Mux32_3inA|saida[2]~61_combout ))) # (!\pipe|execute|Mux32_2|Saida[2]~66_combout  & 
// (!\pipe|execute|Mux32_3inA|saida[2]~61_combout  & !\pipe|execute|alu1|LessThan0~3_cout )))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~66_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[2]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~3_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~5_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~5 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~7 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~7_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[3]~59_combout  & ((!\pipe|execute|alu1|LessThan0~5_cout ) # (!\pipe|execute|Mux32_2|Saida[3]~64_combout ))) # (!\pipe|execute|Mux32_3inA|saida[3]~59_combout  & 
// (!\pipe|execute|Mux32_2|Saida[3]~64_combout  & !\pipe|execute|alu1|LessThan0~5_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[3]~59_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[3]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~5_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~7_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~7 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~9 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~9_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[4]~57_combout  & (\pipe|execute|Mux32_2|Saida[4]~62_combout  & !\pipe|execute|alu1|LessThan0~7_cout )) # (!\pipe|execute|Mux32_3inA|saida[4]~57_combout  & 
// ((\pipe|execute|Mux32_2|Saida[4]~62_combout ) # (!\pipe|execute|alu1|LessThan0~7_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[4]~57_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[4]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~7_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~9_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~9 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~11 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~11_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[5]~55_combout  & ((!\pipe|execute|alu1|LessThan0~9_cout ) # (!\pipe|execute|Mux32_2|Saida[5]~60_combout ))) # (!\pipe|execute|Mux32_3inA|saida[5]~55_combout  & 
// (!\pipe|execute|Mux32_2|Saida[5]~60_combout  & !\pipe|execute|alu1|LessThan0~9_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[5]~55_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[5]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~9_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~11_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~11 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~13 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~13_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[6]~53_combout  & (\pipe|execute|Mux32_2|Saida[6]~58_combout  & !\pipe|execute|alu1|LessThan0~11_cout )) # (!\pipe|execute|Mux32_3inA|saida[6]~53_combout  & 
// ((\pipe|execute|Mux32_2|Saida[6]~58_combout ) # (!\pipe|execute|alu1|LessThan0~11_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[6]~53_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[6]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~11_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~13_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~13 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~15 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~15_cout  = CARRY((\pipe|execute|Mux32_2|Saida[7]~56_combout  & (\pipe|execute|Mux32_3inA|saida[7]~51_combout  & !\pipe|execute|alu1|LessThan0~13_cout )) # (!\pipe|execute|Mux32_2|Saida[7]~56_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[7]~51_combout ) # (!\pipe|execute|alu1|LessThan0~13_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[7]~56_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[7]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~13_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~15_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~15 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~17 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~17_cout  = CARRY((\pipe|execute|Mux32_2|Saida[8]~54_combout  & ((!\pipe|execute|alu1|LessThan0~15_cout ) # (!\pipe|execute|Mux32_3inA|saida[8]~49_combout ))) # (!\pipe|execute|Mux32_2|Saida[8]~54_combout  & 
// (!\pipe|execute|Mux32_3inA|saida[8]~49_combout  & !\pipe|execute|alu1|LessThan0~15_cout )))

	.dataa(\pipe|execute|Mux32_2|Saida[8]~54_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[8]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~15_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~17_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~17 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~19 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~19_cout  = CARRY((\pipe|execute|Mux32_2|Saida[9]~52_combout  & (\pipe|execute|Mux32_3inA|saida[9]~47_combout  & !\pipe|execute|alu1|LessThan0~17_cout )) # (!\pipe|execute|Mux32_2|Saida[9]~52_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[9]~47_combout ) # (!\pipe|execute|alu1|LessThan0~17_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[9]~52_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[9]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~17_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~19_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~19 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~21 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~21_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[10]~45_combout  & (\pipe|execute|Mux32_2|Saida[10]~50_combout  & !\pipe|execute|alu1|LessThan0~19_cout )) # (!\pipe|execute|Mux32_3inA|saida[10]~45_combout  & 
// ((\pipe|execute|Mux32_2|Saida[10]~50_combout ) # (!\pipe|execute|alu1|LessThan0~19_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[10]~45_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[10]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~19_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~21_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~21 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~23 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~23_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[11]~43_combout  & ((!\pipe|execute|alu1|LessThan0~21_cout ) # (!\pipe|execute|Mux32_2|Saida[11]~48_combout ))) # (!\pipe|execute|Mux32_3inA|saida[11]~43_combout  & 
// (!\pipe|execute|Mux32_2|Saida[11]~48_combout  & !\pipe|execute|alu1|LessThan0~21_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[11]~43_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[11]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~21_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~23_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~23 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~25 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~25_cout  = CARRY((\pipe|execute|Mux32_2|Saida[12]~46_combout  & ((!\pipe|execute|alu1|LessThan0~23_cout ) # (!\pipe|execute|Mux32_3inA|saida[12]~41_combout ))) # (!\pipe|execute|Mux32_2|Saida[12]~46_combout  & 
// (!\pipe|execute|Mux32_3inA|saida[12]~41_combout  & !\pipe|execute|alu1|LessThan0~23_cout )))

	.dataa(\pipe|execute|Mux32_2|Saida[12]~46_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[12]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~23_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~25_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~25 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~27 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~27_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[13]~39_combout  & ((!\pipe|execute|alu1|LessThan0~25_cout ) # (!\pipe|execute|Mux32_2|Saida[13]~44_combout ))) # (!\pipe|execute|Mux32_3inA|saida[13]~39_combout  & 
// (!\pipe|execute|Mux32_2|Saida[13]~44_combout  & !\pipe|execute|alu1|LessThan0~25_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[13]~39_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[13]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~25_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~27_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~27 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~29 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~29_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[14]~37_combout  & (\pipe|execute|Mux32_2|Saida[14]~42_combout  & !\pipe|execute|alu1|LessThan0~27_cout )) # (!\pipe|execute|Mux32_3inA|saida[14]~37_combout  & 
// ((\pipe|execute|Mux32_2|Saida[14]~42_combout ) # (!\pipe|execute|alu1|LessThan0~27_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[14]~37_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[14]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~27_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~29_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~29 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~31 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~31_cout  = CARRY((\pipe|execute|Mux32_2|Saida[15]~40_combout  & (\pipe|execute|Mux32_3inA|saida[15]~35_combout  & !\pipe|execute|alu1|LessThan0~29_cout )) # (!\pipe|execute|Mux32_2|Saida[15]~40_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[15]~35_combout ) # (!\pipe|execute|alu1|LessThan0~29_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[15]~40_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[15]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~29_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~31_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~31 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~33 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~33_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[16]~33_combout  & (\pipe|execute|Mux32_2|Saida[16]~38_combout  & !\pipe|execute|alu1|LessThan0~31_cout )) # (!\pipe|execute|Mux32_3inA|saida[16]~33_combout  & 
// ((\pipe|execute|Mux32_2|Saida[16]~38_combout ) # (!\pipe|execute|alu1|LessThan0~31_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[16]~33_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[16]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~31_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~33_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~33 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~35 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~35_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[17]~31_combout  & ((!\pipe|execute|alu1|LessThan0~33_cout ) # (!\pipe|execute|Mux32_2|Saida[17]~36_combout ))) # (!\pipe|execute|Mux32_3inA|saida[17]~31_combout  & 
// (!\pipe|execute|Mux32_2|Saida[17]~36_combout  & !\pipe|execute|alu1|LessThan0~33_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[17]~31_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[17]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~33_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~35_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~35 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~37 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~37_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[18]~29_combout  & (\pipe|execute|Mux32_2|Saida[18]~34_combout  & !\pipe|execute|alu1|LessThan0~35_cout )) # (!\pipe|execute|Mux32_3inA|saida[18]~29_combout  & 
// ((\pipe|execute|Mux32_2|Saida[18]~34_combout ) # (!\pipe|execute|alu1|LessThan0~35_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[18]~29_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[18]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~35_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~37_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~37 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~39 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~39_cout  = CARRY((\pipe|execute|Mux32_2|Saida[19]~32_combout  & (\pipe|execute|Mux32_3inA|saida[19]~27_combout  & !\pipe|execute|alu1|LessThan0~37_cout )) # (!\pipe|execute|Mux32_2|Saida[19]~32_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[19]~27_combout ) # (!\pipe|execute|alu1|LessThan0~37_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[19]~32_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[19]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~37_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~39_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~39 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~41 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~41_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[20]~25_combout  & (\pipe|execute|Mux32_2|Saida[20]~30_combout  & !\pipe|execute|alu1|LessThan0~39_cout )) # (!\pipe|execute|Mux32_3inA|saida[20]~25_combout  & 
// ((\pipe|execute|Mux32_2|Saida[20]~30_combout ) # (!\pipe|execute|alu1|LessThan0~39_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[20]~25_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[20]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~39_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~41_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~41 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~43 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~43_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[21]~23_combout  & ((!\pipe|execute|alu1|LessThan0~41_cout ) # (!\pipe|execute|Mux32_2|Saida[21]~28_combout ))) # (!\pipe|execute|Mux32_3inA|saida[21]~23_combout  & 
// (!\pipe|execute|Mux32_2|Saida[21]~28_combout  & !\pipe|execute|alu1|LessThan0~41_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[21]~23_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[21]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~41_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~43_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~43 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~45 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~45_cout  = CARRY((\pipe|execute|Mux32_2|Saida[22]~26_combout  & ((!\pipe|execute|alu1|LessThan0~43_cout ) # (!\pipe|execute|Mux32_3inA|saida[22]~21_combout ))) # (!\pipe|execute|Mux32_2|Saida[22]~26_combout  & 
// (!\pipe|execute|Mux32_3inA|saida[22]~21_combout  & !\pipe|execute|alu1|LessThan0~43_cout )))

	.dataa(\pipe|execute|Mux32_2|Saida[22]~26_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[22]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~43_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~45_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~45 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~47 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~47_cout  = CARRY((\pipe|execute|Mux32_2|Saida[23]~24_combout  & (\pipe|execute|Mux32_3inA|saida[23]~19_combout  & !\pipe|execute|alu1|LessThan0~45_cout )) # (!\pipe|execute|Mux32_2|Saida[23]~24_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[23]~19_combout ) # (!\pipe|execute|alu1|LessThan0~45_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[23]~24_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[23]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~45_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~47_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~47 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~49 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~49_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[24]~17_combout  & (\pipe|execute|Mux32_2|Saida[24]~22_combout  & !\pipe|execute|alu1|LessThan0~47_cout )) # (!\pipe|execute|Mux32_3inA|saida[24]~17_combout  & 
// ((\pipe|execute|Mux32_2|Saida[24]~22_combout ) # (!\pipe|execute|alu1|LessThan0~47_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[24]~17_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[24]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~47_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~49_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~49 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~51 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~51_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[25]~15_combout  & ((!\pipe|execute|alu1|LessThan0~49_cout ) # (!\pipe|execute|Mux32_2|Saida[25]~20_combout ))) # (!\pipe|execute|Mux32_3inA|saida[25]~15_combout  & 
// (!\pipe|execute|Mux32_2|Saida[25]~20_combout  & !\pipe|execute|alu1|LessThan0~49_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[25]~15_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[25]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~49_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~51_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~51 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~53 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~53_cout  = CARRY((\pipe|execute|Mux32_2|Saida[26]~18_combout  & ((!\pipe|execute|alu1|LessThan0~51_cout ) # (!\pipe|execute|Mux32_3inA|saida[26]~13_combout ))) # (!\pipe|execute|Mux32_2|Saida[26]~18_combout  & 
// (!\pipe|execute|Mux32_3inA|saida[26]~13_combout  & !\pipe|execute|alu1|LessThan0~51_cout )))

	.dataa(\pipe|execute|Mux32_2|Saida[26]~18_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[26]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~51_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~53_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~53 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~55 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~55_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[27]~11_combout  & ((!\pipe|execute|alu1|LessThan0~53_cout ) # (!\pipe|execute|Mux32_2|Saida[27]~16_combout ))) # (!\pipe|execute|Mux32_3inA|saida[27]~11_combout  & 
// (!\pipe|execute|Mux32_2|Saida[27]~16_combout  & !\pipe|execute|alu1|LessThan0~53_cout )))

	.dataa(\pipe|execute|Mux32_3inA|saida[27]~11_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[27]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~53_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~55_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~55 .lut_mask = 16'h002B;
defparam \pipe|execute|alu1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~57 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~57_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[28]~9_combout  & (\pipe|execute|Mux32_2|Saida[28]~14_combout  & !\pipe|execute|alu1|LessThan0~55_cout )) # (!\pipe|execute|Mux32_3inA|saida[28]~9_combout  & 
// ((\pipe|execute|Mux32_2|Saida[28]~14_combout ) # (!\pipe|execute|alu1|LessThan0~55_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[28]~9_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[28]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~55_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~57_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~57 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~59 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~59_cout  = CARRY((\pipe|execute|Mux32_2|Saida[29]~12_combout  & (\pipe|execute|Mux32_3inA|saida[29]~7_combout  & !\pipe|execute|alu1|LessThan0~57_cout )) # (!\pipe|execute|Mux32_2|Saida[29]~12_combout  & 
// ((\pipe|execute|Mux32_3inA|saida[29]~7_combout ) # (!\pipe|execute|alu1|LessThan0~57_cout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[29]~12_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[29]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~57_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~59_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~59 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~61 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~61_cout  = CARRY((\pipe|execute|Mux32_3inA|saida[30]~5_combout  & (\pipe|execute|Mux32_2|Saida[30]~10_combout  & !\pipe|execute|alu1|LessThan0~59_cout )) # (!\pipe|execute|Mux32_3inA|saida[30]~5_combout  & 
// ((\pipe|execute|Mux32_2|Saida[30]~10_combout ) # (!\pipe|execute|alu1|LessThan0~59_cout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[30]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[30]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|LessThan0~59_cout ),
	.combout(),
	.cout(\pipe|execute|alu1|LessThan0~61_cout ));
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~61 .lut_mask = 16'h004D;
defparam \pipe|execute|alu1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \pipe|execute|alu1|LessThan0~62 (
// Equation(s):
// \pipe|execute|alu1|LessThan0~62_combout  = (\pipe|execute|Mux32_3inA|saida[31]~3_combout  & (\pipe|execute|alu1|LessThan0~61_cout  & \pipe|execute|Mux32_2|Saida[31]~8_combout )) # (!\pipe|execute|Mux32_3inA|saida[31]~3_combout  & 
// ((\pipe|execute|alu1|LessThan0~61_cout ) # (\pipe|execute|Mux32_2|Saida[31]~8_combout )))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_3inA|saida[31]~3_combout ),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[31]~8_combout ),
	.cin(\pipe|execute|alu1|LessThan0~61_cout ),
	.combout(\pipe|execute|alu1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|LessThan0~62 .lut_mask = 16'hF330;
defparam \pipe|execute|alu1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N8
cycloneive_lcell_comb \pipe|execute|alu1|Mux31~2 (
// Equation(s):
// \pipe|execute|alu1|Mux31~2_combout  = (\pipe|execute|alu1|LessThan0~62_combout  & (\pipe|execute|alucontrol|ALUctrl [0] & (\pipe|execute|alucontrol|ALUctrl [2] & \pipe|execute|alucontrol|ALUctrl [1])))

	.dataa(\pipe|execute|alu1|LessThan0~62_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|alucontrol|ALUctrl [1]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux31~2 .lut_mask = 16'h8000;
defparam \pipe|execute|alu1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N6
cycloneive_lcell_comb \pipe|execute|alu1|Mux31~1 (
// Equation(s):
// \pipe|execute|alu1|Mux31~1_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|Mux32_2|Saida[0]~4_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[0]~1_combout ))) # 
// (!\pipe|execute|Mux32_2|Saida[0]~4_combout  & (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[0]~1_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[0]~4_combout ),
	.datab(\pipe|execute|alu1|Mux31~0_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_3inA|saida[0]~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux31~1 .lut_mask = 16'hC880;
defparam \pipe|execute|alu1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N24
cycloneive_lcell_comb \pipe|execute|alu1|Mux31~3 (
// Equation(s):
// \pipe|execute|alu1|Mux31~3_combout  = (\pipe|execute|alu1|Mux31~2_combout ) # ((\pipe|execute|alu1|Mux31~1_combout ) # ((\pipe|execute|alu1|Add0~3_combout  & \pipe|execute|alu1|Mux30~0_combout )))

	.dataa(\pipe|execute|alu1|Add0~3_combout ),
	.datab(\pipe|execute|alu1|Mux31~2_combout ),
	.datac(\pipe|execute|alu1|Mux30~0_combout ),
	.datad(\pipe|execute|alu1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux31~3 .lut_mask = 16'hFFEC;
defparam \pipe|execute|alu1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N25
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux31~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[0] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder_combout  = \pipe|writeback|muxwb|Saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[0]~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N11
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~3 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~3_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [12] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [11])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [12] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [11]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [11]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [12]),
	.datad(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~3 .lut_mask = 16'hAACA;
defparam \pipe|i_d|reg1|memoriaRegs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[0] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N14
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[0]~0 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[0]~0_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[0]~0_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [0])))))

	.dataa(\pipe|writeback|muxwb|Saida[0]~0_combout ),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [0]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[0]~0 .lut_mask = 16'h0B08;
defparam \pipe|execute|Mux32_3inA|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N8
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[0]~1 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[0]~1_combout  = (\pipe|execute|Mux32_3inA|saida[0]~0_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [0] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.datab(\pipe|execute|Mux32_3inA|saida[0]~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[0]~1 .lut_mask = 16'hECEC;
defparam \pipe|execute|Mux32_3inA|saida[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \pipe|execute|alu1|Add0~8 (
// Equation(s):
// \pipe|execute|alu1|Add0~8_combout  = ((\pipe|execute|alu1|Add0~7_combout  $ (\pipe|execute|Mux32_3inA|saida[1]~63_combout  $ (!\pipe|execute|alu1|Add0~4 )))) # (GND)
// \pipe|execute|alu1|Add0~9  = CARRY((\pipe|execute|alu1|Add0~7_combout  & ((\pipe|execute|Mux32_3inA|saida[1]~63_combout ) # (!\pipe|execute|alu1|Add0~4 ))) # (!\pipe|execute|alu1|Add0~7_combout  & (\pipe|execute|Mux32_3inA|saida[1]~63_combout  & 
// !\pipe|execute|alu1|Add0~4 )))

	.dataa(\pipe|execute|alu1|Add0~7_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[1]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~4 ),
	.combout(\pipe|execute|alu1|Add0~8_combout ),
	.cout(\pipe|execute|alu1|Add0~9 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~8 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \pipe|execute|alu1|Add0~10 (
// Equation(s):
// \pipe|execute|alu1|Add0~10_combout  = (\pipe|execute|Mux32_3inA|saida[2]~61_combout  & ((\pipe|execute|alu1|Add0~6_combout  & (\pipe|execute|alu1|Add0~9  & VCC)) # (!\pipe|execute|alu1|Add0~6_combout  & (!\pipe|execute|alu1|Add0~9 )))) # 
// (!\pipe|execute|Mux32_3inA|saida[2]~61_combout  & ((\pipe|execute|alu1|Add0~6_combout  & (!\pipe|execute|alu1|Add0~9 )) # (!\pipe|execute|alu1|Add0~6_combout  & ((\pipe|execute|alu1|Add0~9 ) # (GND)))))
// \pipe|execute|alu1|Add0~11  = CARRY((\pipe|execute|Mux32_3inA|saida[2]~61_combout  & (!\pipe|execute|alu1|Add0~6_combout  & !\pipe|execute|alu1|Add0~9 )) # (!\pipe|execute|Mux32_3inA|saida[2]~61_combout  & ((!\pipe|execute|alu1|Add0~9 ) # 
// (!\pipe|execute|alu1|Add0~6_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[2]~61_combout ),
	.datab(\pipe|execute|alu1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~9 ),
	.combout(\pipe|execute|alu1|Add0~10_combout ),
	.cout(\pipe|execute|alu1|Add0~11 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~10 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \pipe|execute|alu1|Add0~12 (
// Equation(s):
// \pipe|execute|alu1|Add0~12_combout  = ((\pipe|execute|Mux32_3inA|saida[3]~59_combout  $ (\pipe|execute|alu1|Add0~5_combout  $ (!\pipe|execute|alu1|Add0~11 )))) # (GND)
// \pipe|execute|alu1|Add0~13  = CARRY((\pipe|execute|Mux32_3inA|saida[3]~59_combout  & ((\pipe|execute|alu1|Add0~5_combout ) # (!\pipe|execute|alu1|Add0~11 ))) # (!\pipe|execute|Mux32_3inA|saida[3]~59_combout  & (\pipe|execute|alu1|Add0~5_combout  & 
// !\pipe|execute|alu1|Add0~11 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[3]~59_combout ),
	.datab(\pipe|execute|alu1|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~11 ),
	.combout(\pipe|execute|alu1|Add0~12_combout ),
	.cout(\pipe|execute|alu1|Add0~13 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~12 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \pipe|execute|alu1|Add0~15 (
// Equation(s):
// \pipe|execute|alu1|Add0~15_combout  = (\pipe|execute|alu1|Add0~14_combout  & ((\pipe|execute|Mux32_3inA|saida[4]~57_combout  & (\pipe|execute|alu1|Add0~13  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[4]~57_combout  & (!\pipe|execute|alu1|Add0~13 )))) # 
// (!\pipe|execute|alu1|Add0~14_combout  & ((\pipe|execute|Mux32_3inA|saida[4]~57_combout  & (!\pipe|execute|alu1|Add0~13 )) # (!\pipe|execute|Mux32_3inA|saida[4]~57_combout  & ((\pipe|execute|alu1|Add0~13 ) # (GND)))))
// \pipe|execute|alu1|Add0~16  = CARRY((\pipe|execute|alu1|Add0~14_combout  & (!\pipe|execute|Mux32_3inA|saida[4]~57_combout  & !\pipe|execute|alu1|Add0~13 )) # (!\pipe|execute|alu1|Add0~14_combout  & ((!\pipe|execute|alu1|Add0~13 ) # 
// (!\pipe|execute|Mux32_3inA|saida[4]~57_combout ))))

	.dataa(\pipe|execute|alu1|Add0~14_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[4]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~13 ),
	.combout(\pipe|execute|alu1|Add0~15_combout ),
	.cout(\pipe|execute|alu1|Add0~16 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~15 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \pipe|execute|alu1|Add0~20 (
// Equation(s):
// \pipe|execute|alu1|Add0~20_combout  = ((\pipe|execute|alu1|Add0~19_combout  $ (\pipe|execute|Mux32_3inA|saida[5]~55_combout  $ (!\pipe|execute|alu1|Add0~16 )))) # (GND)
// \pipe|execute|alu1|Add0~21  = CARRY((\pipe|execute|alu1|Add0~19_combout  & ((\pipe|execute|Mux32_3inA|saida[5]~55_combout ) # (!\pipe|execute|alu1|Add0~16 ))) # (!\pipe|execute|alu1|Add0~19_combout  & (\pipe|execute|Mux32_3inA|saida[5]~55_combout  & 
// !\pipe|execute|alu1|Add0~16 )))

	.dataa(\pipe|execute|alu1|Add0~19_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[5]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~16 ),
	.combout(\pipe|execute|alu1|Add0~20_combout ),
	.cout(\pipe|execute|alu1|Add0~21 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~20 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \pipe|execute|alu1|Add0~22 (
// Equation(s):
// \pipe|execute|alu1|Add0~22_combout  = (\pipe|execute|alu1|Add0~18_combout  & ((\pipe|execute|Mux32_3inA|saida[6]~53_combout  & (\pipe|execute|alu1|Add0~21  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[6]~53_combout  & (!\pipe|execute|alu1|Add0~21 )))) # 
// (!\pipe|execute|alu1|Add0~18_combout  & ((\pipe|execute|Mux32_3inA|saida[6]~53_combout  & (!\pipe|execute|alu1|Add0~21 )) # (!\pipe|execute|Mux32_3inA|saida[6]~53_combout  & ((\pipe|execute|alu1|Add0~21 ) # (GND)))))
// \pipe|execute|alu1|Add0~23  = CARRY((\pipe|execute|alu1|Add0~18_combout  & (!\pipe|execute|Mux32_3inA|saida[6]~53_combout  & !\pipe|execute|alu1|Add0~21 )) # (!\pipe|execute|alu1|Add0~18_combout  & ((!\pipe|execute|alu1|Add0~21 ) # 
// (!\pipe|execute|Mux32_3inA|saida[6]~53_combout ))))

	.dataa(\pipe|execute|alu1|Add0~18_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[6]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~21 ),
	.combout(\pipe|execute|alu1|Add0~22_combout ),
	.cout(\pipe|execute|alu1|Add0~23 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~22 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
cycloneive_lcell_comb \pipe|execute|alu1|Add0~24 (
// Equation(s):
// \pipe|execute|alu1|Add0~24_combout  = ((\pipe|execute|Mux32_3inA|saida[7]~51_combout  $ (\pipe|execute|alu1|Add0~17_combout  $ (!\pipe|execute|alu1|Add0~23 )))) # (GND)
// \pipe|execute|alu1|Add0~25  = CARRY((\pipe|execute|Mux32_3inA|saida[7]~51_combout  & ((\pipe|execute|alu1|Add0~17_combout ) # (!\pipe|execute|alu1|Add0~23 ))) # (!\pipe|execute|Mux32_3inA|saida[7]~51_combout  & (\pipe|execute|alu1|Add0~17_combout  & 
// !\pipe|execute|alu1|Add0~23 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[7]~51_combout ),
	.datab(\pipe|execute|alu1|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~23 ),
	.combout(\pipe|execute|alu1|Add0~24_combout ),
	.cout(\pipe|execute|alu1|Add0~25 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~24 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \pipe|execute|alu1|Add0~27 (
// Equation(s):
// \pipe|execute|alu1|Add0~27_combout  = (\pipe|execute|alu1|Add0~26_combout  & ((\pipe|execute|Mux32_3inA|saida[8]~49_combout  & (\pipe|execute|alu1|Add0~25  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[8]~49_combout  & (!\pipe|execute|alu1|Add0~25 )))) # 
// (!\pipe|execute|alu1|Add0~26_combout  & ((\pipe|execute|Mux32_3inA|saida[8]~49_combout  & (!\pipe|execute|alu1|Add0~25 )) # (!\pipe|execute|Mux32_3inA|saida[8]~49_combout  & ((\pipe|execute|alu1|Add0~25 ) # (GND)))))
// \pipe|execute|alu1|Add0~28  = CARRY((\pipe|execute|alu1|Add0~26_combout  & (!\pipe|execute|Mux32_3inA|saida[8]~49_combout  & !\pipe|execute|alu1|Add0~25 )) # (!\pipe|execute|alu1|Add0~26_combout  & ((!\pipe|execute|alu1|Add0~25 ) # 
// (!\pipe|execute|Mux32_3inA|saida[8]~49_combout ))))

	.dataa(\pipe|execute|alu1|Add0~26_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[8]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~25 ),
	.combout(\pipe|execute|alu1|Add0~27_combout ),
	.cout(\pipe|execute|alu1|Add0~28 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~27 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N4
cycloneive_lcell_comb \pipe|execute|alu1|Add0~32 (
// Equation(s):
// \pipe|execute|alu1|Add0~32_combout  = ((\pipe|execute|Mux32_3inA|saida[9]~47_combout  $ (\pipe|execute|alu1|Add0~31_combout  $ (!\pipe|execute|alu1|Add0~28 )))) # (GND)
// \pipe|execute|alu1|Add0~33  = CARRY((\pipe|execute|Mux32_3inA|saida[9]~47_combout  & ((\pipe|execute|alu1|Add0~31_combout ) # (!\pipe|execute|alu1|Add0~28 ))) # (!\pipe|execute|Mux32_3inA|saida[9]~47_combout  & (\pipe|execute|alu1|Add0~31_combout  & 
// !\pipe|execute|alu1|Add0~28 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[9]~47_combout ),
	.datab(\pipe|execute|alu1|Add0~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~28 ),
	.combout(\pipe|execute|alu1|Add0~32_combout ),
	.cout(\pipe|execute|alu1|Add0~33 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~32 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
cycloneive_lcell_comb \pipe|execute|alu1|Add0~34 (
// Equation(s):
// \pipe|execute|alu1|Add0~34_combout  = (\pipe|execute|Mux32_3inA|saida[10]~45_combout  & ((\pipe|execute|alu1|Add0~30_combout  & (\pipe|execute|alu1|Add0~33  & VCC)) # (!\pipe|execute|alu1|Add0~30_combout  & (!\pipe|execute|alu1|Add0~33 )))) # 
// (!\pipe|execute|Mux32_3inA|saida[10]~45_combout  & ((\pipe|execute|alu1|Add0~30_combout  & (!\pipe|execute|alu1|Add0~33 )) # (!\pipe|execute|alu1|Add0~30_combout  & ((\pipe|execute|alu1|Add0~33 ) # (GND)))))
// \pipe|execute|alu1|Add0~35  = CARRY((\pipe|execute|Mux32_3inA|saida[10]~45_combout  & (!\pipe|execute|alu1|Add0~30_combout  & !\pipe|execute|alu1|Add0~33 )) # (!\pipe|execute|Mux32_3inA|saida[10]~45_combout  & ((!\pipe|execute|alu1|Add0~33 ) # 
// (!\pipe|execute|alu1|Add0~30_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[10]~45_combout ),
	.datab(\pipe|execute|alu1|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~33 ),
	.combout(\pipe|execute|alu1|Add0~34_combout ),
	.cout(\pipe|execute|alu1|Add0~35 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~34 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
cycloneive_lcell_comb \pipe|execute|alu1|Add0~36 (
// Equation(s):
// \pipe|execute|alu1|Add0~36_combout  = ((\pipe|execute|Mux32_3inA|saida[11]~43_combout  $ (\pipe|execute|alu1|Add0~29_combout  $ (!\pipe|execute|alu1|Add0~35 )))) # (GND)
// \pipe|execute|alu1|Add0~37  = CARRY((\pipe|execute|Mux32_3inA|saida[11]~43_combout  & ((\pipe|execute|alu1|Add0~29_combout ) # (!\pipe|execute|alu1|Add0~35 ))) # (!\pipe|execute|Mux32_3inA|saida[11]~43_combout  & (\pipe|execute|alu1|Add0~29_combout  & 
// !\pipe|execute|alu1|Add0~35 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[11]~43_combout ),
	.datab(\pipe|execute|alu1|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~35 ),
	.combout(\pipe|execute|alu1|Add0~36_combout ),
	.cout(\pipe|execute|alu1|Add0~37 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~36 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \pipe|execute|alu1|Add0~39 (
// Equation(s):
// \pipe|execute|alu1|Add0~39_combout  = (\pipe|execute|alu1|Add0~38_combout  & ((\pipe|execute|Mux32_3inA|saida[12]~41_combout  & (\pipe|execute|alu1|Add0~37  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[12]~41_combout  & (!\pipe|execute|alu1|Add0~37 )))) # 
// (!\pipe|execute|alu1|Add0~38_combout  & ((\pipe|execute|Mux32_3inA|saida[12]~41_combout  & (!\pipe|execute|alu1|Add0~37 )) # (!\pipe|execute|Mux32_3inA|saida[12]~41_combout  & ((\pipe|execute|alu1|Add0~37 ) # (GND)))))
// \pipe|execute|alu1|Add0~40  = CARRY((\pipe|execute|alu1|Add0~38_combout  & (!\pipe|execute|Mux32_3inA|saida[12]~41_combout  & !\pipe|execute|alu1|Add0~37 )) # (!\pipe|execute|alu1|Add0~38_combout  & ((!\pipe|execute|alu1|Add0~37 ) # 
// (!\pipe|execute|Mux32_3inA|saida[12]~41_combout ))))

	.dataa(\pipe|execute|alu1|Add0~38_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[12]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~37 ),
	.combout(\pipe|execute|alu1|Add0~39_combout ),
	.cout(\pipe|execute|alu1|Add0~40 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~39 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~44 (
// Equation(s):
// \pipe|execute|alu1|Add0~44_combout  = ((\pipe|execute|Mux32_3inA|saida[13]~39_combout  $ (\pipe|execute|alu1|Add0~43_combout  $ (!\pipe|execute|alu1|Add0~40 )))) # (GND)
// \pipe|execute|alu1|Add0~45  = CARRY((\pipe|execute|Mux32_3inA|saida[13]~39_combout  & ((\pipe|execute|alu1|Add0~43_combout ) # (!\pipe|execute|alu1|Add0~40 ))) # (!\pipe|execute|Mux32_3inA|saida[13]~39_combout  & (\pipe|execute|alu1|Add0~43_combout  & 
// !\pipe|execute|alu1|Add0~40 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[13]~39_combout ),
	.datab(\pipe|execute|alu1|Add0~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~40 ),
	.combout(\pipe|execute|alu1|Add0~44_combout ),
	.cout(\pipe|execute|alu1|Add0~45 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~44 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N14
cycloneive_lcell_comb \pipe|execute|alu1|Add0~46 (
// Equation(s):
// \pipe|execute|alu1|Add0~46_combout  = (\pipe|execute|Mux32_3inA|saida[14]~37_combout  & ((\pipe|execute|alu1|Add0~42_combout  & (\pipe|execute|alu1|Add0~45  & VCC)) # (!\pipe|execute|alu1|Add0~42_combout  & (!\pipe|execute|alu1|Add0~45 )))) # 
// (!\pipe|execute|Mux32_3inA|saida[14]~37_combout  & ((\pipe|execute|alu1|Add0~42_combout  & (!\pipe|execute|alu1|Add0~45 )) # (!\pipe|execute|alu1|Add0~42_combout  & ((\pipe|execute|alu1|Add0~45 ) # (GND)))))
// \pipe|execute|alu1|Add0~47  = CARRY((\pipe|execute|Mux32_3inA|saida[14]~37_combout  & (!\pipe|execute|alu1|Add0~42_combout  & !\pipe|execute|alu1|Add0~45 )) # (!\pipe|execute|Mux32_3inA|saida[14]~37_combout  & ((!\pipe|execute|alu1|Add0~45 ) # 
// (!\pipe|execute|alu1|Add0~42_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[14]~37_combout ),
	.datab(\pipe|execute|alu1|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~45 ),
	.combout(\pipe|execute|alu1|Add0~46_combout ),
	.cout(\pipe|execute|alu1|Add0~47 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~46 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
cycloneive_lcell_comb \pipe|execute|alu1|Add0~48 (
// Equation(s):
// \pipe|execute|alu1|Add0~48_combout  = ((\pipe|execute|Mux32_3inA|saida[15]~35_combout  $ (\pipe|execute|alu1|Add0~41_combout  $ (!\pipe|execute|alu1|Add0~47 )))) # (GND)
// \pipe|execute|alu1|Add0~49  = CARRY((\pipe|execute|Mux32_3inA|saida[15]~35_combout  & ((\pipe|execute|alu1|Add0~41_combout ) # (!\pipe|execute|alu1|Add0~47 ))) # (!\pipe|execute|Mux32_3inA|saida[15]~35_combout  & (\pipe|execute|alu1|Add0~41_combout  & 
// !\pipe|execute|alu1|Add0~47 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[15]~35_combout ),
	.datab(\pipe|execute|alu1|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~47 ),
	.combout(\pipe|execute|alu1|Add0~48_combout ),
	.cout(\pipe|execute|alu1|Add0~49 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~48 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
cycloneive_lcell_comb \pipe|execute|alu1|Add0~51 (
// Equation(s):
// \pipe|execute|alu1|Add0~51_combout  = (\pipe|execute|alu1|Add0~50_combout  & ((\pipe|execute|Mux32_3inA|saida[16]~33_combout  & (\pipe|execute|alu1|Add0~49  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[16]~33_combout  & (!\pipe|execute|alu1|Add0~49 )))) # 
// (!\pipe|execute|alu1|Add0~50_combout  & ((\pipe|execute|Mux32_3inA|saida[16]~33_combout  & (!\pipe|execute|alu1|Add0~49 )) # (!\pipe|execute|Mux32_3inA|saida[16]~33_combout  & ((\pipe|execute|alu1|Add0~49 ) # (GND)))))
// \pipe|execute|alu1|Add0~52  = CARRY((\pipe|execute|alu1|Add0~50_combout  & (!\pipe|execute|Mux32_3inA|saida[16]~33_combout  & !\pipe|execute|alu1|Add0~49 )) # (!\pipe|execute|alu1|Add0~50_combout  & ((!\pipe|execute|alu1|Add0~49 ) # 
// (!\pipe|execute|Mux32_3inA|saida[16]~33_combout ))))

	.dataa(\pipe|execute|alu1|Add0~50_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[16]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~49 ),
	.combout(\pipe|execute|alu1|Add0~51_combout ),
	.cout(\pipe|execute|alu1|Add0~52 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~51 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
cycloneive_lcell_comb \pipe|execute|alu1|Add0~56 (
// Equation(s):
// \pipe|execute|alu1|Add0~56_combout  = ((\pipe|execute|Mux32_3inA|saida[17]~31_combout  $ (\pipe|execute|alu1|Add0~55_combout  $ (!\pipe|execute|alu1|Add0~52 )))) # (GND)
// \pipe|execute|alu1|Add0~57  = CARRY((\pipe|execute|Mux32_3inA|saida[17]~31_combout  & ((\pipe|execute|alu1|Add0~55_combout ) # (!\pipe|execute|alu1|Add0~52 ))) # (!\pipe|execute|Mux32_3inA|saida[17]~31_combout  & (\pipe|execute|alu1|Add0~55_combout  & 
// !\pipe|execute|alu1|Add0~52 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[17]~31_combout ),
	.datab(\pipe|execute|alu1|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~52 ),
	.combout(\pipe|execute|alu1|Add0~56_combout ),
	.cout(\pipe|execute|alu1|Add0~57 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~56 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
cycloneive_lcell_comb \pipe|execute|alu1|Add0~58 (
// Equation(s):
// \pipe|execute|alu1|Add0~58_combout  = (\pipe|execute|alu1|Add0~54_combout  & ((\pipe|execute|Mux32_3inA|saida[18]~29_combout  & (\pipe|execute|alu1|Add0~57  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[18]~29_combout  & (!\pipe|execute|alu1|Add0~57 )))) # 
// (!\pipe|execute|alu1|Add0~54_combout  & ((\pipe|execute|Mux32_3inA|saida[18]~29_combout  & (!\pipe|execute|alu1|Add0~57 )) # (!\pipe|execute|Mux32_3inA|saida[18]~29_combout  & ((\pipe|execute|alu1|Add0~57 ) # (GND)))))
// \pipe|execute|alu1|Add0~59  = CARRY((\pipe|execute|alu1|Add0~54_combout  & (!\pipe|execute|Mux32_3inA|saida[18]~29_combout  & !\pipe|execute|alu1|Add0~57 )) # (!\pipe|execute|alu1|Add0~54_combout  & ((!\pipe|execute|alu1|Add0~57 ) # 
// (!\pipe|execute|Mux32_3inA|saida[18]~29_combout ))))

	.dataa(\pipe|execute|alu1|Add0~54_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[18]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~57 ),
	.combout(\pipe|execute|alu1|Add0~58_combout ),
	.cout(\pipe|execute|alu1|Add0~59 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~58 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \pipe|execute|alu1|Add0~60 (
// Equation(s):
// \pipe|execute|alu1|Add0~60_combout  = ((\pipe|execute|alu1|Add0~53_combout  $ (\pipe|execute|Mux32_3inA|saida[19]~27_combout  $ (!\pipe|execute|alu1|Add0~59 )))) # (GND)
// \pipe|execute|alu1|Add0~61  = CARRY((\pipe|execute|alu1|Add0~53_combout  & ((\pipe|execute|Mux32_3inA|saida[19]~27_combout ) # (!\pipe|execute|alu1|Add0~59 ))) # (!\pipe|execute|alu1|Add0~53_combout  & (\pipe|execute|Mux32_3inA|saida[19]~27_combout  & 
// !\pipe|execute|alu1|Add0~59 )))

	.dataa(\pipe|execute|alu1|Add0~53_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[19]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~59 ),
	.combout(\pipe|execute|alu1|Add0~60_combout ),
	.cout(\pipe|execute|alu1|Add0~61 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~60 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
cycloneive_lcell_comb \pipe|execute|alu1|Add0~63 (
// Equation(s):
// \pipe|execute|alu1|Add0~63_combout  = (\pipe|execute|Mux32_3inA|saida[20]~25_combout  & ((\pipe|execute|alu1|Add0~62_combout  & (\pipe|execute|alu1|Add0~61  & VCC)) # (!\pipe|execute|alu1|Add0~62_combout  & (!\pipe|execute|alu1|Add0~61 )))) # 
// (!\pipe|execute|Mux32_3inA|saida[20]~25_combout  & ((\pipe|execute|alu1|Add0~62_combout  & (!\pipe|execute|alu1|Add0~61 )) # (!\pipe|execute|alu1|Add0~62_combout  & ((\pipe|execute|alu1|Add0~61 ) # (GND)))))
// \pipe|execute|alu1|Add0~64  = CARRY((\pipe|execute|Mux32_3inA|saida[20]~25_combout  & (!\pipe|execute|alu1|Add0~62_combout  & !\pipe|execute|alu1|Add0~61 )) # (!\pipe|execute|Mux32_3inA|saida[20]~25_combout  & ((!\pipe|execute|alu1|Add0~61 ) # 
// (!\pipe|execute|alu1|Add0~62_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[20]~25_combout ),
	.datab(\pipe|execute|alu1|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~61 ),
	.combout(\pipe|execute|alu1|Add0~63_combout ),
	.cout(\pipe|execute|alu1|Add0~64 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~63 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \pipe|execute|alu1|Add0~68 (
// Equation(s):
// \pipe|execute|alu1|Add0~68_combout  = ((\pipe|execute|alu1|Add0~67_combout  $ (\pipe|execute|Mux32_3inA|saida[21]~23_combout  $ (!\pipe|execute|alu1|Add0~64 )))) # (GND)
// \pipe|execute|alu1|Add0~69  = CARRY((\pipe|execute|alu1|Add0~67_combout  & ((\pipe|execute|Mux32_3inA|saida[21]~23_combout ) # (!\pipe|execute|alu1|Add0~64 ))) # (!\pipe|execute|alu1|Add0~67_combout  & (\pipe|execute|Mux32_3inA|saida[21]~23_combout  & 
// !\pipe|execute|alu1|Add0~64 )))

	.dataa(\pipe|execute|alu1|Add0~67_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[21]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~64 ),
	.combout(\pipe|execute|alu1|Add0~68_combout ),
	.cout(\pipe|execute|alu1|Add0~69 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~68 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb \pipe|execute|alu1|Add0~70 (
// Equation(s):
// \pipe|execute|alu1|Add0~70_combout  = (\pipe|execute|alu1|Add0~66_combout  & ((\pipe|execute|Mux32_3inA|saida[22]~21_combout  & (\pipe|execute|alu1|Add0~69  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[22]~21_combout  & (!\pipe|execute|alu1|Add0~69 )))) # 
// (!\pipe|execute|alu1|Add0~66_combout  & ((\pipe|execute|Mux32_3inA|saida[22]~21_combout  & (!\pipe|execute|alu1|Add0~69 )) # (!\pipe|execute|Mux32_3inA|saida[22]~21_combout  & ((\pipe|execute|alu1|Add0~69 ) # (GND)))))
// \pipe|execute|alu1|Add0~71  = CARRY((\pipe|execute|alu1|Add0~66_combout  & (!\pipe|execute|Mux32_3inA|saida[22]~21_combout  & !\pipe|execute|alu1|Add0~69 )) # (!\pipe|execute|alu1|Add0~66_combout  & ((!\pipe|execute|alu1|Add0~69 ) # 
// (!\pipe|execute|Mux32_3inA|saida[22]~21_combout ))))

	.dataa(\pipe|execute|alu1|Add0~66_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[22]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~69 ),
	.combout(\pipe|execute|alu1|Add0~70_combout ),
	.cout(\pipe|execute|alu1|Add0~71 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~70 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N0
cycloneive_lcell_comb \pipe|execute|alu1|Add0~72 (
// Equation(s):
// \pipe|execute|alu1|Add0~72_combout  = ((\pipe|execute|Mux32_3inA|saida[23]~19_combout  $ (\pipe|execute|alu1|Add0~65_combout  $ (!\pipe|execute|alu1|Add0~71 )))) # (GND)
// \pipe|execute|alu1|Add0~73  = CARRY((\pipe|execute|Mux32_3inA|saida[23]~19_combout  & ((\pipe|execute|alu1|Add0~65_combout ) # (!\pipe|execute|alu1|Add0~71 ))) # (!\pipe|execute|Mux32_3inA|saida[23]~19_combout  & (\pipe|execute|alu1|Add0~65_combout  & 
// !\pipe|execute|alu1|Add0~71 )))

	.dataa(\pipe|execute|Mux32_3inA|saida[23]~19_combout ),
	.datab(\pipe|execute|alu1|Add0~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~71 ),
	.combout(\pipe|execute|alu1|Add0~72_combout ),
	.cout(\pipe|execute|alu1|Add0~73 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~72 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N2
cycloneive_lcell_comb \pipe|execute|alu1|Add0~75 (
// Equation(s):
// \pipe|execute|alu1|Add0~75_combout  = (\pipe|execute|alu1|Add0~74_combout  & ((\pipe|execute|Mux32_3inA|saida[24]~17_combout  & (\pipe|execute|alu1|Add0~73  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[24]~17_combout  & (!\pipe|execute|alu1|Add0~73 )))) # 
// (!\pipe|execute|alu1|Add0~74_combout  & ((\pipe|execute|Mux32_3inA|saida[24]~17_combout  & (!\pipe|execute|alu1|Add0~73 )) # (!\pipe|execute|Mux32_3inA|saida[24]~17_combout  & ((\pipe|execute|alu1|Add0~73 ) # (GND)))))
// \pipe|execute|alu1|Add0~76  = CARRY((\pipe|execute|alu1|Add0~74_combout  & (!\pipe|execute|Mux32_3inA|saida[24]~17_combout  & !\pipe|execute|alu1|Add0~73 )) # (!\pipe|execute|alu1|Add0~74_combout  & ((!\pipe|execute|alu1|Add0~73 ) # 
// (!\pipe|execute|Mux32_3inA|saida[24]~17_combout ))))

	.dataa(\pipe|execute|alu1|Add0~74_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[24]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~73 ),
	.combout(\pipe|execute|alu1|Add0~75_combout ),
	.cout(\pipe|execute|alu1|Add0~76 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~75 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N4
cycloneive_lcell_comb \pipe|execute|alu1|Add0~80 (
// Equation(s):
// \pipe|execute|alu1|Add0~80_combout  = ((\pipe|execute|alu1|Add0~79_combout  $ (\pipe|execute|Mux32_3inA|saida[25]~15_combout  $ (!\pipe|execute|alu1|Add0~76 )))) # (GND)
// \pipe|execute|alu1|Add0~81  = CARRY((\pipe|execute|alu1|Add0~79_combout  & ((\pipe|execute|Mux32_3inA|saida[25]~15_combout ) # (!\pipe|execute|alu1|Add0~76 ))) # (!\pipe|execute|alu1|Add0~79_combout  & (\pipe|execute|Mux32_3inA|saida[25]~15_combout  & 
// !\pipe|execute|alu1|Add0~76 )))

	.dataa(\pipe|execute|alu1|Add0~79_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[25]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~76 ),
	.combout(\pipe|execute|alu1|Add0~80_combout ),
	.cout(\pipe|execute|alu1|Add0~81 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~80 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N6
cycloneive_lcell_comb \pipe|execute|alu1|Add0~82 (
// Equation(s):
// \pipe|execute|alu1|Add0~82_combout  = (\pipe|execute|Mux32_3inA|saida[26]~13_combout  & ((\pipe|execute|alu1|Add0~78_combout  & (\pipe|execute|alu1|Add0~81  & VCC)) # (!\pipe|execute|alu1|Add0~78_combout  & (!\pipe|execute|alu1|Add0~81 )))) # 
// (!\pipe|execute|Mux32_3inA|saida[26]~13_combout  & ((\pipe|execute|alu1|Add0~78_combout  & (!\pipe|execute|alu1|Add0~81 )) # (!\pipe|execute|alu1|Add0~78_combout  & ((\pipe|execute|alu1|Add0~81 ) # (GND)))))
// \pipe|execute|alu1|Add0~83  = CARRY((\pipe|execute|Mux32_3inA|saida[26]~13_combout  & (!\pipe|execute|alu1|Add0~78_combout  & !\pipe|execute|alu1|Add0~81 )) # (!\pipe|execute|Mux32_3inA|saida[26]~13_combout  & ((!\pipe|execute|alu1|Add0~81 ) # 
// (!\pipe|execute|alu1|Add0~78_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[26]~13_combout ),
	.datab(\pipe|execute|alu1|Add0~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~81 ),
	.combout(\pipe|execute|alu1|Add0~82_combout ),
	.cout(\pipe|execute|alu1|Add0~83 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~82 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N8
cycloneive_lcell_comb \pipe|execute|alu1|Add0~84 (
// Equation(s):
// \pipe|execute|alu1|Add0~84_combout  = ((\pipe|execute|alu1|Add0~77_combout  $ (\pipe|execute|Mux32_3inA|saida[27]~11_combout  $ (!\pipe|execute|alu1|Add0~83 )))) # (GND)
// \pipe|execute|alu1|Add0~85  = CARRY((\pipe|execute|alu1|Add0~77_combout  & ((\pipe|execute|Mux32_3inA|saida[27]~11_combout ) # (!\pipe|execute|alu1|Add0~83 ))) # (!\pipe|execute|alu1|Add0~77_combout  & (\pipe|execute|Mux32_3inA|saida[27]~11_combout  & 
// !\pipe|execute|alu1|Add0~83 )))

	.dataa(\pipe|execute|alu1|Add0~77_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[27]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~83 ),
	.combout(\pipe|execute|alu1|Add0~84_combout ),
	.cout(\pipe|execute|alu1|Add0~85 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~84 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N10
cycloneive_lcell_comb \pipe|execute|alu1|Add0~87 (
// Equation(s):
// \pipe|execute|alu1|Add0~87_combout  = (\pipe|execute|Mux32_3inA|saida[28]~9_combout  & ((\pipe|execute|alu1|Add0~86_combout  & (\pipe|execute|alu1|Add0~85  & VCC)) # (!\pipe|execute|alu1|Add0~86_combout  & (!\pipe|execute|alu1|Add0~85 )))) # 
// (!\pipe|execute|Mux32_3inA|saida[28]~9_combout  & ((\pipe|execute|alu1|Add0~86_combout  & (!\pipe|execute|alu1|Add0~85 )) # (!\pipe|execute|alu1|Add0~86_combout  & ((\pipe|execute|alu1|Add0~85 ) # (GND)))))
// \pipe|execute|alu1|Add0~88  = CARRY((\pipe|execute|Mux32_3inA|saida[28]~9_combout  & (!\pipe|execute|alu1|Add0~86_combout  & !\pipe|execute|alu1|Add0~85 )) # (!\pipe|execute|Mux32_3inA|saida[28]~9_combout  & ((!\pipe|execute|alu1|Add0~85 ) # 
// (!\pipe|execute|alu1|Add0~86_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[28]~9_combout ),
	.datab(\pipe|execute|alu1|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~85 ),
	.combout(\pipe|execute|alu1|Add0~87_combout ),
	.cout(\pipe|execute|alu1|Add0~88 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~87 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~92 (
// Equation(s):
// \pipe|execute|alu1|Add0~92_combout  = ((\pipe|execute|alu1|Add0~91_combout  $ (\pipe|execute|Mux32_3inA|saida[29]~7_combout  $ (!\pipe|execute|alu1|Add0~88 )))) # (GND)
// \pipe|execute|alu1|Add0~93  = CARRY((\pipe|execute|alu1|Add0~91_combout  & ((\pipe|execute|Mux32_3inA|saida[29]~7_combout ) # (!\pipe|execute|alu1|Add0~88 ))) # (!\pipe|execute|alu1|Add0~91_combout  & (\pipe|execute|Mux32_3inA|saida[29]~7_combout  & 
// !\pipe|execute|alu1|Add0~88 )))

	.dataa(\pipe|execute|alu1|Add0~91_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[29]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~88 ),
	.combout(\pipe|execute|alu1|Add0~92_combout ),
	.cout(\pipe|execute|alu1|Add0~93 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~92 .lut_mask = 16'h698E;
defparam \pipe|execute|alu1|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N14
cycloneive_lcell_comb \pipe|execute|alu1|Add0~94 (
// Equation(s):
// \pipe|execute|alu1|Add0~94_combout  = (\pipe|execute|alu1|Add0~90_combout  & ((\pipe|execute|Mux32_3inA|saida[30]~5_combout  & (\pipe|execute|alu1|Add0~93  & VCC)) # (!\pipe|execute|Mux32_3inA|saida[30]~5_combout  & (!\pipe|execute|alu1|Add0~93 )))) # 
// (!\pipe|execute|alu1|Add0~90_combout  & ((\pipe|execute|Mux32_3inA|saida[30]~5_combout  & (!\pipe|execute|alu1|Add0~93 )) # (!\pipe|execute|Mux32_3inA|saida[30]~5_combout  & ((\pipe|execute|alu1|Add0~93 ) # (GND)))))
// \pipe|execute|alu1|Add0~95  = CARRY((\pipe|execute|alu1|Add0~90_combout  & (!\pipe|execute|Mux32_3inA|saida[30]~5_combout  & !\pipe|execute|alu1|Add0~93 )) # (!\pipe|execute|alu1|Add0~90_combout  & ((!\pipe|execute|alu1|Add0~93 ) # 
// (!\pipe|execute|Mux32_3inA|saida[30]~5_combout ))))

	.dataa(\pipe|execute|alu1|Add0~90_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[30]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|alu1|Add0~93 ),
	.combout(\pipe|execute|alu1|Add0~94_combout ),
	.cout(\pipe|execute|alu1|Add0~95 ));
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~94 .lut_mask = 16'h9617;
defparam \pipe|execute|alu1|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N16
cycloneive_lcell_comb \pipe|execute|alu1|Add0~96 (
// Equation(s):
// \pipe|execute|alu1|Add0~96_combout  = \pipe|execute|Mux32_3inA|saida[31]~3_combout  $ (\pipe|execute|alu1|Add0~95  $ (!\pipe|execute|alu1|Add0~89_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_3inA|saida[31]~3_combout ),
	.datac(gnd),
	.datad(\pipe|execute|alu1|Add0~89_combout ),
	.cin(\pipe|execute|alu1|Add0~95 ),
	.combout(\pipe|execute|alu1|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~96 .lut_mask = 16'h3CC3;
defparam \pipe|execute|alu1|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
cycloneive_lcell_comb \pipe|execute|alu1|Mux0~0 (
// Equation(s):
// \pipe|execute|alu1|Mux0~0_combout  = (\pipe|execute|Mux32_3inA|saida[31]~3_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[31]~8_combout ))) # (!\pipe|execute|Mux32_3inA|saida[31]~3_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[31]~8_combout ))

	.dataa(\pipe|execute|Mux32_3inA|saida[31]~3_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[31]~8_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux0~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \pipe|execute|alu1|Mux0~1 (
// Equation(s):
// \pipe|execute|alu1|Mux0~1_combout  = (\pipe|execute|alu1|Add0~96_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux0~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Add0~96_combout  & 
// (((\pipe|execute|alu1|Mux0~0_combout  & \pipe|execute|alu1|Mux31~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~96_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Mux0~0_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux0~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[31] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[31] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N12
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N13
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[31] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[31] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N22
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[31]~1 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[31]~1_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [31])

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [31]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[31]~1 .lut_mask = 16'h5500;
defparam \pipe|writeback|muxwb|Saida[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder_combout  = \pipe|writeback|muxwb|Saida[30]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[30]~2_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~10 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~10_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [72] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [71]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a30 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [72] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [71]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [72]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [71]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~10 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N9
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[30] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[30] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[30]~4 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[30]~4_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[30]~2_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [30]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [30]),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[30]~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[30]~4 .lut_mask = 16'h0E02;
defparam \pipe|execute|Mux32_3inA|saida[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[30]~5 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[30]~5_combout  = (\pipe|execute|Mux32_3inA|saida[30]~4_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [30] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[30]~4_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[30]~5 .lut_mask = 16'hFFC0;
defparam \pipe|execute|Mux32_3inA|saida[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
cycloneive_lcell_comb \pipe|execute|alu1|Mux1~0 (
// Equation(s):
// \pipe|execute|alu1|Mux1~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_3inA|saida[30]~5_combout ) # (\pipe|execute|Mux32_2|Saida[30]~10_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_3inA|saida[30]~5_combout  & \pipe|execute|Mux32_2|Saida[30]~10_combout ))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|Mux32_3inA|saida[30]~5_combout ),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[30]~10_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux1~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \pipe|execute|alu1|Mux1~1 (
// Equation(s):
// \pipe|execute|alu1|Mux1~1_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux1~0_combout ) # ((\pipe|execute|alu1|Mux30~0_combout  & \pipe|execute|alu1|Add0~94_combout )))) # (!\pipe|execute|alu1|Mux31~0_combout  & 
// (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~94_combout ))))

	.dataa(\pipe|execute|alu1|Mux31~0_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Mux1~0_combout ),
	.datad(\pipe|execute|alu1|Add0~94_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux1~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[30] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[30] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N23
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[30] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[30] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[30]~2 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[30]~2_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [30])

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[30]~2 .lut_mask = 16'h5050;
defparam \pipe|writeback|muxwb|Saida[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~13 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~13_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [70] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [69])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a29 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [70] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [69]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [70]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [69]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~13 .lut_mask = 16'hCCE4;
defparam \pipe|i_d|reg1|memoriaRegs~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[29] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[29] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[29]~11 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[29]~11_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [29])))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [29]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[29]~11 .lut_mask = 16'hE3E0;
defparam \pipe|execute|Mux32_2|Saida[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[29]~12 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[29]~12_combout  = (\pipe|execute|Mux32_2|Saida[29]~11_combout  & (((\pipe|writeback|muxwb|Saida[29]~3_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout ))) # (!\pipe|execute|Mux32_2|Saida[29]~11_combout  & 
// (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [29]))))

	.dataa(\pipe|execute|Mux32_2|Saida[29]~11_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|writeback|muxwb|Saida[29]~3_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[29]~12 .lut_mask = 16'hE6A2;
defparam \pipe|execute|Mux32_2|Saida[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \pipe|execute|alu1|Mux2~0 (
// Equation(s):
// \pipe|execute|alu1|Mux2~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[29]~12_combout ) # (\pipe|execute|Mux32_3inA|saida[29]~7_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[29]~12_combout  & \pipe|execute|Mux32_3inA|saida[29]~7_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_2|Saida[29]~12_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[29]~7_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux2~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \pipe|execute|alu1|Mux2~1 (
// Equation(s):
// \pipe|execute|alu1|Mux2~1_combout  = (\pipe|execute|alu1|Mux2~0_combout  & ((\pipe|execute|alu1|Mux31~0_combout ) # ((\pipe|execute|alu1|Mux30~0_combout  & \pipe|execute|alu1|Add0~92_combout )))) # (!\pipe|execute|alu1|Mux2~0_combout  & 
// (\pipe|execute|alu1|Mux30~0_combout  & (\pipe|execute|alu1|Add0~92_combout )))

	.dataa(\pipe|execute|alu1|Mux2~0_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Add0~92_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux2~1 .lut_mask = 16'hEAC0;
defparam \pipe|execute|alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[29] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[29] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N7
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[29] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[29] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[29]~3 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[29]~3_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [29]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[29]~3 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder_combout  = \pipe|writeback|muxwb|Saida[28]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[28]~4_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~14 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~14_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [68] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [67]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a28 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [68] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [67]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [68]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [67]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~14 .lut_mask = 16'hFD20;
defparam \pipe|i_d|reg1|memoriaRegs~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[28] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N18
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[28]~8 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[28]~8_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[28]~4_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [28]))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [28]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[28]~4_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[28]~8 .lut_mask = 16'h0E04;
defparam \pipe|execute|Mux32_3inA|saida[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[28]~9 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[28]~9_combout  = (\pipe|execute|Mux32_3inA|saida[28]~8_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [28]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[28]~8_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[28]~9 .lut_mask = 16'hECEC;
defparam \pipe|execute|Mux32_3inA|saida[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \pipe|execute|alu1|Mux3~0 (
// Equation(s):
// \pipe|execute|alu1|Mux3~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[28]~14_combout ) # (\pipe|execute|Mux32_3inA|saida[28]~9_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[28]~14_combout  & \pipe|execute|Mux32_3inA|saida[28]~9_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_2|Saida[28]~14_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[28]~9_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux3~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \pipe|execute|alu1|Mux3~1 (
// Equation(s):
// \pipe|execute|alu1|Mux3~1_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux3~0_combout ) # ((\pipe|execute|alu1|Add0~87_combout  & \pipe|execute|alu1|Mux30~0_combout )))) # (!\pipe|execute|alu1|Mux31~0_combout  & 
// (\pipe|execute|alu1|Add0~87_combout  & ((\pipe|execute|alu1|Mux30~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux31~0_combout ),
	.datab(\pipe|execute|alu1|Add0~87_combout ),
	.datac(\pipe|execute|alu1|Mux3~0_combout ),
	.datad(\pipe|execute|alu1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux3~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[28] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N14
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N15
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[28] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[28] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N16
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[28]~4 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[28]~4_combout  = (\pipe|memory|mem_wb_pipeline|saidaResUla [28] & !\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaResUla [28]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[28]~4 .lut_mask = 16'h0C0C;
defparam \pipe|writeback|muxwb|Saida[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~17 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~17_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [65])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [66] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a27 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [66] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [65]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [65]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [66]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~17 .lut_mask = 16'hDC8C;
defparam \pipe|i_d|reg1|memoriaRegs~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N17
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[27] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[27] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[27]~15 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[27]~15_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|execute|Mux32_2|Saida[2]~6_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [27])))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [27]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[27]~15 .lut_mask = 16'hD9C8;
defparam \pipe|execute|Mux32_2|Saida[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[27]~16 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[27]~16_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[27]~15_combout  & ((\pipe|writeback|muxwb|Saida[27]~5_combout ))) # (!\pipe|execute|Mux32_2|Saida[27]~15_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [27])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[27]~15_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datac(\pipe|execute|Mux32_2|Saida[27]~15_combout ),
	.datad(\pipe|writeback|muxwb|Saida[27]~5_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[27]~16 .lut_mask = 16'hF858;
defparam \pipe|execute|Mux32_2|Saida[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N24
cycloneive_lcell_comb \pipe|execute|alu1|Add0~77 (
// Equation(s):
// \pipe|execute|alu1|Add0~77_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[27]~16_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[27]~16_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~77 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N28
cycloneive_lcell_comb \pipe|execute|alu1|Mux4~0 (
// Equation(s):
// \pipe|execute|alu1|Mux4~0_combout  = (\pipe|execute|Mux32_3inA|saida[27]~11_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[27]~16_combout ))) # (!\pipe|execute|Mux32_3inA|saida[27]~11_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[27]~16_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_3inA|saida[27]~11_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_2|Saida[27]~16_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux4~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N10
cycloneive_lcell_comb \pipe|execute|alu1|Mux4~1 (
// Equation(s):
// \pipe|execute|alu1|Mux4~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~84_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux4~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux4~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~84_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux4~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N11
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[27] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[27] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N9
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[27] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[27] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[27]~5 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[27]~5_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [27])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [27]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[27]~5 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~18 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~18_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [63])))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [64] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a26 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [64] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [63]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [64]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [63]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~18 .lut_mask = 16'hF4B0;
defparam \pipe|i_d|reg1|memoriaRegs~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N9
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[26] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N4
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[26]~12 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[26]~12_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (((!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [26])))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [26]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [26]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [26]),
	.datad(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[26]~12 .lut_mask = 16'h30AA;
defparam \pipe|execute|Mux32_3inA|saida[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N22
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[26]~13 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[26]~13_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [26]))) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|Mux32_3inA|saida[26]~12_combout ))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[26]~12_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[26]~13 .lut_mask = 16'hE4E4;
defparam \pipe|execute|Mux32_3inA|saida[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N10
cycloneive_lcell_comb \pipe|execute|alu1|Mux5~0 (
// Equation(s):
// \pipe|execute|alu1|Mux5~0_combout  = (\pipe|execute|Mux32_3inA|saida[26]~13_combout  & ((\pipe|execute|Mux32_2|Saida[26]~18_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # (!\pipe|execute|Mux32_3inA|saida[26]~13_combout  & 
// (\pipe|execute|Mux32_2|Saida[26]~18_combout  & \pipe|execute|alucontrol|ALUctrl [0]))

	.dataa(\pipe|execute|Mux32_3inA|saida[26]~13_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[26]~18_combout ),
	.datac(gnd),
	.datad(\pipe|execute|alucontrol|ALUctrl [0]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux5~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N20
cycloneive_lcell_comb \pipe|execute|alu1|Mux5~1 (
// Equation(s):
// \pipe|execute|alu1|Mux5~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~82_combout ) # ((\pipe|execute|alu1|Mux5~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (\pipe|execute|alu1|Mux5~0_combout  & (\pipe|execute|alu1|Mux31~0_combout )))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Mux5~0_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Add0~82_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux5~1 .lut_mask = 16'hEAC0;
defparam \pipe|execute|alu1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N21
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[26] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N5
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[26] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[26]~6 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[26]~6_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [26]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[26]~6 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[61] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~21 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~21_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [61])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [62] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a25 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [62] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [61])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [62]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [61]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~21 .lut_mask = 16'hFB40;
defparam \pipe|i_d|reg1|memoriaRegs~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N3
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[25] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[25]~19 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[25]~19_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [25])))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [25]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[25]~19 .lut_mask = 16'hE3E0;
defparam \pipe|execute|Mux32_2|Saida[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[25]~20 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[25]~20_combout  = (\pipe|execute|Mux32_2|Saida[25]~19_combout  & (((\pipe|writeback|muxwb|Saida[25]~7_combout ) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[25]~19_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [25] & ((\pipe|execute|Mux32_2|Saida[2]~5_combout ))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datab(\pipe|writeback|muxwb|Saida[25]~7_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[25]~19_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[25]~20 .lut_mask = 16'hCAF0;
defparam \pipe|execute|Mux32_2|Saida[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N26
cycloneive_lcell_comb \pipe|execute|alu1|Add0~79 (
// Equation(s):
// \pipe|execute|alu1|Add0~79_combout  = \pipe|execute|Mux32_2|Saida[25]~20_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_2|Saida[25]~20_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [2]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~79 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N22
cycloneive_lcell_comb \pipe|execute|alu1|Mux6~0 (
// Equation(s):
// \pipe|execute|alu1|Mux6~0_combout  = (\pipe|execute|Mux32_2|Saida[25]~20_combout  & ((\pipe|execute|Mux32_3inA|saida[25]~15_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # (!\pipe|execute|Mux32_2|Saida[25]~20_combout  & 
// (\pipe|execute|Mux32_3inA|saida[25]~15_combout  & \pipe|execute|alucontrol|ALUctrl [0]))

	.dataa(\pipe|execute|Mux32_2|Saida[25]~20_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[25]~15_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux6~0 .lut_mask = 16'hE8E8;
defparam \pipe|execute|alu1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \pipe|execute|alu1|Mux6~1 (
// Equation(s):
// \pipe|execute|alu1|Mux6~1_combout  = (\pipe|execute|alu1|Add0~80_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux6~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Add0~80_combout  & 
// (((\pipe|execute|alu1|Mux6~0_combout  & \pipe|execute|alu1|Mux31~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~80_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Mux6~0_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux6~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[25] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N23
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[25] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[25]~7 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[25]~7_combout  = (\pipe|memory|mem_wb_pipeline|saidaResUla [25] & !\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0])

	.dataa(\pipe|memory|mem_wb_pipeline|saidaResUla [25]),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[25]~7 .lut_mask = 16'h0A0A;
defparam \pipe|writeback|muxwb|Saida[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[59] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~23 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~23_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [60] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [59]))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a24 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [60] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [59]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [60]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [59]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~23 .lut_mask = 16'hFD20;
defparam \pipe|i_d|reg1|memoriaRegs~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[24] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[24] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[24]~21 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[24]~21_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [24]) # ((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~6_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [24]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [24]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[24]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[24]~21 .lut_mask = 16'hADA8;
defparam \pipe|execute|Mux32_2|Saida[24]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[24]~22 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[24]~22_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[24]~21_combout  & (\pipe|writeback|muxwb|Saida[24]~8_combout )) # (!\pipe|execute|Mux32_2|Saida[24]~21_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]))))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[24]~21_combout ))))

	.dataa(\pipe|writeback|muxwb|Saida[24]~8_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datad(\pipe|execute|Mux32_2|Saida[24]~21_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[24]~22 .lut_mask = 16'hBBC0;
defparam \pipe|execute|Mux32_2|Saida[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N30
cycloneive_lcell_comb \pipe|execute|alu1|Mux7~0 (
// Equation(s):
// \pipe|execute|alu1|Mux7~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[24]~22_combout ) # (\pipe|execute|Mux32_3inA|saida[24]~17_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[24]~22_combout  & \pipe|execute|Mux32_3inA|saida[24]~17_combout ))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_2|Saida[24]~22_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[24]~17_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux7~0 .lut_mask = 16'hFAA0;
defparam \pipe|execute|alu1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \pipe|execute|alu1|Mux7~1 (
// Equation(s):
// \pipe|execute|alu1|Mux7~1_combout  = (\pipe|execute|alu1|Mux7~0_combout  & ((\pipe|execute|alu1|Mux31~0_combout ) # ((\pipe|execute|alu1|Mux30~0_combout  & \pipe|execute|alu1|Add0~75_combout )))) # (!\pipe|execute|alu1|Mux7~0_combout  & 
// (\pipe|execute|alu1|Mux30~0_combout  & (\pipe|execute|alu1|Add0~75_combout )))

	.dataa(\pipe|execute|alu1|Mux7~0_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Add0~75_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux7~1 .lut_mask = 16'hEAC0;
defparam \pipe|execute|alu1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[24] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[24] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N1
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[24] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[24] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N12
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[24]~8 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[24]~8_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [24])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [24]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[24]~8 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder_combout  = \pipe|writeback|muxwb|Saida[23]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[23]~9_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~24 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~24_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [58] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [57]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a23 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [58] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [57]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [58]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [57]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~24 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[23] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[23]~18 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[23]~18_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[23]~9_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [23]))))

	.dataa(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [23]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[23]~9_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[23]~18 .lut_mask = 16'h0E04;
defparam \pipe|execute|Mux32_3inA|saida[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[23]~19 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[23]~19_combout  = (\pipe|execute|Mux32_3inA|saida[23]~18_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [23] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[23]~18_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[23]~19 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N20
cycloneive_lcell_comb \pipe|execute|alu1|Mux8~0 (
// Equation(s):
// \pipe|execute|alu1|Mux8~0_combout  = (\pipe|execute|Mux32_2|Saida[23]~24_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[23]~19_combout ))) # (!\pipe|execute|Mux32_2|Saida[23]~24_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[23]~19_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[23]~24_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_3inA|saida[23]~19_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux8~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N4
cycloneive_lcell_comb \pipe|execute|alu1|Mux8~1 (
// Equation(s):
// \pipe|execute|alu1|Mux8~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~72_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux8~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux8~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~72_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux8~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N5
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[23] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N6
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N7
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[23] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[23]~9 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[23]~9_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [23]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[23]~9 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~27 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~27_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [55])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [56] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a22 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [56] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [55]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [55]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [56]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~27 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N27
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[22] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[22]~25 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[22]~25_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|ex_mem_pipeline|resultadoUla [22]) # (\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead2 [22] & ((!\pipe|execute|Mux32_2|Saida[2]~6_combout ))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead2 [22]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.datad(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[22]~25 .lut_mask = 16'hCCE2;
defparam \pipe|execute|Mux32_2|Saida[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[22]~26 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[22]~26_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[22]~25_combout  & (\pipe|writeback|muxwb|Saida[22]~10_combout )) # (!\pipe|execute|Mux32_2|Saida[22]~25_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]))))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[22]~25_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|writeback|muxwb|Saida[22]~10_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[22]~25_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[22]~26 .lut_mask = 16'hDAD0;
defparam \pipe|execute|Mux32_2|Saida[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \pipe|execute|alu1|Mux9~0 (
// Equation(s):
// \pipe|execute|alu1|Mux9~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[22]~26_combout ) # (\pipe|execute|Mux32_3inA|saida[22]~21_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[22]~26_combout  & \pipe|execute|Mux32_3inA|saida[22]~21_combout ))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|Mux32_2|Saida[22]~26_combout ),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_3inA|saida[22]~21_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux9~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N14
cycloneive_lcell_comb \pipe|execute|alu1|Mux9~1 (
// Equation(s):
// \pipe|execute|alu1|Mux9~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~70_combout ) # ((\pipe|execute|alu1|Mux9~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (\pipe|execute|alu1|Mux9~0_combout  & (\pipe|execute|alu1|Mux31~0_combout )))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Mux9~0_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Add0~70_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux9~1 .lut_mask = 16'hEAC0;
defparam \pipe|execute|alu1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N15
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[22] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N23
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[22] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[22]~10 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[22]~10_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [22])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[22]~10 .lut_mask = 16'h3030;
defparam \pipe|writeback|muxwb|Saida[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~29 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~29_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [54] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [53])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a21 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [54] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [53]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [53]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [54]),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~29 .lut_mask = 16'hAEA2;
defparam \pipe|i_d|reg1|memoriaRegs~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[21] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[21]~27 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[21]~27_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|execute|Mux32_2|Saida[2]~6_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15])) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [21])))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [21]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[21]~27 .lut_mask = 16'hD9C8;
defparam \pipe|execute|Mux32_2|Saida[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[21]~28 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[21]~28_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[21]~27_combout  & ((\pipe|writeback|muxwb|Saida[21]~11_combout ))) # (!\pipe|execute|Mux32_2|Saida[21]~27_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [21])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[21]~27_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|Mux32_2|Saida[21]~27_combout ),
	.datad(\pipe|writeback|muxwb|Saida[21]~11_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[21]~28 .lut_mask = 16'hF858;
defparam \pipe|execute|Mux32_2|Saida[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \pipe|execute|alu1|Add0~67 (
// Equation(s):
// \pipe|execute|alu1|Add0~67_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[21]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[21]~28_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~67 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \pipe|execute|alu1|Mux10~0 (
// Equation(s):
// \pipe|execute|alu1|Mux10~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[21]~28_combout ) # (\pipe|execute|Mux32_3inA|saida[21]~23_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[21]~28_combout  & \pipe|execute|Mux32_3inA|saida[21]~23_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_2|Saida[21]~28_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[21]~23_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux10~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N8
cycloneive_lcell_comb \pipe|execute|alu1|Mux10~1 (
// Equation(s):
// \pipe|execute|alu1|Mux10~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~68_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux10~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux10~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~68_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux10~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N9
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[21] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N7
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[21] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[21]~11 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[21]~11_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [21])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [21]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[21]~11 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder_combout  = \pipe|writeback|muxwb|Saida[20]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[20]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~30 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~30_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [52] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [51]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a20 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [52] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [51]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [52]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [51]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~30 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[20] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N20
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[20]~24 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[20]~24_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (((!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [20])))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [20]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [20]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [20]),
	.datad(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[20]~24 .lut_mask = 16'h30AA;
defparam \pipe|execute|Mux32_3inA|saida[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N6
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[20]~25 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[20]~25_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|ex_mem_pipeline|resultadoUla [20])) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|saida[20]~24_combout )))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datad(\pipe|execute|Mux32_3inA|saida[20]~24_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[20]~25 .lut_mask = 16'hF5A0;
defparam \pipe|execute|Mux32_3inA|saida[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
cycloneive_lcell_comb \pipe|execute|alu1|Mux11~0 (
// Equation(s):
// \pipe|execute|alu1|Mux11~0_combout  = (\pipe|execute|Mux32_3inA|saida[20]~25_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[20]~30_combout ))) # (!\pipe|execute|Mux32_3inA|saida[20]~25_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[20]~30_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_3inA|saida[20]~25_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_2|Saida[20]~30_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux11~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N2
cycloneive_lcell_comb \pipe|execute|alu1|Mux11~1 (
// Equation(s):
// \pipe|execute|alu1|Mux11~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~63_combout ) # ((\pipe|execute|alu1|Mux11~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (\pipe|execute|alu1|Mux11~0_combout  & (\pipe|execute|alu1|Mux31~0_combout )))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Mux11~0_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Add0~63_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux11~1 .lut_mask = 16'hEAC0;
defparam \pipe|execute|alu1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N3
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[20] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N21
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[20] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[20]~12 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[20]~12_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [20])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [20]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[20]~12 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~33 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~33_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [50] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [49])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a19 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [50] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [49]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [49]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a19 ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [50]),
	.datad(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~33_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~33 .lut_mask = 16'hAACA;
defparam \pipe|i_d|reg1|memoriaRegs~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[19] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[19] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N22
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[19]~31 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[19]~31_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]) # ((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~5_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [19]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [19]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[19]~31 .lut_mask = 16'hCBC8;
defparam \pipe|execute|Mux32_2|Saida[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N8
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[19]~32 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[19]~32_combout  = (\pipe|execute|Mux32_2|Saida[19]~31_combout  & (((\pipe|writeback|muxwb|Saida[19]~13_combout ) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[19]~31_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (\pipe|execute|Mux32_2|Saida[2]~5_combout )))

	.dataa(\pipe|execute|Mux32_2|Saida[19]~31_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|writeback|muxwb|Saida[19]~13_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[19]~32 .lut_mask = 16'hEA4A;
defparam \pipe|execute|Mux32_2|Saida[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N10
cycloneive_lcell_comb \pipe|execute|alu1|Add0~53 (
// Equation(s):
// \pipe|execute|alu1|Add0~53_combout  = \pipe|execute|Mux32_2|Saida[19]~32_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[19]~32_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~53 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N16
cycloneive_lcell_comb \pipe|execute|alu1|Mux12~0 (
// Equation(s):
// \pipe|execute|alu1|Mux12~0_combout  = (\pipe|execute|Mux32_2|Saida[19]~32_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[19]~27_combout ))) # (!\pipe|execute|Mux32_2|Saida[19]~32_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[19]~27_combout ))

	.dataa(\pipe|execute|Mux32_2|Saida[19]~32_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_3inA|saida[19]~27_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux12~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \pipe|execute|alu1|Mux12~1 (
// Equation(s):
// \pipe|execute|alu1|Mux12~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~60_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux12~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux12~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~60_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux12~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N13
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[19] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[19] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N25
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[19] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[19] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N8
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[19]~13 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[19]~13_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [19]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[19]~13 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y31_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[47] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N14
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~35 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~35_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [47])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [48] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a18 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [48] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [47])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a18 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [48]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [47]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~35_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~35 .lut_mask = 16'hEF20;
defparam \pipe|i_d|reg1|memoriaRegs~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N15
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[18] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N18
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[18]~33 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[18]~33_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[2]~5_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [18]))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|i_d|id_ex_pipeline|saidaRead2 [18]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead2 [18]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[18]~33 .lut_mask = 16'hF2C2;
defparam \pipe|execute|Mux32_2|Saida[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N4
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[18]~34 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[18]~34_combout  = (\pipe|execute|Mux32_2|Saida[18]~33_combout  & (((\pipe|writeback|muxwb|Saida[18]~14_combout ) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[18]~33_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [15] & (\pipe|execute|Mux32_2|Saida[2]~6_combout )))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.datab(\pipe|execute|Mux32_2|Saida[18]~33_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|writeback|muxwb|Saida[18]~14_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[18]~34 .lut_mask = 16'hEC2C;
defparam \pipe|execute|Mux32_2|Saida[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~54 (
// Equation(s):
// \pipe|execute|alu1|Add0~54_combout  = \pipe|execute|Mux32_2|Saida[18]~34_combout  $ (\pipe|execute|alucontrol|ALUctrl [2])

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[18]~34_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~54 .lut_mask = 16'h3C3C;
defparam \pipe|execute|alu1|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N6
cycloneive_lcell_comb \pipe|execute|alu1|Mux13~0 (
// Equation(s):
// \pipe|execute|alu1|Mux13~0_combout  = (\pipe|execute|Mux32_3inA|saida[18]~29_combout  & ((\pipe|execute|Mux32_2|Saida[18]~34_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # (!\pipe|execute|Mux32_3inA|saida[18]~29_combout  & 
// (\pipe|execute|Mux32_2|Saida[18]~34_combout  & \pipe|execute|alucontrol|ALUctrl [0]))

	.dataa(\pipe|execute|Mux32_3inA|saida[18]~29_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[18]~34_combout ),
	.datac(gnd),
	.datad(\pipe|execute|alucontrol|ALUctrl [0]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux13~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \pipe|execute|alu1|Mux13~1 (
// Equation(s):
// \pipe|execute|alu1|Mux13~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~58_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux13~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux13~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~58_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux13~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N23
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[18] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N2
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N3
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[18] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N12
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[18]~14 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[18]~14_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [18]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[18]~14 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder_combout  = \pipe|writeback|muxwb|Saida[17]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[17]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~36 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~36_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [46] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [45]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a17 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [46] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [45]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [46]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [45]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~36_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~36 .lut_mask = 16'hFD08;
defparam \pipe|i_d|reg1|memoriaRegs~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N9
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[17] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[17]~30 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[17]~30_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[17]~15_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [17]))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [17]),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|writeback|muxwb|Saida[17]~15_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[17]~30 .lut_mask = 16'h5404;
defparam \pipe|execute|Mux32_3inA|saida[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[17]~31 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[17]~31_combout  = (\pipe|execute|Mux32_3inA|saida[17]~30_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [17]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[17]~30_combout ),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[17]~31 .lut_mask = 16'hEECC;
defparam \pipe|execute|Mux32_3inA|saida[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
cycloneive_lcell_comb \pipe|execute|alu1|Mux14~0 (
// Equation(s):
// \pipe|execute|alu1|Mux14~0_combout  = (\pipe|execute|Mux32_2|Saida[17]~36_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[17]~31_combout ))) # (!\pipe|execute|Mux32_2|Saida[17]~36_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[17]~31_combout ))

	.dataa(\pipe|execute|Mux32_2|Saida[17]~36_combout ),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_3inA|saida[17]~31_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux14~0 .lut_mask = 16'hFAA0;
defparam \pipe|execute|alu1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \pipe|execute|alu1|Mux14~1 (
// Equation(s):
// \pipe|execute|alu1|Mux14~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~56_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux14~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux14~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~56_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux14~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N17
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[17] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N13
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[17] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[17]~15 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[17]~15_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [17])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [17]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[17]~15 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[43] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~39 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~39_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [44] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [43]))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a16 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [44] & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [43]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [44]),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [43]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~39_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~39 .lut_mask = 16'hFD20;
defparam \pipe|i_d|reg1|memoriaRegs~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N5
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[16] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[16]~37 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[16]~37_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [16])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (\pipe|i_d|id_ex_pipeline|saidaRead2 [16])))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaRead2 [16]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[16]~37 .lut_mask = 16'hBA98;
defparam \pipe|execute|Mux32_2|Saida[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[16]~38 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[16]~38_combout  = (\pipe|execute|Mux32_2|Saida[16]~37_combout  & (((\pipe|writeback|muxwb|Saida[16]~16_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout ))) # (!\pipe|execute|Mux32_2|Saida[16]~37_combout  & 
// (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaExtensor [15]))))

	.dataa(\pipe|execute|Mux32_2|Saida[16]~37_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|writeback|muxwb|Saida[16]~16_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [15]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[16]~38 .lut_mask = 16'hE6A2;
defparam \pipe|execute|Mux32_2|Saida[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
cycloneive_lcell_comb \pipe|execute|alu1|Add0~50 (
// Equation(s):
// \pipe|execute|alu1|Add0~50_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[16]~38_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[16]~38_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~50 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
cycloneive_lcell_comb \pipe|execute|alu1|Mux15~0 (
// Equation(s):
// \pipe|execute|alu1|Mux15~0_combout  = (\pipe|execute|Mux32_3inA|saida[16]~33_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[16]~38_combout ))) # (!\pipe|execute|Mux32_3inA|saida[16]~33_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[16]~38_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_3inA|saida[16]~33_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_2|Saida[16]~38_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux15~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \pipe|execute|alu1|Mux15~1 (
// Equation(s):
// \pipe|execute|alu1|Mux15~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~51_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux15~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux15~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~51_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux15~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N27
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[16] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N29
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[16] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[16] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[16]~16 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[16]~16_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [16])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [16]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[16]~16 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~40 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~40_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [41])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [42] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a15 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [42] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [41]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [41]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~40_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~40 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[15] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[15]~34 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[15]~34_combout  = (\pipe|execute|Mux32_3inA|Equal0~0_combout  & (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|mem_wb_pipeline|saidaResUla [15]))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (((\pipe|i_d|id_ex_pipeline|saidaRead1 [15]))))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [15]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [15]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[15]~34 .lut_mask = 16'h7340;
defparam \pipe|execute|Mux32_3inA|saida[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[15]~35 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[15]~35_combout  = (\pipe|fwrd|ForwardAE[1]~2_combout  & (\pipe|execute|ex_mem_pipeline|resultadoUla [15])) # (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|saida[15]~34_combout )))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datac(\pipe|execute|Mux32_3inA|saida[15]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[15]~35 .lut_mask = 16'hD8D8;
defparam \pipe|execute|Mux32_3inA|saida[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \pipe|execute|alu1|Mux16~0 (
// Equation(s):
// \pipe|execute|alu1|Mux16~0_combout  = (\pipe|execute|Mux32_2|Saida[15]~40_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[15]~35_combout ))) # (!\pipe|execute|Mux32_2|Saida[15]~40_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[15]~35_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[15]~40_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_3inA|saida[15]~35_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux16~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \pipe|execute|alu1|Mux16~1 (
// Equation(s):
// \pipe|execute|alu1|Mux16~1_combout  = (\pipe|execute|alu1|Add0~48_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux16~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Add0~48_combout  & 
// (((\pipe|execute|alu1|Mux16~0_combout  & \pipe|execute|alu1|Mux31~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~48_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Mux16~0_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux16~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N13
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[15] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N19
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[15] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[15]~17 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[15]~17_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [15]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[15]~17 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N19
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder_combout  = \pipe|writeback|muxwb|Saida[14]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[14]~18_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~42 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~42_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [40] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [39]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a14 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [40] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [39]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [40]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [39]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~42_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~42 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N25
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[14] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N10
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[14]~36 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[14]~36_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[14]~18_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [14]))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [14]),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|writeback|muxwb|Saida[14]~18_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[14]~36 .lut_mask = 16'h5404;
defparam \pipe|execute|Mux32_3inA|saida[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[14]~37 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[14]~37_combout  = (\pipe|execute|Mux32_3inA|saida[14]~36_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [14] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[14]~36_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[14]~37 .lut_mask = 16'hFFC0;
defparam \pipe|execute|Mux32_3inA|saida[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N10
cycloneive_lcell_comb \pipe|execute|alu1|Mux17~0 (
// Equation(s):
// \pipe|execute|alu1|Mux17~0_combout  = (\pipe|execute|Mux32_2|Saida[14]~42_combout  & ((\pipe|execute|Mux32_3inA|saida[14]~37_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # (!\pipe|execute|Mux32_2|Saida[14]~42_combout  & 
// (\pipe|execute|Mux32_3inA|saida[14]~37_combout  & \pipe|execute|alucontrol|ALUctrl [0]))

	.dataa(\pipe|execute|Mux32_2|Saida[14]~42_combout ),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_3inA|saida[14]~37_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [0]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux17~0 .lut_mask = 16'hFAA0;
defparam \pipe|execute|alu1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N18
cycloneive_lcell_comb \pipe|execute|alu1|Mux17~1 (
// Equation(s):
// \pipe|execute|alu1|Mux17~1_combout  = (\pipe|execute|alu1|Add0~46_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux17~0_combout )))) # (!\pipe|execute|alu1|Add0~46_combout  & 
// (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux17~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~46_combout ),
	.datab(\pipe|execute|alu1|Mux31~0_combout ),
	.datac(\pipe|execute|alu1|Mux30~0_combout ),
	.datad(\pipe|execute|alu1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux17~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N19
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[14] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N1
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[14] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[14] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N24
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[14]~18 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[14]~18_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [14])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [14]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[14]~18 .lut_mask = 16'h3300;
defparam \pipe|writeback|muxwb|Saida[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~44 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~44_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [37])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [38] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a13 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [38] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [37]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [37]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~44_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~44 .lut_mask = 16'hACAA;
defparam \pipe|i_d|reg1|memoriaRegs~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N29
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[13] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[13]~38 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[13]~38_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[13]~19_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [13])))))

	.dataa(\pipe|writeback|muxwb|Saida[13]~19_combout ),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [13]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[13]~38 .lut_mask = 16'h0B08;
defparam \pipe|execute|Mux32_3inA|saida[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[13]~39 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[13]~39_combout  = (\pipe|execute|Mux32_3inA|saida[13]~38_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [13]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|Mux32_3inA|saida[13]~38_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[13]~39 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N4
cycloneive_lcell_comb \pipe|execute|alu1|Mux18~0 (
// Equation(s):
// \pipe|execute|alu1|Mux18~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[13]~44_combout ) # (\pipe|execute|Mux32_3inA|saida[13]~39_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[13]~44_combout  & \pipe|execute|Mux32_3inA|saida[13]~39_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_2|Saida[13]~44_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[13]~39_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux18~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N28
cycloneive_lcell_comb \pipe|execute|alu1|Mux18~1 (
// Equation(s):
// \pipe|execute|alu1|Mux18~1_combout  = (\pipe|execute|alu1|Add0~44_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux18~0_combout )))) # (!\pipe|execute|alu1|Add0~44_combout  & 
// (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux18~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~44_combout ),
	.datab(\pipe|execute|alu1|Mux31~0_combout ),
	.datac(\pipe|execute|alu1|Mux30~0_combout ),
	.datad(\pipe|execute|alu1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux18~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N29
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux18~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[13] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N9
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[13] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[13] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[13]~19 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[13]~19_combout  = (\pipe|memory|mem_wb_pipeline|saidaResUla [13] & !\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaResUla [13]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[13]~19 .lut_mask = 16'h0C0C;
defparam \pipe|writeback|muxwb|Saida[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~47 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~47_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [36] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [35])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a12 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [36] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [35]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [35]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [36]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a12 ),
	.datad(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~47_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~47 .lut_mask = 16'hAAE2;
defparam \pipe|i_d|reg1|memoriaRegs~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[12] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[12]~45 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[12]~45_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [12]) # ((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~6_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [12]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datab(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [12]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[12]~45 .lut_mask = 16'hCBC8;
defparam \pipe|execute|Mux32_2|Saida[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[12]~46 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[12]~46_combout  = (\pipe|execute|Mux32_2|Saida[12]~45_combout  & (((\pipe|writeback|muxwb|Saida[12]~20_combout ) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[12]~45_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaExtensor [12] & (\pipe|execute|Mux32_2|Saida[2]~6_combout )))

	.dataa(\pipe|execute|Mux32_2|Saida[12]~45_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [12]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|writeback|muxwb|Saida[12]~20_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[12]~46 .lut_mask = 16'hEA4A;
defparam \pipe|execute|Mux32_2|Saida[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \pipe|execute|alu1|Add0~38 (
// Equation(s):
// \pipe|execute|alu1|Add0~38_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[12]~46_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alucontrol|ALUctrl [2]),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[12]~46_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~38 .lut_mask = 16'h33CC;
defparam \pipe|execute|alu1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N24
cycloneive_lcell_comb \pipe|execute|alu1|Mux19~0 (
// Equation(s):
// \pipe|execute|alu1|Mux19~0_combout  = (\pipe|execute|Mux32_2|Saida[12]~46_combout  & ((\pipe|execute|Mux32_3inA|saida[12]~41_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # (!\pipe|execute|Mux32_2|Saida[12]~46_combout  & 
// (\pipe|execute|Mux32_3inA|saida[12]~41_combout  & \pipe|execute|alucontrol|ALUctrl [0]))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[12]~46_combout ),
	.datac(\pipe|execute|Mux32_3inA|saida[12]~41_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [0]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux19~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N24
cycloneive_lcell_comb \pipe|execute|alu1|Mux19~1 (
// Equation(s):
// \pipe|execute|alu1|Mux19~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~39_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux19~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux19~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Add0~39_combout ),
	.datac(\pipe|execute|alu1|Mux31~0_combout ),
	.datad(\pipe|execute|alu1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux19~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N25
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[12] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N9
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[12] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[12] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[12]~20 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[12]~20_combout  = (\pipe|memory|mem_wb_pipeline|saidaResUla [12] & !\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0])

	.dataa(gnd),
	.datab(\pipe|memory|mem_wb_pipeline|saidaResUla [12]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[12]~20 .lut_mask = 16'h0C0C;
defparam \pipe|writeback|muxwb|Saida[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N1
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder_combout  = \pipe|writeback|muxwb|Saida[11]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~48 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~48_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [34] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [33]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a11 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [34] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [33]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [34]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [33]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~48_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~48 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[11] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N26
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[11]~42 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[11]~42_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[11]~21_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [11])))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|writeback|muxwb|Saida[11]~21_combout ),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [11]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[11]~42 .lut_mask = 16'h4540;
defparam \pipe|execute|Mux32_3inA|saida[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N4
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[11]~43 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[11]~43_combout  = (\pipe|execute|Mux32_3inA|saida[11]~42_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [11]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_3inA|saida[11]~42_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[11]~43 .lut_mask = 16'hFAF0;
defparam \pipe|execute|Mux32_3inA|saida[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N28
cycloneive_lcell_comb \pipe|execute|alu1|Mux20~0 (
// Equation(s):
// \pipe|execute|alu1|Mux20~0_combout  = (\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[11]~48_combout ) # (\pipe|execute|Mux32_3inA|saida[11]~43_combout ))) # (!\pipe|execute|alucontrol|ALUctrl [0] & 
// (\pipe|execute|Mux32_2|Saida[11]~48_combout  & \pipe|execute|Mux32_3inA|saida[11]~43_combout ))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|Mux32_2|Saida[11]~48_combout ),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_3inA|saida[11]~43_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux20~0 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \pipe|execute|alu1|Mux20~1 (
// Equation(s):
// \pipe|execute|alu1|Mux20~1_combout  = (\pipe|execute|alu1|Add0~36_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux20~0_combout )))) # (!\pipe|execute|alu1|Add0~36_combout  & 
// (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux20~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~36_combout ),
	.datab(\pipe|execute|alu1|Mux31~0_combout ),
	.datac(\pipe|execute|alu1|Mux30~0_combout ),
	.datad(\pipe|execute|alu1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux20~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N25
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[11] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N10
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N11
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[11] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[11] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[11]~21 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[11]~21_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [11])

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [11]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[11]~21 .lut_mask = 16'h5500;
defparam \pipe|writeback|muxwb|Saida[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N2
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder_combout  = \pipe|writeback|muxwb|Saida[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|writeback|muxwb|Saida[10]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N3
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~50 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~50_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [32] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [31]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a10 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [32] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [31]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [32]),
	.datac(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~50_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~50 .lut_mask = 16'hFB08;
defparam \pipe|i_d|reg1|memoriaRegs~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N13
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[10] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[10] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N14
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[10]~44 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[10]~44_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[10]~22_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [10])))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|writeback|muxwb|Saida[10]~22_combout ),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [10]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[10]~44 .lut_mask = 16'h4540;
defparam \pipe|execute|Mux32_3inA|saida[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N16
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[10]~45 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[10]~45_combout  = (\pipe|execute|Mux32_3inA|saida[10]~44_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [10]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|execute|Mux32_3inA|saida[10]~44_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[10]~45 .lut_mask = 16'hECEC;
defparam \pipe|execute|Mux32_3inA|saida[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N14
cycloneive_lcell_comb \pipe|execute|alu1|Mux21~2 (
// Equation(s):
// \pipe|execute|alu1|Mux21~2_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|Mux32_3inA|saida[10]~45_combout  & ((\pipe|execute|Mux32_2|Saida[10]~50_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # 
// (!\pipe|execute|Mux32_3inA|saida[10]~45_combout  & (\pipe|execute|Mux32_2|Saida[10]~50_combout  & \pipe|execute|alucontrol|ALUctrl [0]))))

	.dataa(\pipe|execute|Mux32_3inA|saida[10]~45_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[10]~50_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux21~2 .lut_mask = 16'hE800;
defparam \pipe|execute|alu1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N16
cycloneive_lcell_comb \pipe|execute|alu1|Mux21~3 (
// Equation(s):
// \pipe|execute|alu1|Mux21~3_combout  = (\pipe|execute|alu1|Mux21~2_combout ) # ((!\pipe|execute|alucontrol|ALUctrl [0] & (\pipe|execute|alu1|Add0~34_combout  & \pipe|execute|alucontrol|ALUctrl [1])))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|alu1|Add0~34_combout ),
	.datac(\pipe|execute|alu1|Mux21~2_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [1]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux21~3 .lut_mask = 16'hF4F0;
defparam \pipe|execute|alu1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N17
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[10] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux21~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[10] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N16
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N17
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[10] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[10] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N18
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[10]~22 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[10]~22_combout  = (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & \pipe|memory|mem_wb_pipeline|saidaResUla [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [10]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[10]~22 .lut_mask = 16'h0F00;
defparam \pipe|writeback|muxwb|Saida[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~52 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~52_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [29])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [30] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a9 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [30] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [29]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [29]),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~52_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~52 .lut_mask = 16'hD8CC;
defparam \pipe|i_d|reg1|memoriaRegs~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[9] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[9] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[9]~46 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[9]~46_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[9]~23_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [9]))))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|saidaRead1 [9]),
	.datac(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datad(\pipe|writeback|muxwb|Saida[9]~23_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[9]~46 .lut_mask = 16'h5404;
defparam \pipe|execute|Mux32_3inA|saida[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[9]~47 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[9]~47_combout  = (\pipe|execute|Mux32_3inA|saida[9]~46_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [9]))

	.dataa(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datab(gnd),
	.datac(\pipe|execute|Mux32_3inA|saida[9]~46_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[9]~47 .lut_mask = 16'hFAF0;
defparam \pipe|execute|Mux32_3inA|saida[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \pipe|execute|alu1|Mux22~2 (
// Equation(s):
// \pipe|execute|alu1|Mux22~2_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_2|Saida[9]~52_combout ) # (\pipe|execute|Mux32_3inA|saida[9]~47_combout ))) # (!\pipe|execute|alucontrol|ALUctrl 
// [0] & (\pipe|execute|Mux32_2|Saida[9]~52_combout  & \pipe|execute|Mux32_3inA|saida[9]~47_combout ))))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|alu1|Mux31~0_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[9]~52_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[9]~47_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux22~2 .lut_mask = 16'hC880;
defparam \pipe|execute|alu1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \pipe|execute|alu1|Mux22~3 (
// Equation(s):
// \pipe|execute|alu1|Mux22~3_combout  = (\pipe|execute|alu1|Mux22~2_combout ) # ((!\pipe|execute|alucontrol|ALUctrl [0] & (\pipe|execute|alucontrol|ALUctrl [1] & \pipe|execute|alu1|Add0~32_combout )))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|alucontrol|ALUctrl [1]),
	.datac(\pipe|execute|alu1|Add0~32_combout ),
	.datad(\pipe|execute|alu1|Mux22~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux22~3 .lut_mask = 16'hFF40;
defparam \pipe|execute|alu1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N5
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[9] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux22~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[9] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder .lut_mask = 16'hF0F0;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N21
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[0] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[0] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[0]~0 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[0]~0_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a3 )) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|mem_wb_pipeline|saidaResUla 
// [0])))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [0]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[0]~0 .lut_mask = 16'hDD88;
defparam \pipe|writeback|muxwb|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder_combout  = \pipe|writeback|muxwb|Saida[8]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[8]~24_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N25
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~54 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~54_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [28] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [27]))) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a8 )))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [28] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [27]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [28]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~54_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~54 .lut_mask = 16'hFD20;
defparam \pipe|i_d|reg1|memoriaRegs~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N1
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[8] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[8] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[8]~48 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[8]~48_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[8]~24_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [8])))))

	.dataa(\pipe|writeback|muxwb|Saida[8]~24_combout ),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [8]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[8]~48 .lut_mask = 16'h0B08;
defparam \pipe|execute|Mux32_3inA|saida[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[8]~49 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[8]~49_combout  = (\pipe|execute|Mux32_3inA|saida[8]~48_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [8] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[8]~48_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[8]~49 .lut_mask = 16'hFFA0;
defparam \pipe|execute|Mux32_3inA|saida[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \pipe|execute|alu1|Mux23~2 (
// Equation(s):
// \pipe|execute|alu1|Mux23~2_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|Mux32_3inA|saida[8]~49_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[8]~54_combout ))) # 
// (!\pipe|execute|Mux32_3inA|saida[8]~49_combout  & (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[8]~54_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[8]~49_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_2|Saida[8]~54_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux23~2 .lut_mask = 16'hE800;
defparam \pipe|execute|alu1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \pipe|execute|alu1|Mux23~3 (
// Equation(s):
// \pipe|execute|alu1|Mux23~3_combout  = (\pipe|execute|alu1|Mux23~2_combout ) # ((!\pipe|execute|alucontrol|ALUctrl [0] & (\pipe|execute|alucontrol|ALUctrl [1] & \pipe|execute|alu1|Add0~27_combout )))

	.dataa(\pipe|execute|alucontrol|ALUctrl [0]),
	.datab(\pipe|execute|alu1|Mux23~2_combout ),
	.datac(\pipe|execute|alucontrol|ALUctrl [1]),
	.datad(\pipe|execute|alu1|Add0~27_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux23~3 .lut_mask = 16'hDCCC;
defparam \pipe|execute|alu1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N17
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[8] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux23~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[8] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N19
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[6] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[6]~26 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[6]~26_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a4 )) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|mem_wb_pipeline|saidaResUla 
// [6])))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(gnd),
	.datac(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [6]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[6]~26 .lut_mask = 16'hF5A0;
defparam \pipe|writeback|muxwb|Saida[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder_combout  = \pipe|writeback|muxwb|Saida[6]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[6]~26_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N27
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N21
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~58 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~58_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [23])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [24] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a6 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [24] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [23]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [23]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~58_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~58 .lut_mask = 16'hB8AA;
defparam \pipe|i_d|reg1|memoriaRegs~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N13
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[6] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N30
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[6]~52 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[6]~52_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[6]~26_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [6]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [6]),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[6]~26_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[6]~52 .lut_mask = 16'h0E02;
defparam \pipe|execute|Mux32_3inA|saida[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N16
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[6]~53 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[6]~53_combout  = (\pipe|execute|Mux32_3inA|saida[6]~52_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [6] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(\pipe|execute|Mux32_3inA|saida[6]~52_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[6]~53 .lut_mask = 16'hEAEA;
defparam \pipe|execute|Mux32_3inA|saida[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
cycloneive_lcell_comb \pipe|execute|alu1|Mux25~2 (
// Equation(s):
// \pipe|execute|alu1|Mux25~2_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alucontrol|ALUctrl [0] & ((\pipe|execute|Mux32_3inA|saida[6]~53_combout ) # (\pipe|execute|Mux32_2|Saida[6]~58_combout ))) # (!\pipe|execute|alucontrol|ALUctrl 
// [0] & (\pipe|execute|Mux32_3inA|saida[6]~53_combout  & \pipe|execute|Mux32_2|Saida[6]~58_combout ))))

	.dataa(\pipe|execute|alu1|Mux31~0_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_3inA|saida[6]~53_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[6]~58_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux25~2 .lut_mask = 16'hA880;
defparam \pipe|execute|alu1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N30
cycloneive_lcell_comb \pipe|execute|alu1|Mux25~3 (
// Equation(s):
// \pipe|execute|alu1|Mux25~3_combout  = (\pipe|execute|alu1|Mux25~2_combout ) # ((!\pipe|execute|alucontrol|ALUctrl [0] & (\pipe|execute|alucontrol|ALUctrl [1] & \pipe|execute|alu1|Add0~22_combout )))

	.dataa(\pipe|execute|alu1|Mux25~2_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|alucontrol|ALUctrl [1]),
	.datad(\pipe|execute|alu1|Add0~22_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux25~3 .lut_mask = 16'hBAAA;
defparam \pipe|execute|alu1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N31
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux25~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[6] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N14
cycloneive_lcell_comb \pipe|memory|datamem|Mux24~0 (
// Equation(s):
// \pipe|memory|datamem|Mux24~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [5] & !\pipe|execute|ex_mem_pipeline|resultadoUla [8])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.cin(gnd),
	.combout(\pipe|memory|datamem|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|datamem|Mux24~0 .lut_mask = 16'h0002;
defparam \pipe|memory|datamem|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \pipe|memory|datamem|Mux26~0 (
// Equation(s):
// \pipe|memory|datamem|Mux26~0_combout  = (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & (\pipe|memory|datamem|Mux24~0_combout  & !\pipe|execute|ex_mem_pipeline|resultadoUla [3]))

	.dataa(gnd),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|memory|datamem|Mux24~0_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.cin(gnd),
	.combout(\pipe|memory|datamem|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|datamem|Mux26~0 .lut_mask = 16'h0030;
defparam \pipe|memory|datamem|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N13
dffeas \pipe|memory|mem_wb_pipeline|saidaReadD[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|datamem|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaReadD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaReadD[5] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaReadD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N8
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[5]~27 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[5]~27_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|mem_wb_pipeline|saidaReadD [5]))) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|mem_wb_pipeline|saidaResUla [5]))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(gnd),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [5]),
	.datad(\pipe|memory|mem_wb_pipeline|saidaReadD [5]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[5]~27 .lut_mask = 16'hFA50;
defparam \pipe|writeback|muxwb|Saida[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N9
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[21] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N7
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~61 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~61_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [21])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [22] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a5 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [22] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [21])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [21]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [22]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~61_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~61 .lut_mask = 16'hE2F0;
defparam \pipe|i_d|reg1|memoriaRegs~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[5] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N2
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[5]~59 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[5]~59_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|ex_mem_pipeline|resultadoUla [5]) # ((\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (((!\pipe|execute|Mux32_2|Saida[2]~6_combout  & \pipe|i_d|id_ex_pipeline|saidaRead2 [5]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [5]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[5]~59 .lut_mask = 16'hADA8;
defparam \pipe|execute|Mux32_2|Saida[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N20
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[5]~60 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[5]~60_combout  = (\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|execute|Mux32_2|Saida[5]~59_combout  & ((\pipe|writeback|muxwb|Saida[5]~27_combout ))) # (!\pipe|execute|Mux32_2|Saida[5]~59_combout  & 
// (\pipe|i_d|id_ex_pipeline|rsout [4])))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (((\pipe|execute|Mux32_2|Saida[5]~59_combout ))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datab(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datac(\pipe|writeback|muxwb|Saida[5]~27_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[5]~59_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[5]~60 .lut_mask = 16'hF588;
defparam \pipe|execute|Mux32_2|Saida[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \pipe|execute|alu1|Add0~19 (
// Equation(s):
// \pipe|execute|alu1|Add0~19_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[5]~60_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[5]~60_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~19 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \pipe|execute|alu1|Mux26~0 (
// Equation(s):
// \pipe|execute|alu1|Mux26~0_combout  = (\pipe|execute|Mux32_2|Saida[5]~60_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[5]~55_combout ))) # (!\pipe|execute|Mux32_2|Saida[5]~60_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[5]~55_combout ))

	.dataa(\pipe|execute|Mux32_2|Saida[5]~60_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_3inA|saida[5]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux26~0 .lut_mask = 16'hE8E8;
defparam \pipe|execute|alu1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \pipe|execute|alu1|Mux26~1 (
// Equation(s):
// \pipe|execute|alu1|Mux26~1_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux26~0_combout ) # ((\pipe|execute|alu1|Add0~20_combout  & \pipe|execute|alu1|Mux30~0_combout )))) # (!\pipe|execute|alu1|Mux31~0_combout  & 
// (\pipe|execute|alu1|Add0~20_combout  & ((\pipe|execute|alu1|Mux30~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux31~0_combout ),
	.datab(\pipe|execute|alu1|Add0~20_combout ),
	.datac(\pipe|execute|alu1|Mux26~0_combout ),
	.datad(\pipe|execute|alu1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux26~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N13
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[5] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N23
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[3] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[3]~29 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[3]~29_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a1 )) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|mem_wb_pipeline|saidaResUla 
// [3])))

	.dataa(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|mem_wb_pipeline|saidaResUla [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[3]~29 .lut_mask = 16'hB8B8;
defparam \pipe|writeback|muxwb|Saida[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N17
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[17] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~65 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~65_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [18] & ((\pipe|i_d|reg1|memoriaRegs~6_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [17])) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a3 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [18] & (\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [17]))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [18]),
	.datab(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [17]),
	.datac(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~65_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~65 .lut_mask = 16'hCEC4;
defparam \pipe|i_d|reg1|memoriaRegs~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[3] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[3]~63 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[3]~63_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [3])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & 
// (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & ((\pipe|i_d|id_ex_pipeline|saidaRead2 [3]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead2 [3]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[3]~63 .lut_mask = 16'hB9A8;
defparam \pipe|execute|Mux32_2|Saida[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[3]~64 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[3]~64_combout  = (\pipe|execute|Mux32_2|Saida[3]~63_combout  & ((\pipe|writeback|muxwb|Saida[3]~29_combout ) # ((!\pipe|execute|Mux32_2|Saida[2]~6_combout )))) # (!\pipe|execute|Mux32_2|Saida[3]~63_combout  & 
// (((\pipe|execute|Mux32_2|Saida[2]~6_combout  & \pipe|i_d|id_ex_pipeline|saidaExtensor [3]))))

	.dataa(\pipe|writeback|muxwb|Saida[3]~29_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[3]~63_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [3]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[3]~64 .lut_mask = 16'hBC8C;
defparam \pipe|execute|Mux32_2|Saida[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \pipe|execute|alu1|Mux28~0 (
// Equation(s):
// \pipe|execute|alu1|Mux28~0_combout  = (\pipe|execute|Mux32_2|Saida[3]~64_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[3]~59_combout ))) # (!\pipe|execute|Mux32_2|Saida[3]~64_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[3]~59_combout ))

	.dataa(\pipe|execute|Mux32_2|Saida[3]~64_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_3inA|saida[3]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux28~0 .lut_mask = 16'hE8E8;
defparam \pipe|execute|alu1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \pipe|execute|alu1|Mux28~1 (
// Equation(s):
// \pipe|execute|alu1|Mux28~1_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux28~0_combout ) # ((\pipe|execute|alu1|Add0~12_combout  & \pipe|execute|alu1|Mux30~0_combout )))) # (!\pipe|execute|alu1|Mux31~0_combout  & 
// (((\pipe|execute|alu1|Add0~12_combout  & \pipe|execute|alu1|Mux30~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux31~0_combout ),
	.datab(\pipe|execute|alu1|Mux28~0_combout ),
	.datac(\pipe|execute|alu1|Add0~12_combout ),
	.datad(\pipe|execute|alu1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux28~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N9
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux28~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[3] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder (
// Equation(s):
// \pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder_combout  = \pipe|execute|ex_mem_pipeline|resultadoUla [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.cin(gnd),
	.combout(\pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder .lut_mask = 16'hFF00;
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N11
dffeas \pipe|memory|mem_wb_pipeline|saidaResUla[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaResUla [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[2] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaResUla[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[2]~30 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[2]~30_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a2 )) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|mem_wb_pipeline|saidaResUla 
// [2])))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(gnd),
	.datac(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\pipe|memory|mem_wb_pipeline|saidaResUla [2]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[2]~30 .lut_mask = 16'hF5A0;
defparam \pipe|writeback|muxwb|Saida[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder_combout  = \pipe|writeback|muxwb|Saida[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[2]~30_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~66 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~66_combout  = (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [16] & ((\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [15])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a2 ))))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [16] & (((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [15]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [16]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [15]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~66_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~66 .lut_mask = 16'hF2D0;
defparam \pipe|i_d|reg1|memoriaRegs~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[2] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[2]~60 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[2]~60_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & ((\pipe|writeback|muxwb|Saida[2]~30_combout ))) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// (\pipe|i_d|id_ex_pipeline|saidaRead1 [2]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaRead1 [2]),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|writeback|muxwb|Saida[2]~30_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[2]~60 .lut_mask = 16'h0E02;
defparam \pipe|execute|Mux32_3inA|saida[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[2]~61 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[2]~61_combout  = (\pipe|execute|Mux32_3inA|saida[2]~60_combout ) # ((\pipe|fwrd|ForwardAE[1]~2_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [2]))

	.dataa(\pipe|execute|Mux32_3inA|saida[2]~60_combout ),
	.datab(gnd),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[2]~61 .lut_mask = 16'hFAAA;
defparam \pipe|execute|Mux32_3inA|saida[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \pipe|execute|alu1|Mux29~0 (
// Equation(s):
// \pipe|execute|alu1|Mux29~0_combout  = (\pipe|execute|Mux32_2|Saida[2]~66_combout  & ((\pipe|execute|Mux32_3inA|saida[2]~61_combout ) # (\pipe|execute|alucontrol|ALUctrl [0]))) # (!\pipe|execute|Mux32_2|Saida[2]~66_combout  & 
// (\pipe|execute|Mux32_3inA|saida[2]~61_combout  & \pipe|execute|alucontrol|ALUctrl [0]))

	.dataa(gnd),
	.datab(\pipe|execute|Mux32_2|Saida[2]~66_combout ),
	.datac(\pipe|execute|Mux32_3inA|saida[2]~61_combout ),
	.datad(\pipe|execute|alucontrol|ALUctrl [0]),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux29~0 .lut_mask = 16'hFCC0;
defparam \pipe|execute|alu1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
cycloneive_lcell_comb \pipe|execute|alu1|Mux29~1 (
// Equation(s):
// \pipe|execute|alu1|Mux29~1_combout  = (\pipe|execute|alu1|Add0~10_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux29~0_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Add0~10_combout  & 
// (((\pipe|execute|alu1|Mux29~0_combout  & \pipe|execute|alu1|Mux31~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~10_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Mux29~0_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux29~1 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N3
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[2] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N28
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[4]~28 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[4]~28_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & 
// (\pipe|memory|mem_wb_pipeline|saidaResUla [4]))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaResUla [4]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datac(\pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[4]~28 .lut_mask = 16'hE2E2;
defparam \pipe|writeback|muxwb|Saida[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N30
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N31
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N29
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[19] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|writeback|muxwb|Saida[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N20
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~63 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~63_combout  = (\pipe|i_d|reg1|memoriaRegs~6_combout  & (((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [19])))) # (!\pipe|i_d|reg1|memoriaRegs~6_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [20] & 
// (\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a4 )) # (!\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [20] & ((\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [19])))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a4 ),
	.datab(\pipe|i_d|reg1|memoriaRegs~6_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [20]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_1_bypass [19]),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~63_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~63 .lut_mask = 16'hEF20;
defparam \pipe|i_d|reg1|memoriaRegs~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N21
dffeas \pipe|i_d|id_ex_pipeline|saidaRead2[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[4]~61 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[4]~61_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & (\pipe|execute|Mux32_2|Saida[2]~6_combout )) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[2]~6_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaExtensor [4]))) # (!\pipe|execute|Mux32_2|Saida[2]~6_combout  & (\pipe|i_d|id_ex_pipeline|saidaRead2 [4]))))

	.dataa(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datab(\pipe|execute|Mux32_2|Saida[2]~6_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaRead2 [4]),
	.datad(\pipe|i_d|id_ex_pipeline|saidaExtensor [4]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[4]~61 .lut_mask = 16'hDC98;
defparam \pipe|execute|Mux32_2|Saida[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N10
cycloneive_lcell_comb \pipe|execute|Mux32_2|Saida[4]~62 (
// Equation(s):
// \pipe|execute|Mux32_2|Saida[4]~62_combout  = (\pipe|execute|Mux32_2|Saida[2]~5_combout  & ((\pipe|execute|Mux32_2|Saida[4]~61_combout  & ((\pipe|writeback|muxwb|Saida[4]~28_combout ))) # (!\pipe|execute|Mux32_2|Saida[4]~61_combout  & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [4])))) # (!\pipe|execute|Mux32_2|Saida[2]~5_combout  & (((\pipe|execute|Mux32_2|Saida[4]~61_combout ))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.datab(\pipe|writeback|muxwb|Saida[4]~28_combout ),
	.datac(\pipe|execute|Mux32_2|Saida[2]~5_combout ),
	.datad(\pipe|execute|Mux32_2|Saida[4]~61_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_2|Saida[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_2|Saida[4]~62 .lut_mask = 16'hCFA0;
defparam \pipe|execute|Mux32_2|Saida[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
cycloneive_lcell_comb \pipe|execute|alu1|Add0~14 (
// Equation(s):
// \pipe|execute|alu1|Add0~14_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[4]~62_combout )

	.dataa(\pipe|execute|alucontrol|ALUctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[4]~62_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~14 .lut_mask = 16'h55AA;
defparam \pipe|execute|alu1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
cycloneive_lcell_comb \pipe|execute|alu1|Mux27~0 (
// Equation(s):
// \pipe|execute|alu1|Mux27~0_combout  = (\pipe|execute|Mux32_2|Saida[4]~62_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_3inA|saida[4]~57_combout ))) # (!\pipe|execute|Mux32_2|Saida[4]~62_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_3inA|saida[4]~57_combout ))

	.dataa(\pipe|execute|Mux32_2|Saida[4]~62_combout ),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|Mux32_3inA|saida[4]~57_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux27~0 .lut_mask = 16'hFAA0;
defparam \pipe|execute|alu1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \pipe|execute|alu1|Mux27~1 (
// Equation(s):
// \pipe|execute|alu1|Mux27~1_combout  = (\pipe|execute|alu1|Mux30~0_combout  & ((\pipe|execute|alu1|Add0~15_combout ) # ((\pipe|execute|alu1|Mux31~0_combout  & \pipe|execute|alu1|Mux27~0_combout )))) # (!\pipe|execute|alu1|Mux30~0_combout  & 
// (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|alu1|Mux27~0_combout ))))

	.dataa(\pipe|execute|alu1|Mux30~0_combout ),
	.datab(\pipe|execute|alu1|Mux31~0_combout ),
	.datac(\pipe|execute|alu1|Add0~15_combout ),
	.datad(\pipe|execute|alu1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux27~1 .lut_mask = 16'hECA0;
defparam \pipe|execute|alu1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N31
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux27~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[4] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N6
cycloneive_lcell_comb \pipe|memory|datamem|Mux24~1 (
// Equation(s):
// \pipe|memory|datamem|Mux24~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [4] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & (\pipe|memory|datamem|Mux24~0_combout  & \pipe|execute|ex_mem_pipeline|resultadoUla [3])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|memory|datamem|Mux24~0_combout ),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.cin(gnd),
	.combout(\pipe|memory|datamem|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|memory|datamem|Mux24~1 .lut_mask = 16'h2000;
defparam \pipe|memory|datamem|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N7
dffeas \pipe|memory|mem_wb_pipeline|saidaReadD[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|memory|datamem|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|memory|mem_wb_pipeline|saidaReadD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|memory|mem_wb_pipeline|saidaReadD[7] .is_wysiwyg = "true";
defparam \pipe|memory|mem_wb_pipeline|saidaReadD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \pipe|writeback|muxwb|Saida[7]~25 (
// Equation(s):
// \pipe|writeback|muxwb|Saida[7]~25_combout  = (\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & ((\pipe|memory|mem_wb_pipeline|saidaReadD [7]))) # (!\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0] & (\pipe|memory|mem_wb_pipeline|saidaResUla [7]))

	.dataa(\pipe|memory|mem_wb_pipeline|saidaBitsCtr [0]),
	.datab(\pipe|memory|mem_wb_pipeline|saidaResUla [7]),
	.datac(gnd),
	.datad(\pipe|memory|mem_wb_pipeline|saidaReadD [7]),
	.cin(gnd),
	.combout(\pipe|writeback|muxwb|Saida[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|writeback|muxwb|Saida[7]~25 .lut_mask = 16'hEE44;
defparam \pipe|writeback|muxwb|Saida[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder_combout  = \pipe|writeback|muxwb|Saida[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|writeback|muxwb|Saida[7]~25_combout ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N13
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N15
dffeas \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \pipe|i_d|reg1|memoriaRegs~56 (
// Equation(s):
// \pipe|i_d|reg1|memoriaRegs~56_combout  = (\pipe|i_d|reg1|memoriaRegs~2_combout  & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [25])) # (!\pipe|i_d|reg1|memoriaRegs~2_combout  & ((\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [26] & 
// ((\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a7 ))) # (!\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [26] & (\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [25]))))

	.dataa(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [25]),
	.datab(\pipe|i_d|reg1|memoriaRegs~2_combout ),
	.datac(\pipe|i_d|reg1|memoriaRegs_rtl_0_bypass [26]),
	.datad(\pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\pipe|i_d|reg1|memoriaRegs~56_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|reg1|memoriaRegs~56 .lut_mask = 16'hBA8A;
defparam \pipe|i_d|reg1|memoriaRegs~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N19
dffeas \pipe|i_d|id_ex_pipeline|saidaRead1[7] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|reg1|memoriaRegs~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaRead1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[7] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaRead1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[7]~50 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[7]~50_combout  = (!\pipe|fwrd|ForwardAE[1]~2_combout  & ((\pipe|execute|Mux32_3inA|Equal0~0_combout  & (\pipe|writeback|muxwb|Saida[7]~25_combout )) # (!\pipe|execute|Mux32_3inA|Equal0~0_combout  & 
// ((\pipe|i_d|id_ex_pipeline|saidaRead1 [7])))))

	.dataa(\pipe|writeback|muxwb|Saida[7]~25_combout ),
	.datab(\pipe|execute|Mux32_3inA|Equal0~0_combout ),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|i_d|id_ex_pipeline|saidaRead1 [7]),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[7]~50 .lut_mask = 16'h0B08;
defparam \pipe|execute|Mux32_3inA|saida[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \pipe|execute|Mux32_3inA|saida[7]~51 (
// Equation(s):
// \pipe|execute|Mux32_3inA|saida[7]~51_combout  = (\pipe|execute|Mux32_3inA|saida[7]~50_combout ) # ((\pipe|execute|ex_mem_pipeline|resultadoUla [7] & \pipe|fwrd|ForwardAE[1]~2_combout ))

	.dataa(gnd),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|fwrd|ForwardAE[1]~2_combout ),
	.datad(\pipe|execute|Mux32_3inA|saida[7]~50_combout ),
	.cin(gnd),
	.combout(\pipe|execute|Mux32_3inA|saida[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|Mux32_3inA|saida[7]~51 .lut_mask = 16'hFFC0;
defparam \pipe|execute|Mux32_3inA|saida[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N20
cycloneive_lcell_comb \pipe|execute|alu1|Mux24~2 (
// Equation(s):
// \pipe|execute|alu1|Mux24~2_combout  = (\pipe|execute|alu1|Mux31~0_combout  & ((\pipe|execute|Mux32_3inA|saida[7]~51_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[7]~56_combout ))) # 
// (!\pipe|execute|Mux32_3inA|saida[7]~51_combout  & (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[7]~56_combout ))))

	.dataa(\pipe|execute|Mux32_3inA|saida[7]~51_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(\pipe|execute|Mux32_2|Saida[7]~56_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux24~2 .lut_mask = 16'hE800;
defparam \pipe|execute|alu1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N12
cycloneive_lcell_comb \pipe|execute|alu1|Mux24~3 (
// Equation(s):
// \pipe|execute|alu1|Mux24~3_combout  = (\pipe|execute|alu1|Mux24~2_combout ) # ((\pipe|execute|alu1|Add0~24_combout  & (\pipe|execute|alucontrol|ALUctrl [1] & !\pipe|execute|alucontrol|ALUctrl [0])))

	.dataa(\pipe|execute|alu1|Add0~24_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [1]),
	.datac(\pipe|execute|alucontrol|ALUctrl [0]),
	.datad(\pipe|execute|alu1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux24~3 .lut_mask = 16'hFF08;
defparam \pipe|execute|alu1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N22
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~0 (
// Equation(s):
// \pipe|execute|alu1|Equal0~0_combout  = (!\pipe|execute|alu1|Mux24~3_combout  & (!\pipe|execute|alu1|Mux21~3_combout  & (!\pipe|execute|alu1|Mux25~3_combout  & !\pipe|execute|alu1|Mux31~3_combout )))

	.dataa(\pipe|execute|alu1|Mux24~3_combout ),
	.datab(\pipe|execute|alu1|Mux21~3_combout ),
	.datac(\pipe|execute|alu1|Mux25~3_combout ),
	.datad(\pipe|execute|alu1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~0 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~1 (
// Equation(s):
// \pipe|execute|alu1|Equal0~1_combout  = (!\pipe|execute|alu1|Mux26~1_combout  & (!\pipe|execute|alu1|Mux29~1_combout  & (!\pipe|execute|alu1|Mux28~1_combout  & !\pipe|execute|alu1|Mux30~2_combout )))

	.dataa(\pipe|execute|alu1|Mux26~1_combout ),
	.datab(\pipe|execute|alu1|Mux29~1_combout ),
	.datac(\pipe|execute|alu1|Mux28~1_combout ),
	.datad(\pipe|execute|alu1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~1 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~2 (
// Equation(s):
// \pipe|execute|alu1|Equal0~2_combout  = (!\pipe|execute|alu1|Mux16~1_combout  & (!\pipe|execute|alu1|Mux20~1_combout  & (!\pipe|execute|alu1|Mux27~1_combout  & !\pipe|execute|alu1|Mux17~1_combout )))

	.dataa(\pipe|execute|alu1|Mux16~1_combout ),
	.datab(\pipe|execute|alu1|Mux20~1_combout ),
	.datac(\pipe|execute|alu1|Mux27~1_combout ),
	.datad(\pipe|execute|alu1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~2 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~3 (
// Equation(s):
// \pipe|execute|alu1|Equal0~3_combout  = (\pipe|execute|alu1|Equal0~1_combout  & (!\pipe|execute|alu1|Mux23~3_combout  & (!\pipe|execute|alu1|Mux22~3_combout  & \pipe|execute|alu1|Equal0~2_combout )))

	.dataa(\pipe|execute|alu1|Equal0~1_combout ),
	.datab(\pipe|execute|alu1|Mux23~3_combout ),
	.datac(\pipe|execute|alu1|Mux22~3_combout ),
	.datad(\pipe|execute|alu1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~3 .lut_mask = 16'h0200;
defparam \pipe|execute|alu1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N18
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~5 (
// Equation(s):
// \pipe|execute|alu1|Equal0~5_combout  = (!\pipe|execute|alu1|Mux15~1_combout  & (!\pipe|execute|alu1|Mux8~1_combout  & (!\pipe|execute|alu1|Mux9~1_combout  & !\pipe|execute|alu1|Mux14~1_combout )))

	.dataa(\pipe|execute|alu1|Mux15~1_combout ),
	.datab(\pipe|execute|alu1|Mux8~1_combout ),
	.datac(\pipe|execute|alu1|Mux9~1_combout ),
	.datad(\pipe|execute|alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~5 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N0
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~4 (
// Equation(s):
// \pipe|execute|alu1|Equal0~4_combout  = (!\pipe|execute|alu1|Mux13~1_combout  & (!\pipe|execute|alu1|Mux19~1_combout  & (!\pipe|execute|alu1|Mux18~1_combout  & !\pipe|execute|alu1|Mux12~1_combout )))

	.dataa(\pipe|execute|alu1|Mux13~1_combout ),
	.datab(\pipe|execute|alu1|Mux19~1_combout ),
	.datac(\pipe|execute|alu1|Mux18~1_combout ),
	.datad(\pipe|execute|alu1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~4 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~6 (
// Equation(s):
// \pipe|execute|alu1|Equal0~6_combout  = (\pipe|execute|alu1|Equal0~5_combout  & \pipe|execute|alu1|Equal0~4_combout )

	.dataa(gnd),
	.datab(\pipe|execute|alu1|Equal0~5_combout ),
	.datac(gnd),
	.datad(\pipe|execute|alu1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~6 .lut_mask = 16'hCC00;
defparam \pipe|execute|alu1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~8 (
// Equation(s):
// \pipe|execute|alu1|Equal0~8_combout  = (!\pipe|execute|alu1|Mux1~1_combout  & (!\pipe|execute|alu1|Mux0~1_combout  & (!\pipe|execute|alu1|Mux7~1_combout  & !\pipe|execute|alu1|Mux6~1_combout )))

	.dataa(\pipe|execute|alu1|Mux1~1_combout ),
	.datab(\pipe|execute|alu1|Mux0~1_combout ),
	.datac(\pipe|execute|alu1|Mux7~1_combout ),
	.datad(\pipe|execute|alu1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~8 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~7 (
// Equation(s):
// \pipe|execute|alu1|Equal0~7_combout  = (!\pipe|execute|alu1|Mux4~1_combout  & (!\pipe|execute|alu1|Mux11~1_combout  & (!\pipe|execute|alu1|Mux10~1_combout  & !\pipe|execute|alu1|Mux5~1_combout )))

	.dataa(\pipe|execute|alu1|Mux4~1_combout ),
	.datab(\pipe|execute|alu1|Mux11~1_combout ),
	.datac(\pipe|execute|alu1|Mux10~1_combout ),
	.datad(\pipe|execute|alu1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~7 .lut_mask = 16'h0001;
defparam \pipe|execute|alu1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~9 (
// Equation(s):
// \pipe|execute|alu1|Equal0~9_combout  = (\pipe|execute|alu1|Equal0~8_combout  & (!\pipe|execute|alu1|Mux2~1_combout  & (\pipe|execute|alu1|Equal0~7_combout  & !\pipe|execute|alu1|Mux3~1_combout )))

	.dataa(\pipe|execute|alu1|Equal0~8_combout ),
	.datab(\pipe|execute|alu1|Mux2~1_combout ),
	.datac(\pipe|execute|alu1|Equal0~7_combout ),
	.datad(\pipe|execute|alu1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~9 .lut_mask = 16'h0020;
defparam \pipe|execute|alu1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \pipe|execute|alu1|Equal0~10 (
// Equation(s):
// \pipe|execute|alu1|Equal0~10_combout  = (\pipe|execute|alu1|Equal0~0_combout  & (\pipe|execute|alu1|Equal0~3_combout  & (\pipe|execute|alu1|Equal0~6_combout  & \pipe|execute|alu1|Equal0~9_combout )))

	.dataa(\pipe|execute|alu1|Equal0~0_combout ),
	.datab(\pipe|execute|alu1|Equal0~3_combout ),
	.datac(\pipe|execute|alu1|Equal0~6_combout ),
	.datad(\pipe|execute|alu1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Equal0~10 .lut_mask = 16'h8000;
defparam \pipe|execute|alu1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \pipe|execute|ex_mem_pipeline|zero (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|zero .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \pipe|EX_MEM_PCSrc (
// Equation(s):
// \pipe|EX_MEM_PCSrc~combout  = (\pipe|execute|ex_mem_pipeline|saidaBitsCtr [4] & \pipe|execute|ex_mem_pipeline|zero~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|ex_mem_pipeline|saidaBitsCtr [4]),
	.datad(\pipe|execute|ex_mem_pipeline|zero~q ),
	.cin(gnd),
	.combout(\pipe|EX_MEM_PCSrc~combout ),
	.cout());
// synopsys translate_off
defparam \pipe|EX_MEM_PCSrc .lut_mask = 16'hF000;
defparam \pipe|EX_MEM_PCSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N5
dffeas \pipe|i_f|if_id|IF_ID_NewPCsaida[2] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6_combout ),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoAdd [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(\pipe|EX_MEM_PCSrc~combout ),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[2] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7 )) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7 ) # (GND)))
// \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9  = CARRY((!\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7 ) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [3]))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|i_f|if_id|IF_ID_NewPCsaida[2]~7 ),
	.combout(\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8_combout ),
	.cout(\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9 ));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8 .lut_mask = 16'h5A5F;
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaNewPC~4 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaNewPC~4_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaNewPC~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~4 .lut_mask = 16'h00F0;
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N5
dffeas \pipe|i_d|id_ex_pipeline|saidaNewPC[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaNewPC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaNewPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[3] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4 (
// Equation(s):
// \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4_combout  = (\pipe|i_d|id_ex_pipeline|saidaExtensor [1] & (\pipe|i_d|id_ex_pipeline|saidaNewPC [3] $ (VCC))) # (!\pipe|i_d|id_ex_pipeline|saidaExtensor [1] & (\pipe|i_d|id_ex_pipeline|saidaNewPC [3] & VCC))
// \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5  = CARRY((\pipe|i_d|id_ex_pipeline|saidaExtensor [1] & \pipe|i_d|id_ex_pipeline|saidaNewPC [3]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [1]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaNewPC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4_combout ),
	.cout(\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 ));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4 .lut_mask = 16'h6688;
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \pipe|execute|ex_mem_pipeline|resultadoAdd[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoAdd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[3] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N7
dffeas \pipe|i_f|if_id|IF_ID_NewPCsaida[3] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8_combout ),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoAdd [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(\pipe|EX_MEM_PCSrc~combout ),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[3] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9  $ (GND))) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9  & VCC))
// \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11  = CARRY((\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & !\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9 ))

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|i_f|if_id|IF_ID_NewPCsaida[3]~9 ),
	.combout(\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10_combout ),
	.cout(\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11 ));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10 .lut_mask = 16'hC30C;
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaNewPC~3 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaNewPC~3_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & !\SW[0]~input_o )

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaNewPC~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~3 .lut_mask = 16'h0A0A;
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \pipe|i_d|id_ex_pipeline|saidaNewPC[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaNewPC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaNewPC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6 (
// Equation(s):
// \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6_combout  = (\pipe|i_d|id_ex_pipeline|saidaExtensor [2] & ((\pipe|i_d|id_ex_pipeline|saidaNewPC [4] & (\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5  & VCC)) # (!\pipe|i_d|id_ex_pipeline|saidaNewPC [4] & 
// (!\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 )))) # (!\pipe|i_d|id_ex_pipeline|saidaExtensor [2] & ((\pipe|i_d|id_ex_pipeline|saidaNewPC [4] & (!\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 )) # (!\pipe|i_d|id_ex_pipeline|saidaNewPC [4] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 ) # (GND)))))
// \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7  = CARRY((\pipe|i_d|id_ex_pipeline|saidaExtensor [2] & (!\pipe|i_d|id_ex_pipeline|saidaNewPC [4] & !\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 )) # (!\pipe|i_d|id_ex_pipeline|saidaExtensor [2] & 
// ((!\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 ) # (!\pipe|i_d|id_ex_pipeline|saidaNewPC [4]))))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [2]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaNewPC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|ex_mem_pipeline|resultadoAdd[3]~5 ),
	.combout(\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6_combout ),
	.cout(\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7 ));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6 .lut_mask = 16'h9617;
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \pipe|execute|ex_mem_pipeline|resultadoAdd[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoAdd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[4] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N9
dffeas \pipe|i_f|if_id|IF_ID_NewPCsaida[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10_combout ),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoAdd [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(\pipe|EX_MEM_PCSrc~combout ),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[4] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11 )) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & ((\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11 ) # (GND)))
// \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~13  = CARRY((!\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11 ) # (!\pipe|i_f|if_id|IF_ID_NewPCsaida [5]))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|i_f|if_id|IF_ID_NewPCsaida[4]~11 ),
	.combout(\pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12_combout ),
	.cout(\pipe|i_f|if_id|IF_ID_NewPCsaida[5]~13 ));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12 .lut_mask = 16'h5A5F;
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N26
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaNewPC~2 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaNewPC~2_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [5] & !\SW[0]~input_o )

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaNewPC~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~2 .lut_mask = 16'h00AA;
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N27
dffeas \pipe|i_d|id_ex_pipeline|saidaNewPC[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaNewPC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaNewPC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[5] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8 (
// Equation(s):
// \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8_combout  = ((\pipe|i_d|id_ex_pipeline|saidaExtensor [3] $ (\pipe|i_d|id_ex_pipeline|saidaNewPC [5] $ (!\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7 )))) # (GND)
// \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~9  = CARRY((\pipe|i_d|id_ex_pipeline|saidaExtensor [3] & ((\pipe|i_d|id_ex_pipeline|saidaNewPC [5]) # (!\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7 ))) # (!\pipe|i_d|id_ex_pipeline|saidaExtensor [3] & 
// (\pipe|i_d|id_ex_pipeline|saidaNewPC [5] & !\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7 )))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaExtensor [3]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaNewPC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipe|execute|ex_mem_pipeline|resultadoAdd[4]~7 ),
	.combout(\pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8_combout ),
	.cout(\pipe|execute|ex_mem_pipeline|resultadoAdd[5]~9 ));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8 .lut_mask = 16'h698E;
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \pipe|execute|ex_mem_pipeline|resultadoAdd[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoAdd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[5] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N11
dffeas \pipe|i_f|if_id|IF_ID_NewPCsaida[5] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12_combout ),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoAdd [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(\pipe|EX_MEM_PCSrc~combout ),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[5] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14_combout  = \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~13  $ (!\pipe|i_f|if_id|IF_ID_NewPCsaida [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.cin(\pipe|i_f|if_id|IF_ID_NewPCsaida[5]~13 ),
	.combout(\pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14 .lut_mask = 16'hF00F;
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaNewPC~1 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaNewPC~1_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaNewPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~1 .lut_mask = 16'h00CC;
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \pipe|i_d|id_ex_pipeline|saidaNewPC[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|saidaNewPC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaNewPC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[6] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaNewPC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10 (
// Equation(s):
// \pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10_combout  = \pipe|i_d|id_ex_pipeline|saidaExtensor [4] $ (\pipe|execute|ex_mem_pipeline|resultadoAdd[5]~9  $ (\pipe|i_d|id_ex_pipeline|saidaNewPC [6]))

	.dataa(gnd),
	.datab(\pipe|i_d|id_ex_pipeline|saidaExtensor [4]),
	.datac(gnd),
	.datad(\pipe|i_d|id_ex_pipeline|saidaNewPC [6]),
	.cin(\pipe|execute|ex_mem_pipeline|resultadoAdd[5]~9 ),
	.combout(\pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10 .lut_mask = 16'hC33C;
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \pipe|execute|ex_mem_pipeline|resultadoAdd[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoAdd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[6] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoAdd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N13
dffeas \pipe|i_f|if_id|IF_ID_NewPCsaida[6] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14_combout ),
	.asdata(\pipe|execute|ex_mem_pipeline|resultadoAdd [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(\pipe|EX_MEM_PCSrc~combout ),
	.ena(\pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[6] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_NewPCsaida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \pipe|i_f|IM1|Mux11~0 (
// Equation(s):
// \pipe|i_f|IM1|Mux11~0_combout  = (\pipe|i_f|if_id|IF_ID_NewPCsaida [3] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [2] & (!\pipe|i_f|if_id|IF_ID_NewPCsaida [4] & !\pipe|i_f|if_id|IF_ID_NewPCsaida [5])))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [3]),
	.datab(\pipe|i_f|if_id|IF_ID_NewPCsaida [2]),
	.datac(\pipe|i_f|if_id|IF_ID_NewPCsaida [4]),
	.datad(\pipe|i_f|if_id|IF_ID_NewPCsaida [5]),
	.cin(gnd),
	.combout(\pipe|i_f|IM1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|IM1|Mux11~0 .lut_mask = 16'h0002;
defparam \pipe|i_f|IM1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~14 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~14_combout  = (\pipe|i_f|IM1|Mux9~0_combout ) # ((!\pipe|i_f|if_id|IF_ID_NewPCsaida [6] & !\pipe|i_f|IM1|Mux11~0_combout ))

	.dataa(\pipe|i_f|if_id|IF_ID_NewPCsaida [6]),
	.datab(\pipe|i_f|IM1|Mux9~0_combout ),
	.datac(gnd),
	.datad(\pipe|i_f|IM1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~14 .lut_mask = 16'hCCDD;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
cycloneive_lcell_comb \pipe|i_f|if_id|IF_ID_Instsaida~15 (
// Equation(s):
// \pipe|i_f|if_id|IF_ID_Instsaida~15_combout  = (!\SW[0]~input_o  & ((\pipe|hzrd|Hazard~combout  & (\pipe|i_f|if_id|IF_ID_Instsaida~14_combout )) # (!\pipe|hzrd|Hazard~combout  & ((\pipe|i_f|if_id|IF_ID_Instsaida [20])))))

	.dataa(\pipe|i_f|if_id|IF_ID_Instsaida~14_combout ),
	.datab(\pipe|i_f|if_id|IF_ID_Instsaida [20]),
	.datac(\pipe|hzrd|Hazard~combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_f|if_id|IF_ID_Instsaida~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida~15 .lut_mask = 16'h00AC;
defparam \pipe|i_f|if_id|IF_ID_Instsaida~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \pipe|i_f|if_id|IF_ID_Instsaida[20] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipe|i_f|if_id|IF_ID_Instsaida~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_f|if_id|IF_ID_Instsaida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_f|if_id|IF_ID_Instsaida[20] .is_wysiwyg = "true";
defparam \pipe|i_f|if_id|IF_ID_Instsaida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|rtout~3 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|rtout~3_combout  = (\pipe|i_f|if_id|IF_ID_Instsaida [20] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [20]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|rtout~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout~3 .lut_mask = 16'h00F0;
defparam \pipe|i_d|id_ex_pipeline|rtout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N23
dffeas \pipe|i_d|id_ex_pipeline|rtout[4] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|i_d|id_ex_pipeline|rtout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|rtout[4] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|rtout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \pipe|hzrd|Equal0~0 (
// Equation(s):
// \pipe|hzrd|Equal0~0_combout  = (!\pipe|i_d|id_ex_pipeline|rtout [4] & (!\pipe|i_d|id_ex_pipeline|rtout [0] & (!\pipe|i_d|id_ex_pipeline|rtout [1] & !\pipe|i_d|id_ex_pipeline|rtout [2])))

	.dataa(\pipe|i_d|id_ex_pipeline|rtout [4]),
	.datab(\pipe|i_d|id_ex_pipeline|rtout [0]),
	.datac(\pipe|i_d|id_ex_pipeline|rtout [1]),
	.datad(\pipe|i_d|id_ex_pipeline|rtout [2]),
	.cin(gnd),
	.combout(\pipe|hzrd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Equal0~0 .lut_mask = 16'h0001;
defparam \pipe|hzrd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \pipe|hzrd|Hazard (
// Equation(s):
// \pipe|hzrd|Hazard~combout  = (\pipe|hzrd|Equal0~0_combout ) # ((!\pipe|hzrd|Hazard~0_combout ) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]))

	.dataa(gnd),
	.datab(\pipe|hzrd|Equal0~0_combout ),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [0]),
	.datad(\pipe|hzrd|Hazard~0_combout ),
	.cin(gnd),
	.combout(\pipe|hzrd|Hazard~combout ),
	.cout());
// synopsys translate_off
defparam \pipe|hzrd|Hazard .lut_mask = 16'hCFFF;
defparam \pipe|hzrd|Hazard .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \pipe|i_d|id_ex_pipeline|saidaBitsCtr~1 (
// Equation(s):
// \pipe|i_d|id_ex_pipeline|saidaBitsCtr~1_combout  = (\pipe|hzrd|Hazard~combout  & (!\SW[0]~input_o  & (!\pipe|i_f|if_id|IF_ID_Instsaida [28] & !\pipe|i_f|if_id|IF_ID_Instsaida [26])))

	.dataa(\pipe|hzrd|Hazard~combout ),
	.datab(\SW[0]~input_o ),
	.datac(\pipe|i_f|if_id|IF_ID_Instsaida [28]),
	.datad(\pipe|i_f|if_id|IF_ID_Instsaida [26]),
	.cin(gnd),
	.combout(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~1 .lut_mask = 16'h0002;
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \pipe|i_d|id_ex_pipeline|saidaBitsCtr[7] (
	.clk(\divisorClk|clk_track~q ),
	.d(\pipe|i_d|id_ex_pipeline|saidaBitsCtr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[7] .is_wysiwyg = "true";
defparam \pipe|i_d|id_ex_pipeline|saidaBitsCtr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \pipe|execute|alucontrol|Mux0~0 (
// Equation(s):
// \pipe|execute|alucontrol|Mux0~0_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]) # ((\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7] & !\pipe|execute|alucontrol|Decoder0~0_combout ))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.datab(gnd),
	.datac(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]),
	.datad(\pipe|execute|alucontrol|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|Mux0~0 .lut_mask = 16'hF0FA;
defparam \pipe|execute|alucontrol|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \pipe|execute|alucontrol|Mux1~0 (
// Equation(s):
// \pipe|execute|alucontrol|Mux1~0_combout  = (\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]) # (((\pipe|i_d|id_ex_pipeline|rsout [4] & !\pipe|execute|alucontrol|WideOr1~0_combout )) # (!\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]))

	.dataa(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [4]),
	.datab(\pipe|i_d|id_ex_pipeline|saidaBitsCtr [7]),
	.datac(\pipe|i_d|id_ex_pipeline|rsout [4]),
	.datad(\pipe|execute|alucontrol|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|Mux1~0 .lut_mask = 16'hBBFB;
defparam \pipe|execute|alucontrol|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \pipe|execute|alucontrol|ALUctrl[2] (
// Equation(s):
// \pipe|execute|alucontrol|ALUctrl [2] = (\pipe|execute|alucontrol|Mux1~0_combout  & (\pipe|execute|alucontrol|Mux0~0_combout )) # (!\pipe|execute|alucontrol|Mux1~0_combout  & ((\pipe|execute|alucontrol|ALUctrl [2])))

	.dataa(\pipe|execute|alucontrol|Mux0~0_combout ),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|alucontrol|Mux1~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alucontrol|ALUctrl [2]),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alucontrol|ALUctrl[2] .lut_mask = 16'hAAF0;
defparam \pipe|execute|alucontrol|ALUctrl[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \pipe|execute|alu1|Add0~7 (
// Equation(s):
// \pipe|execute|alu1|Add0~7_combout  = \pipe|execute|alucontrol|ALUctrl [2] $ (\pipe|execute|Mux32_2|Saida[1]~68_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipe|execute|alucontrol|ALUctrl [2]),
	.datad(\pipe|execute|Mux32_2|Saida[1]~68_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Add0~7 .lut_mask = 16'h0FF0;
defparam \pipe|execute|alu1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N26
cycloneive_lcell_comb \pipe|execute|alu1|Mux30~1 (
// Equation(s):
// \pipe|execute|alu1|Mux30~1_combout  = (\pipe|execute|Mux32_3inA|saida[1]~63_combout  & ((\pipe|execute|alucontrol|ALUctrl [0]) # (\pipe|execute|Mux32_2|Saida[1]~68_combout ))) # (!\pipe|execute|Mux32_3inA|saida[1]~63_combout  & 
// (\pipe|execute|alucontrol|ALUctrl [0] & \pipe|execute|Mux32_2|Saida[1]~68_combout ))

	.dataa(\pipe|execute|Mux32_3inA|saida[1]~63_combout ),
	.datab(\pipe|execute|alucontrol|ALUctrl [0]),
	.datac(gnd),
	.datad(\pipe|execute|Mux32_2|Saida[1]~68_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux30~1 .lut_mask = 16'hEE88;
defparam \pipe|execute|alu1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N2
cycloneive_lcell_comb \pipe|execute|alu1|Mux30~2 (
// Equation(s):
// \pipe|execute|alu1|Mux30~2_combout  = (\pipe|execute|alu1|Add0~8_combout  & ((\pipe|execute|alu1|Mux30~0_combout ) # ((\pipe|execute|alu1|Mux30~1_combout  & \pipe|execute|alu1|Mux31~0_combout )))) # (!\pipe|execute|alu1|Add0~8_combout  & 
// (((\pipe|execute|alu1|Mux30~1_combout  & \pipe|execute|alu1|Mux31~0_combout ))))

	.dataa(\pipe|execute|alu1|Add0~8_combout ),
	.datab(\pipe|execute|alu1|Mux30~0_combout ),
	.datac(\pipe|execute|alu1|Mux30~1_combout ),
	.datad(\pipe|execute|alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipe|execute|alu1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipe|execute|alu1|Mux30~2 .lut_mask = 16'hF888;
defparam \pipe|execute|alu1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N3
dffeas \pipe|execute|ex_mem_pipeline|resultadoUla[1] (
	.clk(\divisorClk|clk_track~clkctrl_outclk ),
	.d(\pipe|execute|alu1|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[1] .is_wysiwyg = "true";
defparam \pipe|execute|ex_mem_pipeline|resultadoUla[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N8
cycloneive_lcell_comb \seteS8|s[0]~0 (
// Equation(s):
// \seteS8|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [3] & (\pipe|execute|ex_mem_pipeline|resultadoUla [0] & (\pipe|execute|ex_mem_pipeline|resultadoUla [1] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [2])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [3] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (\pipe|execute|ex_mem_pipeline|resultadoUla [2] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [0]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[0]~0 .lut_mask = 16'h4910;
defparam \seteS8|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N26
cycloneive_lcell_comb \seteS8|s[1]~1 (
// Equation(s):
// \seteS8|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [1] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [0] & (\pipe|execute|ex_mem_pipeline|resultadoUla [3])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [0] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [2]))))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (\pipe|execute|ex_mem_pipeline|resultadoUla [2] & (\pipe|execute|ex_mem_pipeline|resultadoUla [3] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [0]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[1]~1 .lut_mask = 16'h98E0;
defparam \seteS8|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N20
cycloneive_lcell_comb \seteS8|s[2]~2 (
// Equation(s):
// \seteS8|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [3] & (\pipe|execute|ex_mem_pipeline|resultadoUla [2] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [1]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [0])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [3] & (\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [2] & !\pipe|execute|ex_mem_pipeline|resultadoUla [0])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[2]~2 .lut_mask = 16'h80C2;
defparam \seteS8|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N14
cycloneive_lcell_comb \seteS8|s[3]~3 (
// Equation(s):
// \seteS8|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [1] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [2] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [0]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [2] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [3] & !\pipe|execute|ex_mem_pipeline|resultadoUla [0])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [3] & (\pipe|execute|ex_mem_pipeline|resultadoUla [2] $ 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [0]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[3]~3 .lut_mask = 16'hA118;
defparam \seteS8|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N16
cycloneive_lcell_comb \seteS8|s[4]~4 (
// Equation(s):
// \seteS8|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [3] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [0])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [1] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [2] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [3])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [2] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [0])))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[4]~4 .lut_mask = 16'h3710;
defparam \seteS8|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N18
cycloneive_lcell_comb \seteS8|s[5]~5 (
// Equation(s):
// \seteS8|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [3] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [0]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [2])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (\pipe|execute|ex_mem_pipeline|resultadoUla [0] & (\pipe|execute|ex_mem_pipeline|resultadoUla [3] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [2]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[5]~5 .lut_mask = 16'h6302;
defparam \seteS8|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N4
cycloneive_lcell_comb \seteS8|s[6]~6 (
// Equation(s):
// \seteS8|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [0] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [3] & (\pipe|execute|ex_mem_pipeline|resultadoUla [1] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [2])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [0] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [1] & (\pipe|execute|ex_mem_pipeline|resultadoUla [3] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [2]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [1]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [3]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [2]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [0]),
	.cin(gnd),
	.combout(\seteS8|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS8|s[6]~6 .lut_mask = 16'h2141;
defparam \seteS8|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N0
cycloneive_lcell_comb \seteS7|s[0]~0 (
// Equation(s):
// \seteS7|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [5] & (\pipe|execute|ex_mem_pipeline|resultadoUla [7] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [4])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (\pipe|execute|ex_mem_pipeline|resultadoUla [4] & (\pipe|execute|ex_mem_pipeline|resultadoUla [7] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [5]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[0]~0 .lut_mask = 16'h4902;
defparam \seteS7|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \seteS7|s[1]~1 (
// Equation(s):
// \seteS7|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [7] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [4] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [5]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [4] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [6])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & (\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (\pipe|execute|ex_mem_pipeline|resultadoUla [5] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [4]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[1]~1 .lut_mask = 16'hC2A8;
defparam \seteS7|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N4
cycloneive_lcell_comb \seteS7|s[2]~2 (
// Equation(s):
// \seteS7|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (\pipe|execute|ex_mem_pipeline|resultadoUla [7] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [5]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [4])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & (\pipe|execute|ex_mem_pipeline|resultadoUla [5] & !\pipe|execute|ex_mem_pipeline|resultadoUla [4])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[2]~2 .lut_mask = 16'h8098;
defparam \seteS7|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \seteS7|s[3]~3 (
// Equation(s):
// \seteS7|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [5] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [6] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [4]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [6] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [7] & !\pipe|execute|ex_mem_pipeline|resultadoUla [4])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [5] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & (\pipe|execute|ex_mem_pipeline|resultadoUla [6] $ 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [4]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[3]~3 .lut_mask = 16'hA142;
defparam \seteS7|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
cycloneive_lcell_comb \seteS7|s[4]~4 (
// Equation(s):
// \seteS7|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [5] & (((!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & \pipe|execute|ex_mem_pipeline|resultadoUla [4])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [5] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [7])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [6] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [4])))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[4]~4 .lut_mask = 16'h3702;
defparam \seteS7|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \seteS7|s[5]~5 (
// Equation(s):
// \seteS7|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (\pipe|execute|ex_mem_pipeline|resultadoUla [4] & (\pipe|execute|ex_mem_pipeline|resultadoUla [7] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [5])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [6] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [5]) # (\pipe|execute|ex_mem_pipeline|resultadoUla [4]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[5]~5 .lut_mask = 16'h3910;
defparam \seteS7|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \seteS7|s[6]~6 (
// Equation(s):
// \seteS7|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [4] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [7] & (\pipe|execute|ex_mem_pipeline|resultadoUla [6] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [5])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [4] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [5] & (\pipe|execute|ex_mem_pipeline|resultadoUla [6] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [7]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [6]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [7]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [5]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [4]),
	.cin(gnd),
	.combout(\seteS7|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS7|s[6]~6 .lut_mask = 16'h2109;
defparam \seteS7|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \seteS6|s[0]~0 (
// Equation(s):
// \seteS6|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [10] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (\pipe|execute|ex_mem_pipeline|resultadoUla [8] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [11])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [10] & (\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (\pipe|execute|ex_mem_pipeline|resultadoUla [9] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [11]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[0]~0 .lut_mask = 16'h2812;
defparam \seteS6|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N20
cycloneive_lcell_comb \seteS6|s[1]~1 (
// Equation(s):
// \seteS6|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [9] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [8] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [11]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [8] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [10])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (\pipe|execute|ex_mem_pipeline|resultadoUla [10] & (\pipe|execute|ex_mem_pipeline|resultadoUla [8] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [11]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[1]~1 .lut_mask = 16'hD860;
defparam \seteS6|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N6
cycloneive_lcell_comb \seteS6|s[2]~2 (
// Equation(s):
// \seteS6|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [10] & (\pipe|execute|ex_mem_pipeline|resultadoUla [11] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [9]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [8])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [10] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (\pipe|execute|ex_mem_pipeline|resultadoUla [9] & !\pipe|execute|ex_mem_pipeline|resultadoUla [11])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[2]~2 .lut_mask = 16'hD004;
defparam \seteS6|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N8
cycloneive_lcell_comb \seteS6|s[3]~3 (
// Equation(s):
// \seteS6|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [9] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (\pipe|execute|ex_mem_pipeline|resultadoUla [10])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [8] & 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [10] & \pipe|execute|ex_mem_pipeline|resultadoUla [11])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [11] & (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [8] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [10]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[3]~3 .lut_mask = 16'h8492;
defparam \seteS6|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N2
cycloneive_lcell_comb \seteS6|s[4]~4 (
// Equation(s):
// \seteS6|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (\pipe|execute|ex_mem_pipeline|resultadoUla [8] & ((!\pipe|execute|ex_mem_pipeline|resultadoUla [11])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [9] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [10] & ((!\pipe|execute|ex_mem_pipeline|resultadoUla [11]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [10] & (\pipe|execute|ex_mem_pipeline|resultadoUla [8]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[4]~4 .lut_mask = 16'h02BA;
defparam \seteS6|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
cycloneive_lcell_comb \seteS6|s[5]~5 (
// Equation(s):
// \seteS6|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (\pipe|execute|ex_mem_pipeline|resultadoUla [11] $ (((\pipe|execute|ex_mem_pipeline|resultadoUla [9]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [10]))))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [10] & !\pipe|execute|ex_mem_pipeline|resultadoUla [11])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[5]~5 .lut_mask = 16'h208E;
defparam \seteS6|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
cycloneive_lcell_comb \seteS6|s[6]~6 (
// Equation(s):
// \seteS6|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [11] & (\pipe|execute|ex_mem_pipeline|resultadoUla [9] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [10])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [8] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [9] & (\pipe|execute|ex_mem_pipeline|resultadoUla [10] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [11]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [8]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [9]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [10]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [11]),
	.cin(gnd),
	.combout(\seteS6|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS6|s[6]~6 .lut_mask = 16'h1083;
defparam \seteS6|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \seteS5|s[0]~0 (
// Equation(s):
// \seteS5|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (\pipe|execute|ex_mem_pipeline|resultadoUla [13] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [14])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [13] & (\pipe|execute|ex_mem_pipeline|resultadoUla [12] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [14]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[0]~0 .lut_mask = 16'h0984;
defparam \seteS5|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \seteS5|s[1]~1 (
// Equation(s):
// \seteS5|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [15] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (\pipe|execute|ex_mem_pipeline|resultadoUla [13])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [12] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [14]))))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla [14] & (\pipe|execute|ex_mem_pipeline|resultadoUla [12] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [13]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[1]~1 .lut_mask = 16'hB680;
defparam \seteS5|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \seteS5|s[2]~2 (
// Equation(s):
// \seteS5|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla [14] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [13]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [12])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (\pipe|execute|ex_mem_pipeline|resultadoUla [13] & !\pipe|execute|ex_mem_pipeline|resultadoUla [14])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[2]~2 .lut_mask = 16'hA210;
defparam \seteS5|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \seteS5|s[3]~3 (
// Equation(s):
// \seteS5|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [13] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [12] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [14]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [12] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [15] & !\pipe|execute|ex_mem_pipeline|resultadoUla [14])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [13] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [12] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [14]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[3]~3 .lut_mask = 16'hC124;
defparam \seteS5|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \seteS5|s[4]~4 (
// Equation(s):
// \seteS5|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [13] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla [12]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [13] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [14] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [15])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [14] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [12])))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[4]~4 .lut_mask = 16'h454C;
defparam \seteS5|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \seteS5|s[5]~5 (
// Equation(s):
// \seteS5|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (\pipe|execute|ex_mem_pipeline|resultadoUla [15] $ (((\pipe|execute|ex_mem_pipeline|resultadoUla [13]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [14]))))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla [13] & !\pipe|execute|ex_mem_pipeline|resultadoUla [14])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[5]~5 .lut_mask = 16'h4854;
defparam \seteS5|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \seteS5|s[6]~6 (
// Equation(s):
// \seteS5|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [15] & (\pipe|execute|ex_mem_pipeline|resultadoUla [13] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [14])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [12] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [13] & (\pipe|execute|ex_mem_pipeline|resultadoUla [15] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [14]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [15]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [12]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [13]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [14]),
	.cin(gnd),
	.combout(\seteS5|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS5|s[6]~6 .lut_mask = 16'h4205;
defparam \seteS5|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N24
cycloneive_lcell_comb \seteS4|s[0]~0 (
// Equation(s):
// \seteS4|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (\pipe|execute|ex_mem_pipeline|resultadoUla [17] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [18])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [17] & (\pipe|execute|ex_mem_pipeline|resultadoUla [16] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [18]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[0]~0 .lut_mask = 16'h2182;
defparam \seteS4|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N2
cycloneive_lcell_comb \seteS4|s[1]~1 (
// Equation(s):
// \seteS4|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [17] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (\pipe|execute|ex_mem_pipeline|resultadoUla [19])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [16] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [18]))))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [17] & (\pipe|execute|ex_mem_pipeline|resultadoUla [18] & (\pipe|execute|ex_mem_pipeline|resultadoUla [16] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [19]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[1]~1 .lut_mask = 16'hD680;
defparam \seteS4|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N20
cycloneive_lcell_comb \seteS4|s[2]~2 (
// Equation(s):
// \seteS4|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (\pipe|execute|ex_mem_pipeline|resultadoUla [18] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [17]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [16])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (\pipe|execute|ex_mem_pipeline|resultadoUla [17] & !\pipe|execute|ex_mem_pipeline|resultadoUla [18])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[2]~2 .lut_mask = 16'hD004;
defparam \seteS4|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N14
cycloneive_lcell_comb \seteS4|s[3]~3 (
// Equation(s):
// \seteS4|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [17] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [16] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [18]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [16] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [19] & !\pipe|execute|ex_mem_pipeline|resultadoUla [18])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [17] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [16] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [18]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[3]~3 .lut_mask = 16'h8942;
defparam \seteS4|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N16
cycloneive_lcell_comb \seteS4|s[4]~4 (
// Equation(s):
// \seteS4|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [17] & (\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [19]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [17] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [18] & ((!\pipe|execute|ex_mem_pipeline|resultadoUla [19]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [18] & (\pipe|execute|ex_mem_pipeline|resultadoUla [16]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[4]~4 .lut_mask = 16'h0B2A;
defparam \seteS4|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N26
cycloneive_lcell_comb \seteS4|s[5]~5 (
// Equation(s):
// \seteS4|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (\pipe|execute|ex_mem_pipeline|resultadoUla [19] $ (((\pipe|execute|ex_mem_pipeline|resultadoUla [17]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [18]))))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (\pipe|execute|ex_mem_pipeline|resultadoUla [17] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [19] & !\pipe|execute|ex_mem_pipeline|resultadoUla [18])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[5]~5 .lut_mask = 16'h280E;
defparam \seteS4|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N28
cycloneive_lcell_comb \seteS4|s[6]~6 (
// Equation(s):
// \seteS4|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [19] & (\pipe|execute|ex_mem_pipeline|resultadoUla [17] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [18])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [16] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [17] & (\pipe|execute|ex_mem_pipeline|resultadoUla [19] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [18]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [16]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [17]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [19]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [18]),
	.cin(gnd),
	.combout(\seteS4|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS4|s[6]~6 .lut_mask = 16'h1803;
defparam \seteS4|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N0
cycloneive_lcell_comb \seteS3|s[0]~0 (
// Equation(s):
// \seteS3|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [23] & (\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (\pipe|execute|ex_mem_pipeline|resultadoUla [21] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [22])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [23] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [21] & (\pipe|execute|ex_mem_pipeline|resultadoUla [20] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [22]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[0]~0 .lut_mask = 16'h2182;
defparam \seteS3|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N2
cycloneive_lcell_comb \seteS3|s[1]~1 (
// Equation(s):
// \seteS3|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [21] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (\pipe|execute|ex_mem_pipeline|resultadoUla [23])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [20] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [22]))))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [21] & (\pipe|execute|ex_mem_pipeline|resultadoUla [22] & (\pipe|execute|ex_mem_pipeline|resultadoUla [20] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [23]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[1]~1 .lut_mask = 16'hD680;
defparam \seteS3|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N20
cycloneive_lcell_comb \seteS3|s[2]~2 (
// Equation(s):
// \seteS3|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [23] & (\pipe|execute|ex_mem_pipeline|resultadoUla [22] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [21]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [20])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [23] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (\pipe|execute|ex_mem_pipeline|resultadoUla [21] & !\pipe|execute|ex_mem_pipeline|resultadoUla [22])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[2]~2 .lut_mask = 16'hD004;
defparam \seteS3|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N30
cycloneive_lcell_comb \seteS3|s[3]~3 (
// Equation(s):
// \seteS3|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [21] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [20] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [22]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [20] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [23] & !\pipe|execute|ex_mem_pipeline|resultadoUla [22])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [21] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [23] & (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [20] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [22]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[3]~3 .lut_mask = 16'h8942;
defparam \seteS3|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N24
cycloneive_lcell_comb \seteS3|s[4]~4 (
// Equation(s):
// \seteS3|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [21] & (\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [23]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [21] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [22] & ((!\pipe|execute|ex_mem_pipeline|resultadoUla [23]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [22] & (\pipe|execute|ex_mem_pipeline|resultadoUla [20]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[4]~4 .lut_mask = 16'h0B2A;
defparam \seteS3|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N10
cycloneive_lcell_comb \seteS3|s[5]~5 (
// Equation(s):
// \seteS3|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (\pipe|execute|ex_mem_pipeline|resultadoUla [23] $ (((\pipe|execute|ex_mem_pipeline|resultadoUla [21]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [22]))))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (\pipe|execute|ex_mem_pipeline|resultadoUla [21] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [23] & !\pipe|execute|ex_mem_pipeline|resultadoUla [22])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[5]~5 .lut_mask = 16'h280E;
defparam \seteS3|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N28
cycloneive_lcell_comb \seteS3|s[6]~6 (
// Equation(s):
// \seteS3|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [23] & (\pipe|execute|ex_mem_pipeline|resultadoUla [21] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [22])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [20] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [21] & (\pipe|execute|ex_mem_pipeline|resultadoUla [23] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [22]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [20]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [21]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [23]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [22]),
	.cin(gnd),
	.combout(\seteS3|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS3|s[6]~6 .lut_mask = 16'h1803;
defparam \seteS3|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N6
cycloneive_lcell_comb \seteS2|s[0]~0 (
// Equation(s):
// \seteS2|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [25] & (\pipe|execute|ex_mem_pipeline|resultadoUla [27] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [24])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (\pipe|execute|ex_mem_pipeline|resultadoUla [24] & (\pipe|execute|ex_mem_pipeline|resultadoUla [25] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [27]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[0]~0 .lut_mask = 16'h6102;
defparam \seteS2|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N16
cycloneive_lcell_comb \seteS2|s[1]~1 (
// Equation(s):
// \seteS2|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [25] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [24] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [27]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [24] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [26])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [25] & (\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (\pipe|execute|ex_mem_pipeline|resultadoUla [27] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [24]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[1]~1 .lut_mask = 16'hC2A8;
defparam \seteS2|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N26
cycloneive_lcell_comb \seteS2|s[2]~2 (
// Equation(s):
// \seteS2|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (\pipe|execute|ex_mem_pipeline|resultadoUla [27] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [25]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [24])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (\pipe|execute|ex_mem_pipeline|resultadoUla [25] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [27] & !\pipe|execute|ex_mem_pipeline|resultadoUla [24])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[2]~2 .lut_mask = 16'h80A4;
defparam \seteS2|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N12
cycloneive_lcell_comb \seteS2|s[3]~3 (
// Equation(s):
// \seteS2|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [25] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [26] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [24]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [26] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [27] & !\pipe|execute|ex_mem_pipeline|resultadoUla [24])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [25] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [27] & (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [26] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [24]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[3]~3 .lut_mask = 16'h8942;
defparam \seteS2|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N22
cycloneive_lcell_comb \seteS2|s[4]~4 (
// Equation(s):
// \seteS2|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [25] & (((!\pipe|execute|ex_mem_pipeline|resultadoUla [27] & \pipe|execute|ex_mem_pipeline|resultadoUla [24])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [25] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [27])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [26] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [24])))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[4]~4 .lut_mask = 16'h1F02;
defparam \seteS2|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N8
cycloneive_lcell_comb \seteS2|s[5]~5 (
// Equation(s):
// \seteS2|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (\pipe|execute|ex_mem_pipeline|resultadoUla [24] & (\pipe|execute|ex_mem_pipeline|resultadoUla [25] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [27])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [26] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [27] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [25]) # (\pipe|execute|ex_mem_pipeline|resultadoUla [24]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[5]~5 .lut_mask = 16'h2D04;
defparam \seteS2|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N18
cycloneive_lcell_comb \seteS2|s[6]~6 (
// Equation(s):
// \seteS2|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [24] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [27] & (\pipe|execute|ex_mem_pipeline|resultadoUla [26] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [25])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [24] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [25] & (\pipe|execute|ex_mem_pipeline|resultadoUla [26] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [27]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [26]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [25]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [27]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [24]),
	.cin(gnd),
	.combout(\seteS2|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS2|s[6]~6 .lut_mask = 16'h0921;
defparam \seteS2|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \seteS1|s[0]~0 (
// Equation(s):
// \seteS1|s[0]~0_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (\pipe|execute|ex_mem_pipeline|resultadoUla [28] & (\pipe|execute|ex_mem_pipeline|resultadoUla [30] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [29])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [29] & (\pipe|execute|ex_mem_pipeline|resultadoUla [30] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [28]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[0]~0 .lut_mask = 16'h2904;
defparam \seteS1|s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \seteS1|s[1]~1 (
// Equation(s):
// \seteS1|s[1]~1_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [31] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [28] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [29]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [28] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [30])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (\pipe|execute|ex_mem_pipeline|resultadoUla [30] & (\pipe|execute|ex_mem_pipeline|resultadoUla [29] $ (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [28]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[1]~1 .lut_mask = 16'hA4C8;
defparam \seteS1|s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \seteS1|s[2]~2 (
// Equation(s):
// \seteS1|s[2]~2_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (\pipe|execute|ex_mem_pipeline|resultadoUla [30] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [29]) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [28])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [30] & (\pipe|execute|ex_mem_pipeline|resultadoUla [29] & !\pipe|execute|ex_mem_pipeline|resultadoUla [28])))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[2]~2 .lut_mask = 16'h8098;
defparam \seteS1|s[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \seteS1|s[3]~3 (
// Equation(s):
// \seteS1|s[3]~3_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [29] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [30] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [28]))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [30] & 
// (\pipe|execute|ex_mem_pipeline|resultadoUla [31] & !\pipe|execute|ex_mem_pipeline|resultadoUla [28])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [29] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (\pipe|execute|ex_mem_pipeline|resultadoUla 
// [30] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [28]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[3]~3 .lut_mask = 16'hC124;
defparam \seteS1|s[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \seteS1|s[4]~4 (
// Equation(s):
// \seteS1|s[4]~4_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [29] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [28])))) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [29] & 
// ((\pipe|execute|ex_mem_pipeline|resultadoUla [30] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [31])) # (!\pipe|execute|ex_mem_pipeline|resultadoUla [30] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [28])))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[4]~4 .lut_mask = 16'h5704;
defparam \seteS1|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \seteS1|s[5]~5 (
// Equation(s):
// \seteS1|s[5]~5_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [30] & (\pipe|execute|ex_mem_pipeline|resultadoUla [28] & (\pipe|execute|ex_mem_pipeline|resultadoUla [31] $ (\pipe|execute|ex_mem_pipeline|resultadoUla [29])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [30] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & ((\pipe|execute|ex_mem_pipeline|resultadoUla [29]) # (\pipe|execute|ex_mem_pipeline|resultadoUla [28]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[5]~5 .lut_mask = 16'h5910;
defparam \seteS1|s[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \seteS1|s[6]~6 (
// Equation(s):
// \seteS1|s[6]~6_combout  = (\pipe|execute|ex_mem_pipeline|resultadoUla [28] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [31] & (\pipe|execute|ex_mem_pipeline|resultadoUla [30] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [29])))) # 
// (!\pipe|execute|ex_mem_pipeline|resultadoUla [28] & (!\pipe|execute|ex_mem_pipeline|resultadoUla [29] & (\pipe|execute|ex_mem_pipeline|resultadoUla [31] $ (!\pipe|execute|ex_mem_pipeline|resultadoUla [30]))))

	.dataa(\pipe|execute|ex_mem_pipeline|resultadoUla [31]),
	.datab(\pipe|execute|ex_mem_pipeline|resultadoUla [30]),
	.datac(\pipe|execute|ex_mem_pipeline|resultadoUla [29]),
	.datad(\pipe|execute|ex_mem_pipeline|resultadoUla [28]),
	.cin(gnd),
	.combout(\seteS1|s[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seteS1|s[6]~6 .lut_mask = 16'h4109;
defparam \seteS1|s[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule
