# TODO
- add synchronizer on all the inputs
- Create Vivado Projekt
- Test design on FPGA

- Maybe add 1 bit (at least one bit of space)