<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::SIRegisterInfo Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structllvm_1_1SIRegisterInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structllvm_1_1SIRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SIRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1SIRegisterInfo_inherit__map" id="llvm_1_1SIRegisterInfo_inherit__map">
<area shape="rect" id="node2" href="structllvm_1_1AMDGPURegisterInfo.html" title="llvm::AMDGPURegisterInfo" alt="" coords="5,80,183,107"/>
<area shape="rect" id="node3" href="classAMDGPUGenRegisterInfo.html" title="AMDGPUGenRegisterInfo" alt="" coords="8,5,180,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SIRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SIRegisterInfo_coll__map" id="llvm_1_1SIRegisterInfo_coll__map">
<area shape="rect" id="node2" href="structllvm_1_1AMDGPURegisterInfo.html" title="llvm::AMDGPURegisterInfo" alt="" coords="1051,444,1228,471"/>
<area shape="rect" id="node3" href="classAMDGPUGenRegisterInfo.html" title="AMDGPUGenRegisterInfo" alt="" coords="732,383,904,409"/>
<area shape="rect" id="node5" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="749,504,887,531"/>
<area shape="rect" id="node21" href="classllvm_1_1LLVMTargetMachine.html" title="llvm::LLVMTargetMachine" alt="" coords="1054,504,1225,531"/>
<area shape="rect" id="node6" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="465,101,597,128"/>
<area shape="rect" id="node13" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="471,849,590,876"/>
<area shape="rect" id="node11" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="487,535,575,561"/>
<area shape="rect" id="node12" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="457,585,604,612"/>
<area shape="rect" id="node20" href="classllvm_1_1AMDGPUTargetMachine.html" title="llvm::AMDGPUTargetMachine" alt="" coords="1277,497,1472,524"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a2c4272e6f14a536d65bba4ccae8d48fb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a2c4272e6f14a536d65bba4ccae8d48fb">SIRegisterInfo</a> (<a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:a2c4272e6f14a536d65bba4ccae8d48fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa723eee490e44b4ce846b2ea7905f4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a6aa723eee490e44b4ce846b2ea7905f4">getReservedRegs</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a6aa723eee490e44b4ce846b2ea7905f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d622e17547136c403914533f8b059fe"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a9d622e17547136c403914533f8b059fe">getRegPressureLimit</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a9d622e17547136c403914533f8b059fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537c9ca9fe2aa2f2f82ea72bcfb71636"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a537c9ca9fe2aa2f2f82ea72bcfb71636">getISARegClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a537c9ca9fe2aa2f2f82ea72bcfb71636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95900e90ffda82bfb37c85e6cceaebd0"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a95900e90ffda82bfb37c85e6cceaebd0">getCFGStructurizerRegClass</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) const </td></tr>
<tr class="memdesc:a95900e90ffda82bfb37c85e6cceaebd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the register class of the specified type to use in the CFGStructurizer  <a href="#a95900e90ffda82bfb37c85e6cceaebd0">More...</a><br /></td></tr>
<tr class="separator:a95900e90ffda82bfb37c85e6cceaebd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad067b2bab7a9422378bc06a8c81e817c"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#ad067b2bab7a9422378bc06a8c81e817c">getHWRegIndex</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:ad067b2bab7a9422378bc06a8c81e817c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519c631a1eee03f772cedaecd57241f6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="memdesc:a519c631a1eee03f772cedaecd57241f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'base' register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VReg_32 SGPR0_SGPR1 -&gt; SReg_32, etc.  <a href="#a519c631a1eee03f772cedaecd57241f6">More...</a><br /></td></tr>
<tr class="separator:a519c631a1eee03f772cedaecd57241f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbb9fe4d28e1990553a4d19b7a0833d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a5dbb9fe4d28e1990553a4d19b7a0833d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115ab05f8cddeb3059603ff085ecab7b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a115ab05f8cddeb3059603ff085ecab7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6ef6ad6f8278143c1665ce34f79da2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) const </td></tr>
<tr class="separator:a0b6ef6ad6f8278143c1665ce34f79da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20f050ef31d80ad33c98bdbc05ce691"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned SubIdx) const </td></tr>
<tr class="separator:af20f050ef31d80ad33c98bdbc05ce691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:a529cfafd3ca6b3e77473d52bc7bbe0de inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a529cfafd3ca6b3e77473d52bc7bbe0de">AMDGPURegisterInfo</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:a529cfafd3ca6b3e77473d52bc7bbe0de inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f1237520dfe109f5ca3bae48b81cb5 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a> (unsigned Channel) const </td></tr>
<tr class="separator:a20f1237520dfe109f5ca3bae48b81cb5 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa048c7062989ab5cf19cc380d46119a9 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#aa048c7062989ab5cf19cc380d46119a9">getCalleeSavedRegs</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) const </td></tr>
<tr class="separator:aa048c7062989ab5cf19cc380d46119a9 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2134c4d1fdf7fc18d31fa234b20a13e9 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a2134c4d1fdf7fc18d31fa234b20a13e9">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, unsigned FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) const </td></tr>
<tr class="separator:a2134c4d1fdf7fc18d31fa234b20a13e9 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e66b16b1a702a81ffca4161400e3de8 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a0e66b16b1a702a81ffca4161400e3de8">getFrameRegister</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a0e66b16b1a702a81ffca4161400e3de8 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985b5495f47bc35cb6240b8bb61f86c2 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a985b5495f47bc35cb6240b8bb61f86c2">getIndirectSubReg</a> (unsigned IndirectIndex) const </td></tr>
<tr class="separator:a985b5495f47bc35cb6240b8bb61f86c2 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a42965f799fa3ab5eab645f80cbfc9023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a42965f799fa3ab5eab645f80cbfc9023">TM</a></td></tr>
<tr class="separator:a42965f799fa3ab5eab645f80cbfc9023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:a25c44c8aea5fe88106c8163bf2648f65 inherit pub_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a25c44c8aea5fe88106c8163bf2648f65">TM</a></td></tr>
<tr class="separator:a25c44c8aea5fe88106c8163bf2648f65 inherit pub_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_attribs_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:ae03de18fed447ecb7a3b0a177de361cc inherit pub_static_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">static const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ae03de18fed447ecb7a3b0a177de361cc">CalleeSavedReg</a> = AMDGPU::NoRegister</td></tr>
<tr class="separator:ae03de18fed447ecb7a3b0a177de361cc inherit pub_static_attribs_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00025">25</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a2c4272e6f14a536d65bba4ccae8d48fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIRegisterInfo::SIRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>tm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00022">22</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a95900e90ffda82bfb37c85e6cceaebd0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCFGStructurizerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the register class of the specified type to use in the CFGStructurizer </p>

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00050">50</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, and <a class="el" href="ValueTypes_8h_source.html#l00161">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="a0b6ef6ad6f8278143c1665ce34f79da2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentVGPRClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">99</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">hasVGPRs()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00415">llvm::SIInstrInfo::legalizeOpWithMove()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="ad067b2bab7a9422378bc06a8c81e817c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIRegisterInfo::getHWRegIndex </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00058">58</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a537c9ca9fe2aa2f2f82ea72bcfb71636"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getISARegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RC</td><td>is an AMDIL reg class.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the SI register class that is equivalent to <code>RC</code>. </dd></dl>

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#af67840b5a4361706653760e380b3d83c">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00042">42</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">llvm::TargetRegisterClass::getID()</a>.</p>

</div>
</div>
<a class="anchor" id="a519c631a1eee03f772cedaecd57241f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPhysRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the 'base' register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VReg_32 SGPR0_SGPR1 -&gt; SReg_32, etc. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">62</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>, and <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d622e17547136c403914533f8b059fe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">llvm::TargetRegisterClass::getNumRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a6aa723eee490e44b4ce846b2ea7905f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> SIRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#aac89394426c7de8277c61df2478d93d6">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00027">27</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUTargetMachine_8h_source.html#l00049">llvm::AMDGPUTargetMachine::getInstrInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00681">llvm::SIInstrInfo::reserveIndirectRegisters()</a>, <a class="el" href="BitVector_8h_source.html#l00236">llvm::BitVector::set()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00026">TM</a>.</p>

</div>
</div>
<a class="anchor" id="af20f050ef31d80ad33c98bdbc05ce691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSubRegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class that is used for a sub-register of <code>RC</code> for the given <code>SubIdx</code>. If <code>SubIdx</code> equals NoSubRegister, <code>RC</code> will be returned. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00119">119</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">isSGPRClass()</a>.</p>

<p>Referenced by <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a115ab05f8cddeb3059603ff085ecab7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::hasVGPRs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains VGPR registers. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">90</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00405">llvm::SIInstrInfo::canReadVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">getEquivalentVGPRClass()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">isSGPRClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a5dbb9fe4d28e1990553a4d19b7a0833d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIRegisterInfo::isSGPRClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only SGPR registers </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">hasVGPRs()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">llvm::SIInstrInfo::commuteInstruction()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00094">llvm::createAMDGPUISelDag()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00119">getSubRegClass()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00415">llvm::SIInstrInfo::legalizeOpWithMove()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a42965f799fa3ab5eab645f80cbfc9023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a>&amp; llvm::SIRegisterInfo::TM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00026">26</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00027">getReservedRegs()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li><a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
