{
  "design": {
    "design_info": {
      "boundary_crc": "0x532C4879B1C20E70",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../logictools.gen/sources_1/bd/logictools",
      "name": "logictools",
      "pfm_name": "xilinx.com:xd:logictools:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "debounced_pb": {
        "concat_pb": "",
        "debouncer_0": "",
        "debouncer_1": "",
        "debouncer_2": "",
        "debouncer_3": "",
        "slice_pb_0": "",
        "slice_pb_1": "",
        "slice_pb_2": "",
        "slice_pb_3": ""
      },
      "iop_interrupts": "",
      "iop_pmoda": {
        "concat": "",
        "dff_en_reset_vector_0": "",
        "gpio": "",
        "iic": "",
        "intc": "",
        "intr": "",
        "io_switch": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {}
        },
        "rst_clk_wiz_1_100M": "",
        "spi": "",
        "timer": ""
      },
      "iop_pmodb": {
        "concat": "",
        "dff_en_reset_vector_0": "",
        "gpio": "",
        "iic": "",
        "intc": "",
        "intr": "",
        "io_switch": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {}
        },
        "rst_clk_wiz_1_100M": "",
        "spi": "",
        "timer": ""
      },
      "lcp_ar": {
        "FSM_generator": {
          "fsm_bram_ctrl": "",
          "fsm_bram_rst_addr": "",
          "fsm_controller": "",
          "fsm_generator_mem": "",
          "fsm_io_switch": "",
          "misc": {
            "concat_addrB": "",
            "concat_fsmout": "",
            "constant_17bit_0": "",
            "constant_32bit_0": "",
            "logic_0": "",
            "logic_2bit_0": "",
            "logic_4bit_0": "",
            "slice_dout_31_13": "",
            "slice_dout_4_0": "",
            "slice_dout_8_5": ""
          },
          "mux_vector_0": ""
        },
        "axi_cdma_0": "",
        "axi_mem_intercon": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_ds": ""
          },
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_ds": ""
          },
          "m03_couplers": {
            "auto_ds": ""
          }
        },
        "boolean_data_sel": "",
        "boolean_generator": {
          "bit24_0": "",
          "boolean_generator": "",
          "concat_0": "",
          "mux_vector_0": "",
          "slice_data_0": "",
          "slice_data_1": "",
          "slice_tri_0": ""
        },
        "controllers_reg": "",
        "controls_input": "",
        "dff_en_reset_vector_0": "",
        "distributor_arduino_gpio": "",
        "generator_select": {
          "func_sel_concat": "",
          "function_sel": ""
        },
        "intc": "",
        "interface_switch": "",
        "intr": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {
            "auto_cc": ""
          },
          "m08_couplers": {
            "auto_cc": ""
          },
          "m09_couplers": {},
          "m10_couplers": {}
        },
        "mb_bram_ctrl": "",
        "pattern_generator": {
          "concat_addrB": "",
          "misc": {
            "constant_16bit_0": "",
            "constant_2bit_0": "",
            "constant_32bit_0": "",
            "constant_4bit_0": "",
            "logic_0": ""
          },
          "pattern_control": "",
          "pattern_data_bram_ctrl": "",
          "pattern_generator_mem_tri": "",
          "pattern_mem_data": "",
          "pattern_nsamples": "",
          "pattern_tri_bram_ctrl": "",
          "slice_pattern_data": "",
          "slice_pattern_tri": ""
        },
        "rst_clk_wiz_1_100M": "",
        "trace_analyzer": {
          "axi_dma_0": "",
          "axi_mem_intercon_1": {
            "s00_couplers": {
              "auto_pc": ""
            }
          },
          "axis_data_fifo_0": "",
          "misc": {
            "concat_arduino": "",
            "concat_tkeep": "",
            "constant_24bits_0": "",
            "constant_tstrb": ""
          },
          "trace_cntrl_64_0": "",
          "trace_control": ""
        }
      },
      "mb_iop_pmoda_intr_ack": "",
      "mb_iop_pmoda_reset": "",
      "mb_iop_pmodb_intr_ack": "",
      "mb_iop_pmodb_reset": "",
      "mb_lcp_ar_intr_ack": "",
      "mb_lcp_ar_reset": "",
      "mdm_1": "",
      "ps7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {
          "auto_pc": ""
        }
      },
      "rst_ps7_0_fclk0": "",
      "rst_ps7_0_fclk1": "",
      "system_interrupts": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "arduino_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "arduino_gpio_tri_o",
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "arduino_gpio_tri_t",
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "TRI_I": {
            "physical_name": "arduino_gpio_tri_i",
            "direction": "I",
            "left": "19",
            "right": "0"
          }
        }
      },
      "pmoda_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "pmoda_gpio_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "pmoda_gpio_tri_t",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_I": {
            "physical_name": "pmoda_gpio_tri_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "pmodb_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "pmodb_gpio_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "pmodb_gpio_tri_t",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_I": {
            "physical_name": "pmodb_gpio_tri_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "pg_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "logictools_ps7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "push_button": {
        "direction": "I",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "debounced_pb": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "concat_pb": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "7",
            "xci_name": "logictools_concat_pb_0",
            "xci_path": "ip/logictools_concat_pb_0/logictools_concat_pb_0.xci",
            "inst_hier_path": "debounced_pb/concat_pb",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "debouncer_0": {
            "vlnv": "xilinx.com:user:debouncer:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_debouncer_0_0",
            "xci_path": "ip/logictools_debouncer_0_0/logictools_debouncer_0_0.xci",
            "inst_hier_path": "debounced_pb/debouncer_0",
            "has_run_ip_tcl": "true"
          },
          "debouncer_1": {
            "vlnv": "xilinx.com:user:debouncer:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_debouncer_1_0",
            "xci_path": "ip/logictools_debouncer_1_0/logictools_debouncer_1_0.xci",
            "inst_hier_path": "debounced_pb/debouncer_1",
            "has_run_ip_tcl": "true"
          },
          "debouncer_2": {
            "vlnv": "xilinx.com:user:debouncer:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_debouncer_2_0",
            "xci_path": "ip/logictools_debouncer_2_0/logictools_debouncer_2_0.xci",
            "inst_hier_path": "debounced_pb/debouncer_2",
            "has_run_ip_tcl": "true"
          },
          "debouncer_3": {
            "vlnv": "xilinx.com:user:debouncer:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_debouncer_3_0",
            "xci_path": "ip/logictools_debouncer_3_0/logictools_debouncer_3_0.xci",
            "inst_hier_path": "debounced_pb/debouncer_3",
            "has_run_ip_tcl": "true"
          },
          "slice_pb_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "5",
            "xci_name": "logictools_slice_pb_0_0",
            "xci_path": "ip/logictools_slice_pb_0_0/logictools_slice_pb_0_0.xci",
            "inst_hier_path": "debounced_pb/slice_pb_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "slice_pb_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "5",
            "xci_name": "logictools_slice_pb_1_0",
            "xci_path": "ip/logictools_slice_pb_1_0/logictools_slice_pb_1_0.xci",
            "inst_hier_path": "debounced_pb/slice_pb_1",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "slice_pb_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "5",
            "xci_name": "logictools_slice_pb_2_0",
            "xci_path": "ip/logictools_slice_pb_2_0/logictools_slice_pb_2_0.xci",
            "inst_hier_path": "debounced_pb/slice_pb_2",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "slice_pb_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "5",
            "xci_name": "logictools_slice_pb_3_0",
            "xci_path": "ip/logictools_slice_pb_3_0/logictools_slice_pb_3_0.xci",
            "inst_hier_path": "debounced_pb/slice_pb_3",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "concat_pb_dout": {
            "ports": [
              "concat_pb/dout",
              "dout"
            ]
          },
          "debouncer_0_debounced_out": {
            "ports": [
              "debouncer_0/debounced_out",
              "concat_pb/In0"
            ]
          },
          "debouncer_1_debounced_out": {
            "ports": [
              "debouncer_1/debounced_out",
              "concat_pb/In1"
            ]
          },
          "debouncer_2_debounced_out": {
            "ports": [
              "debouncer_2/debounced_out",
              "concat_pb/In2"
            ]
          },
          "debouncer_3_debounced_out": {
            "ports": [
              "debouncer_3/debounced_out",
              "concat_pb/In3"
            ]
          },
          "pb_in_1": {
            "ports": [
              "din",
              "slice_pb_0/Din",
              "slice_pb_1/Din",
              "slice_pb_2/Din",
              "slice_pb_3/Din"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk",
              "debouncer_0/clk",
              "debouncer_1/clk",
              "debouncer_2/clk",
              "debouncer_3/clk"
            ]
          },
          "rst_ps7_0_200M_peripheral_aresetn": {
            "ports": [
              "reset_n",
              "debouncer_0/reset_n",
              "debouncer_1/reset_n",
              "debouncer_2/reset_n",
              "debouncer_3/reset_n"
            ]
          },
          "slice_pb_0_Dout": {
            "ports": [
              "slice_pb_0/Dout",
              "debouncer_0/data_in"
            ]
          },
          "slice_pb_1_Dout": {
            "ports": [
              "slice_pb_1/Dout",
              "debouncer_1/data_in"
            ]
          },
          "slice_pb_2_Dout": {
            "ports": [
              "slice_pb_2/Dout",
              "debouncer_2/data_in"
            ]
          },
          "slice_pb_3_Dout": {
            "ports": [
              "slice_pb_3/Dout",
              "debouncer_3/data_in"
            ]
          }
        }
      },
      "iop_interrupts": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "7",
        "xci_name": "logictools_iop_interrupts_0",
        "xci_path": "ip/logictools_iop_interrupts_0/logictools_iop_interrupts_0.xci",
        "inst_hier_path": "iop_interrupts",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "iop_pmoda": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pmoda_gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "type": "intr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "7",
            "xci_name": "logictools_concat_0",
            "xci_path": "ip/logictools_concat_0/logictools_concat_0.xci",
            "inst_hier_path": "iop_pmoda/concat",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "logictools_dff_en_reset_vector_0_0",
            "xci_path": "ip/logictools_dff_en_reset_vector_0_0/logictools_dff_en_reset_vector_0_0.xci",
            "inst_hier_path": "iop_pmoda/dff_en_reset_vector_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_gpio_0",
            "xci_path": "ip/logictools_gpio_0/logictools_gpio_0.xci",
            "inst_hier_path": "iop_pmoda/gpio",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "11",
            "xci_name": "logictools_iic_0",
            "xci_path": "ip/logictools_iic_0/logictools_iic_0.xci",
            "inst_hier_path": "iop_pmoda/iic",
            "has_run_ip_tcl": "true"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "21",
            "xci_name": "logictools_intc_0",
            "xci_path": "ip/logictools_intc_0/logictools_intc_0.xci",
            "inst_hier_path": "iop_pmoda/intc",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "interrupt": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "INTR_CTRL",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_intr_0",
            "xci_path": "ip/logictools_intr_0/logictools_intr_0.xci",
            "inst_hier_path": "iop_pmoda/intr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "logictools_io_switch_0",
            "xci_path": "ip/logictools_io_switch_0/logictools_io_switch_0.xci",
            "inst_hier_path": "iop_pmoda/io_switch",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "8"
              },
              "C_NUM_PWMS": {
                "value": "1"
              },
              "C_NUM_TIMERS": {
                "value": "1"
              },
              "I2C0_Enable": {
                "value": "true"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "Timer_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "15",
                "xci_name": "logictools_dlmb_v10_0",
                "xci_path": "ip/logictools_dlmb_v10_0/logictools_dlmb_v10_0.xci",
                "inst_hier_path": "iop_pmoda/lmb/dlmb_v10",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "LMB_Sl_0": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  },
                  "LMB_M": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "LMB_Sl_0",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "15",
                "xci_name": "logictools_ilmb_v10_0",
                "xci_path": "ip/logictools_ilmb_v10_0/logictools_ilmb_v10_0.xci",
                "inst_hier_path": "iop_pmoda/lmb/ilmb_v10",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "LMB_Sl_0": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  },
                  "LMB_M": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "LMB_Sl_0",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "11",
                "xci_name": "logictools_lmb_bram_0",
                "xci_path": "ip/logictools_lmb_bram_0/logictools_lmb_bram_0.xci",
                "inst_hier_path": "iop_pmoda/lmb/lmb_bram",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "26",
                "xci_name": "logictools_lmb_bram_if_cntlr_0",
                "xci_path": "ip/logictools_lmb_bram_if_cntlr_0/logictools_lmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "iop_pmoda/lmb/lmb_bram_if_cntlr",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "SLMB": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  },
                  "SLMB1": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > logictools iop_pmoda/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_logic_1_0",
            "xci_path": "ip/logictools_logic_1_0/logictools_logic_1_0.xci",
            "inst_hier_path": "iop_pmoda/logic_1",
            "has_run_ip_tcl": "true"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "15",
            "xci_name": "logictools_mb_0",
            "xci_path": "ip/logictools_mb_0/logictools_mb_0.xci",
            "inst_hier_path": "iop_pmoda/mb",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > logictools iop_pmoda/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "13",
            "xci_name": "logictools_mb_bram_ctrl_0",
            "xci_path": "ip/logictools_mb_bram_ctrl_0/logictools_mb_bram_ctrl_0.xci",
            "inst_hier_path": "iop_pmoda/mb_bram_ctrl",
            "has_run_ip_tcl": "true",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x40000000 32 > logictools iop_pmoda/lmb/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/logictools_microblaze_0_axi_periph_0/logictools_microblaze_0_axi_periph_0.xci",
            "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph",
            "xci_name": "logictools_microblaze_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "37",
                "xci_name": "logictools_microblaze_0_axi_periph_imp_xbar_0",
                "xci_path": "ip/logictools_microblaze_0_axi_periph_imp_xbar_0/logictools_microblaze_0_axi_periph_imp_xbar_0.xci",
                "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/xbar",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI"
                    ]
                  },
                  "M00_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M01_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M02_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M03_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M04_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M05_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M06_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "logictools_rst_clk_wiz_1_100M_0",
            "xci_path": "ip/logictools_rst_clk_wiz_1_100M_0/logictools_rst_clk_wiz_1_100M_0.xci",
            "inst_hier_path": "iop_pmoda/rst_clk_wiz_1_100M",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "ip_revision": "34",
            "xci_name": "logictools_spi_0",
            "xci_path": "ip/logictools_spi_0/logictools_spi_0.xci",
            "inst_hier_path": "iop_pmoda/spi",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_timer_0",
            "xci_path": "ip/logictools_timer_0/logictools_timer_0.xci",
            "inst_hier_path": "iop_pmoda/timer",
            "has_run_ip_tcl": "true"
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "pmoda_gpio",
              "io_switch/io"
            ]
          },
          "gpio_GPIO": {
            "interface_ports": [
              "gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "iic_IIC": {
            "interface_ports": [
              "iic/IIC",
              "io_switch/iic0"
            ]
          },
          "mb1_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi/AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic/S_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "timer/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M06_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_SPI_0": {
            "interface_ports": [
              "io_switch/spi0",
              "spi/SPI_0"
            ]
          }
        },
        "nets": {
          "M06_ARESETN_1": {
            "ports": [
              "s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn",
              "microblaze_0_axi_periph/M06_ARESETN"
            ]
          },
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "io_switch_timer_i": {
            "ports": [
              "io_switch/timer_i",
              "timer/capturetrig0"
            ]
          },
          "iop1_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb1_concat_dout": {
            "ports": [
              "concat/dout",
              "intc/intr"
            ]
          },
          "mb1_gpio_ip2intc_irpt": {
            "ports": [
              "gpio/ip2intc_irpt",
              "concat/In3"
            ]
          },
          "mb1_iic_iic2intc_irpt": {
            "ports": [
              "iic/iic2intc_irpt",
              "concat/In0"
            ]
          },
          "mb1_spi_ip2intc_irpt": {
            "ports": [
              "spi/ip2intc_irpt",
              "concat/In1"
            ]
          },
          "mb1_timer_generateout0": {
            "ports": [
              "timer/generateout0",
              "io_switch/timer_o"
            ]
          },
          "mb1_timer_interrupt": {
            "ports": [
              "timer/interrupt",
              "concat/In2"
            ]
          },
          "mb1_timer_pwm0": {
            "ports": [
              "timer/pwm0",
              "io_switch/pwm_o"
            ]
          },
          "mb_iop_pmoda_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "gpio/s_axi_aclk",
              "iic/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "io_switch/s_axi_aclk",
              "lmb/LMB_Clk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "spi/ext_spi_clk",
              "spi/s_axi_aclk",
              "timer/s_axi_aclk"
            ]
          },
          "reset_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "iic/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "io_switch/s_axi_aresetn",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/S00_ARESETN",
              "spi/s_axi_aresetn",
              "timer/s_axi_aresetn"
            ]
          }
        }
      },
      "iop_pmodb": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pmodb_gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "type": "intr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "7",
            "xci_name": "logictools_concat_1",
            "xci_path": "ip/logictools_concat_1/logictools_concat_1.xci",
            "inst_hier_path": "iop_pmodb/concat",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "logictools_dff_en_reset_vector_0_1",
            "xci_path": "ip/logictools_dff_en_reset_vector_0_1/logictools_dff_en_reset_vector_0_1.xci",
            "inst_hier_path": "iop_pmodb/dff_en_reset_vector_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_gpio_1",
            "xci_path": "ip/logictools_gpio_1/logictools_gpio_1.xci",
            "inst_hier_path": "iop_pmodb/gpio",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "11",
            "xci_name": "logictools_iic_1",
            "xci_path": "ip/logictools_iic_1/logictools_iic_1.xci",
            "inst_hier_path": "iop_pmodb/iic",
            "has_run_ip_tcl": "true"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "21",
            "xci_name": "logictools_intc_1",
            "xci_path": "ip/logictools_intc_1/logictools_intc_1.xci",
            "inst_hier_path": "iop_pmodb/intc",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "interrupt": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "INTR_CTRL",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_intr_1",
            "xci_path": "ip/logictools_intr_1/logictools_intr_1.xci",
            "inst_hier_path": "iop_pmodb/intr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "logictools_io_switch_1",
            "xci_path": "ip/logictools_io_switch_1/logictools_io_switch_1.xci",
            "inst_hier_path": "iop_pmodb/io_switch",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "8"
              },
              "C_NUM_PWMS": {
                "value": "1"
              },
              "C_NUM_TIMERS": {
                "value": "1"
              },
              "I2C0_Enable": {
                "value": "true"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "Timer_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "15",
                "xci_name": "logictools_dlmb_v10_1",
                "xci_path": "ip/logictools_dlmb_v10_1/logictools_dlmb_v10_1.xci",
                "inst_hier_path": "iop_pmodb/lmb/dlmb_v10",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "LMB_Sl_0": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  },
                  "LMB_M": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "LMB_Sl_0",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "15",
                "xci_name": "logictools_ilmb_v10_1",
                "xci_path": "ip/logictools_ilmb_v10_1/logictools_ilmb_v10_1.xci",
                "inst_hier_path": "iop_pmodb/lmb/ilmb_v10",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "LMB_Sl_0": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  },
                  "LMB_M": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "LMB_Sl_0",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "11",
                "xci_name": "logictools_lmb_bram_1",
                "xci_path": "ip/logictools_lmb_bram_1/logictools_lmb_bram_1.xci",
                "inst_hier_path": "iop_pmodb/lmb/lmb_bram",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "26",
                "xci_name": "logictools_lmb_bram_if_cntlr_1",
                "xci_path": "ip/logictools_lmb_bram_if_cntlr_1/logictools_lmb_bram_if_cntlr_1.xci",
                "inst_hier_path": "iop_pmodb/lmb/lmb_bram_if_cntlr",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "SLMB": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  },
                  "SLMB1": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > logictools iop_pmodb/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_logic_1_1",
            "xci_path": "ip/logictools_logic_1_1/logictools_logic_1_1.xci",
            "inst_hier_path": "iop_pmodb/logic_1",
            "has_run_ip_tcl": "true"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "15",
            "xci_name": "logictools_mb_1",
            "xci_path": "ip/logictools_mb_1/logictools_mb_1.xci",
            "inst_hier_path": "iop_pmodb/mb",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > logictools iop_pmodb/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "13",
            "xci_name": "logictools_mb_bram_ctrl_1",
            "xci_path": "ip/logictools_mb_bram_ctrl_1/logictools_mb_bram_ctrl_1.xci",
            "inst_hier_path": "iop_pmodb/mb_bram_ctrl",
            "has_run_ip_tcl": "true",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x42000000 32 > logictools iop_pmodb/lmb/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/logictools_microblaze_0_axi_periph_1/logictools_microblaze_0_axi_periph_1.xci",
            "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph",
            "xci_name": "logictools_microblaze_0_axi_periph_1",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "37",
                "xci_name": "logictools_microblaze_0_axi_periph_imp_xbar_1",
                "xci_path": "ip/logictools_microblaze_0_axi_periph_imp_xbar_1/logictools_microblaze_0_axi_periph_imp_xbar_1.xci",
                "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/xbar",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI"
                    ]
                  },
                  "M00_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M01_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M02_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M03_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M04_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M05_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M06_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "logictools_rst_clk_wiz_1_100M_1",
            "xci_path": "ip/logictools_rst_clk_wiz_1_100M_1/logictools_rst_clk_wiz_1_100M_1.xci",
            "inst_hier_path": "iop_pmodb/rst_clk_wiz_1_100M",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "ip_revision": "34",
            "xci_name": "logictools_spi_1",
            "xci_path": "ip/logictools_spi_1/logictools_spi_1.xci",
            "inst_hier_path": "iop_pmodb/spi",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_timer_1",
            "xci_path": "ip/logictools_timer_1/logictools_timer_1.xci",
            "inst_hier_path": "iop_pmodb/timer",
            "has_run_ip_tcl": "true"
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "pmodb_gpio",
              "io_switch/io"
            ]
          },
          "gpio_GPIO": {
            "interface_ports": [
              "gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "iic_IIC": {
            "interface_ports": [
              "iic/IIC",
              "io_switch/iic0"
            ]
          },
          "mb2_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi/AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic/S_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "timer/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M06_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_SPI_0": {
            "interface_ports": [
              "io_switch/spi0",
              "spi/SPI_0"
            ]
          }
        },
        "nets": {
          "M06_ARESETN_1": {
            "ports": [
              "s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn",
              "microblaze_0_axi_periph/M06_ARESETN"
            ]
          },
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "io_switch_timer_i": {
            "ports": [
              "io_switch/timer_i",
              "timer/capturetrig0"
            ]
          },
          "iop2_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb2_concat_dout": {
            "ports": [
              "concat/dout",
              "intc/intr"
            ]
          },
          "mb2_gpio_ip2intc_irpt": {
            "ports": [
              "gpio/ip2intc_irpt",
              "concat/In3"
            ]
          },
          "mb2_iic_iic2intc_irpt": {
            "ports": [
              "iic/iic2intc_irpt",
              "concat/In0"
            ]
          },
          "mb2_spi_ip2intc_irpt": {
            "ports": [
              "spi/ip2intc_irpt",
              "concat/In1"
            ]
          },
          "mb2_timer_generateout0": {
            "ports": [
              "timer/generateout0",
              "io_switch/timer_o"
            ]
          },
          "mb2_timer_interrupt": {
            "ports": [
              "timer/interrupt",
              "concat/In2"
            ]
          },
          "mb2_timer_pwm0": {
            "ports": [
              "timer/pwm0",
              "io_switch/pwm_o"
            ]
          },
          "mb_iop_pmoda_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "gpio/s_axi_aclk",
              "iic/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "io_switch/s_axi_aclk",
              "lmb/LMB_Clk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "spi/ext_spi_clk",
              "spi/s_axi_aclk",
              "timer/s_axi_aclk"
            ]
          },
          "reset_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "iic/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "io_switch/s_axi_aresetn",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/S00_ARESETN",
              "spi/s_axi_aresetn",
              "timer/s_axi_aresetn"
            ]
          }
        }
      },
      "lcp_ar": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "arduino_gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "ic_resetn_sample_clk": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "type": "intr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "led": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "periph_resetn_sample_clk": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "pg_clk": {
            "type": "clk",
            "direction": "I"
          },
          "push_button": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "FSM_generator": {
            "interface_ports": {
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "fsm_data_i": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "fsm_data_o": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "fsm_tri_o": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "input_controls": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sample_clk": {
                "direction": "I"
              }
            },
            "components": {
              "fsm_bram_ctrl": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "13",
                "xci_name": "logictools_fsm_bram_ctrl_0",
                "xci_path": "ip/logictools_fsm_bram_ctrl_0/logictools_fsm_bram_ctrl_0.xci",
                "inst_hier_path": "lcp_ar/FSM_generator/fsm_bram_ctrl",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "fsm_bram_rst_addr": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "37",
                "xci_name": "logictools_fsm_bram_rst_addr_0",
                "xci_path": "ip/logictools_fsm_bram_rst_addr_0/logictools_fsm_bram_rst_addr_0.xci",
                "inst_hier_path": "lcp_ar/FSM_generator/fsm_bram_rst_addr",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "fsm_controller": {
                "vlnv": "xilinx.com:user:fsm_controller:1.0",
                "ip_revision": "3",
                "xci_name": "logictools_fsm_controller_0",
                "xci_path": "ip/logictools_fsm_controller_0/logictools_fsm_controller_0.xci",
                "inst_hier_path": "lcp_ar/FSM_generator/fsm_controller",
                "has_run_ip_tcl": "true"
              },
              "fsm_generator_mem": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "11",
                "xci_name": "logictools_fsm_generator_mem_0",
                "xci_path": "ip/logictools_fsm_generator_mem_0/logictools_fsm_generator_mem_0.xci",
                "inst_hier_path": "lcp_ar/FSM_generator/fsm_generator_mem",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "fsm_io_switch": {
                "vlnv": "xilinx.com:user:fsm_io_switch:1.1",
                "ip_revision": "2",
                "xci_name": "logictools_fsm_io_switch_0",
                "xci_path": "ip/logictools_fsm_io_switch_0/logictools_fsm_io_switch_0.xci",
                "inst_hier_path": "lcp_ar/FSM_generator/fsm_io_switch",
                "has_run_ip_tcl": "true"
              },
              "misc": {
                "ports": {
                  "Din": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Dout": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "In1": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "In2": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "dout1": {
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "dout2": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "dout3": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "dout4": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                },
                "components": {
                  "concat_addrB": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "7",
                    "xci_name": "logictools_concat_addrB_0",
                    "xci_path": "ip/logictools_concat_addrB_0/logictools_concat_addrB_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/concat_addrB",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "4"
                      }
                    }
                  },
                  "concat_fsmout": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "7",
                    "xci_name": "logictools_concat_fsmout_0",
                    "xci_path": "ip/logictools_concat_fsmout_0/logictools_concat_fsmout_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/concat_fsmout",
                    "has_run_ip_tcl": "true"
                  },
                  "constant_17bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_17bit_0_0",
                    "xci_path": "ip/logictools_constant_17bit_0_0/logictools_constant_17bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/constant_17bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "17"
                      }
                    }
                  },
                  "constant_32bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_32bit_0_0",
                    "xci_path": "ip/logictools_constant_32bit_0_0/logictools_constant_32bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/constant_32bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "32"
                      }
                    }
                  },
                  "logic_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_logic_0_0",
                    "xci_path": "ip/logictools_logic_0_0/logictools_logic_0_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/logic_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "logic_2bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_logic_2bit_0_0",
                    "xci_path": "ip/logictools_logic_2bit_0_0/logictools_logic_2bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/logic_2bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "2"
                      }
                    }
                  },
                  "logic_4bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_logic_4bit_0_0",
                    "xci_path": "ip/logictools_logic_4bit_0_0/logictools_logic_4bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/logic_4bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "4"
                      }
                    }
                  },
                  "slice_dout_31_13": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "ip_revision": "5",
                    "xci_name": "logictools_slice_dout_31_13_0",
                    "xci_path": "ip/logictools_slice_dout_31_13_0/logictools_slice_dout_31_13_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/slice_dout_31_13",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "31"
                      },
                      "DIN_TO": {
                        "value": "13"
                      },
                      "DOUT_WIDTH": {
                        "value": "19"
                      }
                    }
                  },
                  "slice_dout_4_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "ip_revision": "5",
                    "xci_name": "logictools_slice_dout_4_0_0",
                    "xci_path": "ip/logictools_slice_dout_4_0_0/logictools_slice_dout_4_0_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/slice_dout_4_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "4"
                      },
                      "DOUT_WIDTH": {
                        "value": "5"
                      }
                    }
                  },
                  "slice_dout_8_5": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "ip_revision": "5",
                    "xci_name": "logictools_slice_dout_8_5_0",
                    "xci_path": "ip/logictools_slice_dout_8_5_0/logictools_slice_dout_8_5_0.xci",
                    "inst_hier_path": "lcp_ar/FSM_generator/misc/slice_dout_8_5",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "8"
                      },
                      "DIN_TO": {
                        "value": "5"
                      },
                      "DOUT_WIDTH": {
                        "value": "4"
                      }
                    }
                  }
                },
                "nets": {
                  "concat_addrB_dout": {
                    "ports": [
                      "concat_addrB/dout",
                      "dout4"
                    ]
                  },
                  "concat_fsmout_dout": {
                    "ports": [
                      "concat_fsmout/dout",
                      "dout1"
                    ]
                  },
                  "constant_17bit_0_dout": {
                    "ports": [
                      "constant_17bit_0/dout",
                      "concat_addrB/In3"
                    ]
                  },
                  "constant_32bit_0_dout": {
                    "ports": [
                      "constant_32bit_0/dout",
                      "dout2"
                    ]
                  },
                  "logic_2bit_0_dout": {
                    "ports": [
                      "logic_2bit_0/dout",
                      "concat_addrB/In0"
                    ]
                  },
                  "logic_4bit_0_dout": {
                    "ports": [
                      "logic_4bit_0/dout",
                      "dout3"
                    ]
                  },
                  "slice_dout_31_13_Dout": {
                    "ports": [
                      "slice_dout_31_13/Dout",
                      "concat_fsmout/In0"
                    ]
                  },
                  "slice_dout_4_0_Dout": {
                    "ports": [
                      "slice_dout_4_0/Dout",
                      "concat_addrB/In1"
                    ]
                  },
                  "slice_dout_8_5_Dout": {
                    "ports": [
                      "slice_dout_8_5/Dout",
                      "Dout"
                    ]
                  },
                  "smb_blk_mem_gen_doutb": {
                    "ports": [
                      "Din",
                      "slice_dout_31_13/Din",
                      "slice_dout_4_0/Din",
                      "slice_dout_8_5/Din"
                    ]
                  },
                  "smb_io_switch_0_smbinput": {
                    "ports": [
                      "In2",
                      "concat_addrB/In2"
                    ]
                  },
                  "xlconstant_0_dout": {
                    "ports": [
                      "logic_0/dout",
                      "In1",
                      "concat_fsmout/In1"
                    ]
                  }
                }
              },
              "mux_vector_0": {
                "vlnv": "xilinx.com:user:mux_vector:1.0",
                "ip_revision": "2",
                "xci_name": "logictools_mux_vector_0_0",
                "xci_path": "ip/logictools_mux_vector_0_0/logictools_mux_vector_0_0.xci",
                "inst_hier_path": "lcp_ar/FSM_generator/mux_vector_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_SIZE": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "S02_AXILite",
                  "fsm_bram_ctrl/S_AXI"
                ]
              },
              "S_AXI1_1": {
                "interface_ports": [
                  "S01_AXILite",
                  "fsm_io_switch/S_AXI"
                ]
              },
              "axi_bram_ctrl_1_BRAM_PORTA": {
                "interface_ports": [
                  "fsm_bram_ctrl/BRAM_PORTA",
                  "fsm_generator_mem/BRAM_PORTA"
                ]
              },
              "mb_axi_periph_M09_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "fsm_bram_rst_addr/S_AXI"
                ]
              }
            },
            "nets": {
              "S00_ARESETN_1": {
                "ports": [
                  "s_axi_aresetn",
                  "fsm_bram_ctrl/s_axi_aresetn",
                  "fsm_bram_rst_addr/s_axi_aresetn",
                  "fsm_controller/reset_n",
                  "fsm_io_switch/s_axi_aresetn"
                ]
              },
              "clk1_1": {
                "ports": [
                  "sample_clk",
                  "fsm_controller/clk",
                  "fsm_generator_mem/clkb"
                ]
              },
              "concat_addrB_dout": {
                "ports": [
                  "misc/dout4",
                  "mux_vector_0/a"
                ]
              },
              "concat_fsmout_dout": {
                "ports": [
                  "misc/dout1",
                  "fsm_io_switch/fsm_output"
                ]
              },
              "constant_32bit_0_dout": {
                "ports": [
                  "misc/dout2",
                  "fsm_generator_mem/dinb"
                ]
              },
              "controls_input_1": {
                "ports": [
                  "input_controls",
                  "fsm_controller/controls_input"
                ]
              },
              "fsm_controller_0_fsm_enb": {
                "ports": [
                  "fsm_controller/fsm_enb",
                  "fsm_generator_mem/enb"
                ]
              },
              "fsm_controller_0_fsm_rst": {
                "ports": [
                  "fsm_controller/fsm_rst",
                  "mux_vector_0/sel"
                ]
              },
              "fsm_io_switch_fsm_data_o": {
                "ports": [
                  "fsm_io_switch/fsm_data_o",
                  "fsm_data_o"
                ]
              },
              "fsm_io_switch_fsm_input": {
                "ports": [
                  "fsm_io_switch/fsm_input",
                  "misc/In2"
                ]
              },
              "fsm_io_switch_fsm_tri_o": {
                "ports": [
                  "fsm_io_switch/fsm_tri_o",
                  "fsm_tri_o"
                ]
              },
              "logic_4bit_0_dout": {
                "ports": [
                  "misc/dout3",
                  "fsm_generator_mem/web"
                ]
              },
              "mux_vector_0_y": {
                "ports": [
                  "mux_vector_0/y",
                  "fsm_generator_mem/addrb"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "fsm_bram_ctrl/s_axi_aclk",
                  "fsm_bram_rst_addr/s_axi_aclk",
                  "fsm_io_switch/s_axi_aclk"
                ]
              },
              "slice_dout_8_5_Dout": {
                "ports": [
                  "misc/Dout",
                  "fsm_io_switch/fsm_ns_out_8_5"
                ]
              },
              "smb_blk_mem_gen_doutb": {
                "ports": [
                  "fsm_generator_mem/doutb",
                  "misc/Din"
                ]
              },
              "smb_bram_rst_addr_o": {
                "ports": [
                  "fsm_bram_rst_addr/gpio_io_o",
                  "fsm_bram_rst_addr/gpio_io_i",
                  "mux_vector_0/b"
                ]
              },
              "sw2smb_1": {
                "ports": [
                  "fsm_data_i",
                  "fsm_io_switch/fsm_data_i"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "misc/In1",
                  "fsm_generator_mem/rstb"
                ]
              }
            }
          },
          "axi_cdma_0": {
            "vlnv": "xilinx.com:ip:axi_cdma:4.1",
            "ip_revision": "35",
            "xci_name": "logictools_axi_cdma_0_0",
            "xci_path": "ip/logictools_axi_cdma_0_0/logictools_axi_cdma_0_0.xci",
            "inst_hier_path": "lcp_ar/axi_cdma_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_INCLUDE_SG": {
                "value": "0"
              },
              "C_M_AXI_DATA_WIDTH": {
                "value": "64"
              },
              "C_M_AXI_MAX_BURST_LEN": {
                "value": "8"
              }
            },
            "interface_ports": {
              "M_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/logictools_axi_mem_intercon_0/logictools_axi_mem_intercon_0.xci",
            "inst_hier_path": "lcp_ar/axi_mem_intercon",
            "xci_name": "logictools_axi_mem_intercon_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "37",
                "xci_name": "logictools_axi_mem_intercon_imp_xbar_0",
                "xci_path": "ip/logictools_axi_mem_intercon_imp_xbar_0/logictools_axi_mem_intercon_imp_xbar_0.xci",
                "inst_hier_path": "lcp_ar/axi_mem_intercon/xbar",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  },
                  "M00_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M01_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M02_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M03_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "36",
                    "xci_name": "logictools_axi_mem_intercon_imp_auto_ds_0",
                    "xci_path": "ip/logictools_axi_mem_intercon_imp_auto_ds_0/logictools_axi_mem_intercon_imp_auto_ds_0.xci",
                    "inst_hier_path": "lcp_ar/axi_mem_intercon/m00_couplers/auto_ds",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "bd_attributes": {
                          "BRIDGES": {
                            "value": "M_AXI",
                            "value_src": "auto"
                          },
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        },
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      },
                      "M_AXI": {
                        "bd_attributes": {
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "36",
                    "xci_name": "logictools_axi_mem_intercon_imp_auto_pc_0",
                    "xci_path": "ip/logictools_axi_mem_intercon_imp_auto_pc_0/logictools_axi_mem_intercon_imp_auto_pc_0.xci",
                    "inst_hier_path": "lcp_ar/axi_mem_intercon/m01_couplers/auto_pc",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "bd_attributes": {
                          "BRIDGES": {
                            "value": "M_AXI",
                            "value_src": "auto"
                          },
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        },
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      },
                      "M_AXI": {
                        "bd_attributes": {
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "36",
                    "xci_name": "logictools_axi_mem_intercon_imp_auto_ds_1",
                    "xci_path": "ip/logictools_axi_mem_intercon_imp_auto_ds_1/logictools_axi_mem_intercon_imp_auto_ds_1.xci",
                    "inst_hier_path": "lcp_ar/axi_mem_intercon/m02_couplers/auto_ds",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "bd_attributes": {
                          "BRIDGES": {
                            "value": "M_AXI",
                            "value_src": "auto"
                          },
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        },
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      },
                      "M_AXI": {
                        "bd_attributes": {
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "36",
                    "xci_name": "logictools_axi_mem_intercon_imp_auto_ds_2",
                    "xci_path": "ip/logictools_axi_mem_intercon_imp_auto_ds_2/logictools_axi_mem_intercon_imp_auto_ds_2.xci",
                    "inst_hier_path": "lcp_ar/axi_mem_intercon/m03_couplers/auto_ds",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "bd_attributes": {
                          "BRIDGES": {
                            "value": "M_AXI",
                            "value_src": "auto"
                          },
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        },
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      },
                      "M_AXI": {
                        "bd_attributes": {
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "boolean_data_sel": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "5",
            "xci_name": "logictools_boolean_data_sel_0",
            "xci_path": "ip/logictools_boolean_data_sel_0/logictools_boolean_data_sel_0.xci",
            "inst_hier_path": "lcp_ar/boolean_data_sel",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DIN_WIDTH": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "boolean_generator": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "boolean_data_i": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "boolean_data_o": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "boolean_tri_o": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "data_sel": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "led": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "push_button": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "bit24_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "ip_revision": "10",
                "xci_name": "logictools_bit24_0_0",
                "xci_path": "ip/logictools_bit24_0_0/logictools_bit24_0_0.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/bit24_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "24"
                  }
                }
              },
              "boolean_generator": {
                "vlnv": "xilinx.com:user:boolean_generator:1.1",
                "ip_revision": "2",
                "xci_name": "logictools_boolean_generator_0",
                "xci_path": "ip/logictools_boolean_generator_0/logictools_boolean_generator_0.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/boolean_generator",
                "has_run_ip_tcl": "true"
              },
              "concat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "7",
                "xci_name": "logictools_concat_0_0",
                "xci_path": "ip/logictools_concat_0_0/logictools_concat_0_0.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/concat_0",
                "has_run_ip_tcl": "true"
              },
              "mux_vector_0": {
                "vlnv": "xilinx.com:user:mux_vector:1.0",
                "ip_revision": "2",
                "xci_name": "logictools_mux_vector_0_1",
                "xci_path": "ip/logictools_mux_vector_0_1/logictools_mux_vector_0_1.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/mux_vector_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_SIZE": {
                    "value": "24"
                  }
                }
              },
              "slice_data_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "5",
                "xci_name": "logictools_slice_data_0_0",
                "xci_path": "ip/logictools_slice_data_0_0/logictools_slice_data_0_0.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/slice_data_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "24"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              },
              "slice_data_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "5",
                "xci_name": "logictools_slice_data_1_0",
                "xci_path": "ip/logictools_slice_data_1_0/logictools_slice_data_1_0.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/slice_data_1",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "20"
                  },
                  "DIN_WIDTH": {
                    "value": "24"
                  },
                  "DOUT_WIDTH": {
                    "value": "4"
                  }
                }
              },
              "slice_tri_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "5",
                "xci_name": "logictools_slice_tri_0_0",
                "xci_path": "ip/logictools_slice_tri_0_0/logictools_slice_tri_0_0.xci",
                "inst_hier_path": "lcp_ar/boolean_generator/slice_tri_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "24"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              }
            },
            "interface_nets": {
              "mb_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "boolean_generator/S_AXI"
                ]
              }
            },
            "nets": {
              "S00_ARESETN_1": {
                "ports": [
                  "s_axi_aresetn",
                  "boolean_generator/s_axi_aresetn"
                ]
              },
              "bit24_0_dout": {
                "ports": [
                  "bit24_0/dout",
                  "mux_vector_0/a"
                ]
              },
              "boolean_data_mux_vector_y": {
                "ports": [
                  "mux_vector_0/y",
                  "slice_data_0/Din",
                  "slice_data_1/Din"
                ]
              },
              "boolean_generator_0_boolean_data_o": {
                "ports": [
                  "boolean_generator/boolean_data_o",
                  "mux_vector_0/b"
                ]
              },
              "boolean_generator_0_boolean_tri_o": {
                "ports": [
                  "boolean_generator/boolean_tri_o",
                  "slice_tri_0/Din"
                ]
              },
              "concat_boolean_pb_data_i_dout": {
                "ports": [
                  "concat_0/dout",
                  "boolean_generator/boolean_data_i"
                ]
              },
              "interface_switch_0_boolean_data_o": {
                "ports": [
                  "boolean_data_i",
                  "concat_0/In0"
                ]
              },
              "pb_in_1": {
                "ports": [
                  "push_button",
                  "concat_0/In1"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "boolean_generator/s_axi_aclk"
                ]
              },
              "sel_1": {
                "ports": [
                  "data_sel",
                  "mux_vector_0/sel"
                ]
              },
              "slice_boolean_data_o_19_0_Dout": {
                "ports": [
                  "slice_data_0/Dout",
                  "boolean_data_o"
                ]
              },
              "slice_boolean_data_o_23_20_Dout": {
                "ports": [
                  "slice_data_1/Dout",
                  "led"
                ]
              },
              "slice_boolean_tri_o_19_0_Dout": {
                "ports": [
                  "slice_tri_0/Dout",
                  "boolean_tri_o"
                ]
              }
            }
          },
          "controllers_reg": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_controllers_reg_0",
            "xci_path": "ip/logictools_controllers_reg_0/logictools_controllers_reg_0.xci",
            "inst_hier_path": "lcp_ar/controllers_reg",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "7"
              }
            }
          },
          "controls_input": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "5",
            "xci_name": "logictools_controls_input_0",
            "xci_path": "ip/logictools_controls_input_0/logictools_controls_input_0.xci",
            "inst_hier_path": "lcp_ar/controls_input",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "logictools_dff_en_reset_vector_0_2",
            "xci_path": "ip/logictools_dff_en_reset_vector_0_2/logictools_dff_en_reset_vector_0_2.xci",
            "inst_hier_path": "lcp_ar/dff_en_reset_vector_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "distributor_arduino_gpio": {
            "vlnv": "xilinx.com:user:wire_distributor:1.0",
            "ip_revision": "3",
            "xci_name": "logictools_distributor_arduino_gpio_0",
            "xci_path": "ip/logictools_distributor_arduino_gpio_0/logictools_distributor_arduino_gpio_0.xci",
            "inst_hier_path": "lcp_ar/distributor_arduino_gpio",
            "has_run_ip_tcl": "true",
            "parameters": {
              "TYPE": {
                "value": "1"
              },
              "WIDTH": {
                "value": "20"
              }
            }
          },
          "generator_select": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "dout": {
                "direction": "O",
                "left": "39",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "func_sel_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "7",
                "xci_name": "logictools_func_sel_concat_0",
                "xci_path": "ip/logictools_func_sel_concat_0/logictools_func_sel_concat_0.xci",
                "inst_hier_path": "lcp_ar/generator_select/func_sel_concat",
                "has_run_ip_tcl": "true"
              },
              "function_sel": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "37",
                "xci_name": "logictools_function_sel_0",
                "xci_path": "ip/logictools_function_sel_0/logictools_function_sel_0.xci",
                "inst_hier_path": "lcp_ar/generator_select/function_sel",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "0"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "20"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "20"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "mb_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "function_sel/S_AXI"
                ]
              }
            },
            "nets": {
              "S00_ARESETN_1": {
                "ports": [
                  "s_axi_aresetn",
                  "function_sel/s_axi_aresetn"
                ]
              },
              "func_sel_concat_dout": {
                "ports": [
                  "func_sel_concat/dout",
                  "dout"
                ]
              },
              "function_sel_gpio2_io_o": {
                "ports": [
                  "function_sel/gpio2_io_o",
                  "func_sel_concat/In1",
                  "function_sel/gpio2_io_i"
                ]
              },
              "function_sel_gpio_io_o": {
                "ports": [
                  "function_sel/gpio_io_o",
                  "func_sel_concat/In0",
                  "function_sel/gpio_io_i"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "function_sel/s_axi_aclk"
                ]
              }
            }
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "21",
            "xci_name": "logictools_intc_2",
            "xci_path": "ip/logictools_intc_2/logictools_intc_2.xci",
            "inst_hier_path": "lcp_ar/intc",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "interrupt": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "INTR_CTRL",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "interface_switch": {
            "vlnv": "xilinx.com:user:interface_switch:1.0",
            "ip_revision": "3",
            "xci_name": "logictools_interface_switch_0",
            "xci_path": "ip/logictools_interface_switch_0/logictools_interface_switch_0.xci",
            "inst_hier_path": "lcp_ar/interface_switch",
            "has_run_ip_tcl": "true"
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "37",
            "xci_name": "logictools_intr_2",
            "xci_path": "ip/logictools_intr_2/logictools_intr_2.xci",
            "inst_hier_path": "lcp_ar/intr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "15",
                "xci_name": "logictools_dlmb_v10_2",
                "xci_path": "ip/logictools_dlmb_v10_2/logictools_dlmb_v10_2.xci",
                "inst_hier_path": "lcp_ar/lmb/dlmb_v10",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "LMB_Sl_0": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  },
                  "LMB_M": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "LMB_Sl_0",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "15",
                "xci_name": "logictools_ilmb_v10_2",
                "xci_path": "ip/logictools_ilmb_v10_2/logictools_ilmb_v10_2.xci",
                "inst_hier_path": "lcp_ar/lmb/ilmb_v10",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "LMB_Sl_0": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  },
                  "LMB_M": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "LMB_Sl_0",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "11",
                "xci_name": "logictools_lmb_bram_2",
                "xci_path": "ip/logictools_lmb_bram_2/logictools_lmb_bram_2.xci",
                "inst_hier_path": "lcp_ar/lmb/lmb_bram",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "26",
                "xci_name": "logictools_lmb_bram_if_cntlr_2",
                "xci_path": "ip/logictools_lmb_bram_if_cntlr_2/logictools_lmb_bram_if_cntlr_2.xci",
                "inst_hier_path": "lcp_ar/lmb/lmb_bram_if_cntlr",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "SLMB": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  },
                  "SLMB1": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > logictools lcp_ar/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "10",
            "xci_name": "logictools_logic_1_2",
            "xci_path": "ip/logictools_logic_1_2/logictools_logic_1_2.xci",
            "inst_hier_path": "lcp_ar/logic_1",
            "has_run_ip_tcl": "true"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "15",
            "xci_name": "logictools_mb_2",
            "xci_path": "ip/logictools_mb_2/logictools_mb_2.xci",
            "inst_hier_path": "lcp_ar/mb",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "CPU",
                    "value_src": "default"
                  },
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > logictools lcp_ar/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/logictools_mb_axi_periph_0/logictools_mb_axi_periph_0.xci",
            "inst_hier_path": "lcp_ar/mb_axi_periph",
            "xci_name": "logictools_mb_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "11"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "37",
                "xci_name": "logictools_mb_axi_periph_imp_xbar_0",
                "xci_path": "ip/logictools_mb_axi_periph_imp_xbar_0/logictools_mb_axi_periph_imp_xbar_0.xci",
                "inst_hier_path": "lcp_ar/mb_axi_periph/xbar",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "NUM_MI": {
                    "value": "11"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI",
                      "M08_AXI",
                      "M09_AXI",
                      "M10_AXI"
                    ]
                  },
                  "M00_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M01_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M02_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M03_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M04_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M05_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M06_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M07_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M08_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M09_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "M10_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "34",
                    "xci_name": "logictools_mb_axi_periph_imp_auto_cc_0",
                    "xci_path": "ip/logictools_mb_axi_periph_imp_auto_cc_0/logictools_mb_axi_periph_imp_auto_cc_0.xci",
                    "inst_hier_path": "lcp_ar/mb_axi_periph/m07_couplers/auto_cc",
                    "has_run_ip_tcl": "true",
                    "interface_ports": {
                      "S_AXI": {
                        "bd_attributes": {
                          "BRIDGES": {
                            "value": "M_AXI",
                            "value_src": "auto"
                          },
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        },
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      },
                      "M_AXI": {
                        "bd_attributes": {
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m07_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "34",
                    "xci_name": "logictools_mb_axi_periph_imp_auto_cc_1",
                    "xci_path": "ip/logictools_mb_axi_periph_imp_auto_cc_1/logictools_mb_axi_periph_imp_auto_cc_1.xci",
                    "inst_hier_path": "lcp_ar/mb_axi_periph/m08_couplers/auto_cc",
                    "has_run_ip_tcl": "true",
                    "interface_ports": {
                      "S_AXI": {
                        "bd_attributes": {
                          "BRIDGES": {
                            "value": "M_AXI",
                            "value_src": "auto"
                          },
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        },
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      },
                      "M_AXI": {
                        "bd_attributes": {
                          "TYPE": {
                            "value": "interior",
                            "value_src": "default"
                          }
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m08_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "m08_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m08_couplers/M_AXI",
                  "M08_AXI"
                ]
              },
              "m09_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m09_couplers/M_AXI",
                  "M09_AXI"
                ]
              },
              "m10_couplers_to_mb_axi_periph": {
                "interface_ports": [
                  "m10_couplers/M_AXI",
                  "M10_AXI"
                ]
              },
              "mb_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "mb_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK"
                ]
              },
              "mb_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN"
                ]
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "13",
            "xci_name": "logictools_mb_bram_ctrl_2",
            "xci_path": "ip/logictools_mb_bram_ctrl_2/logictools_mb_bram_ctrl_2.xci",
            "inst_hier_path": "lcp_ar/mb_bram_ctrl",
            "has_run_ip_tcl": "true",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 32 > logictools lcp_ar/lmb/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "pattern_generator": {
            "interface_ports": {
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "input_controls": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "nSamples": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "pattern_data_o": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "pattern_tri_o": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sample_clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "concat_addrB": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "7",
                "xci_name": "logictools_concat_addrB_1",
                "xci_path": "ip/logictools_concat_addrB_1/logictools_concat_addrB_1.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/concat_addrB",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "misc": {
                "ports": {
                  "dout": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "dout1": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "dout2": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "dout3": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "dout4": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "constant_16bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_16bit_0_0",
                    "xci_path": "ip/logictools_constant_16bit_0_0/logictools_constant_16bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/pattern_generator/misc/constant_16bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "constant_2bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_2bit_0_0",
                    "xci_path": "ip/logictools_constant_2bit_0_0/logictools_constant_2bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/pattern_generator/misc/constant_2bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "2"
                      }
                    }
                  },
                  "constant_32bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_32bit_0_1",
                    "xci_path": "ip/logictools_constant_32bit_0_1/logictools_constant_32bit_0_1.xci",
                    "inst_hier_path": "lcp_ar/pattern_generator/misc/constant_32bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "32"
                      }
                    }
                  },
                  "constant_4bit_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_4bit_0_0",
                    "xci_path": "ip/logictools_constant_4bit_0_0/logictools_constant_4bit_0_0.xci",
                    "inst_hier_path": "lcp_ar/pattern_generator/misc/constant_4bit_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "4"
                      }
                    }
                  },
                  "logic_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_logic_0_1",
                    "xci_path": "ip/logictools_logic_0_1/logictools_logic_0_1.xci",
                    "inst_hier_path": "lcp_ar/pattern_generator/misc/logic_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  }
                },
                "nets": {
                  "constant_14bit_0_dout": {
                    "ports": [
                      "constant_16bit_0/dout",
                      "dout"
                    ]
                  },
                  "constant_2bit_0_dout": {
                    "ports": [
                      "constant_2bit_0/dout",
                      "dout3"
                    ]
                  },
                  "constant_32bit_0_dout": {
                    "ports": [
                      "constant_32bit_0/dout",
                      "dout2"
                    ]
                  },
                  "constant_4bit_0_dout": {
                    "ports": [
                      "constant_4bit_0/dout",
                      "dout1"
                    ]
                  },
                  "logic_0_dout": {
                    "ports": [
                      "logic_0/dout",
                      "dout4"
                    ]
                  }
                }
              },
              "pattern_control": {
                "vlnv": "xilinx.com:user:pattern_controller:1.0",
                "ip_revision": "4",
                "xci_name": "logictools_pattern_control_0",
                "xci_path": "ip/logictools_pattern_control_0/logictools_pattern_control_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/pattern_control",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "pattern_data_bram_ctrl": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "13",
                "xci_name": "logictools_pattern_data_bram_ctrl_0",
                "xci_path": "ip/logictools_pattern_data_bram_ctrl_0/logictools_pattern_data_bram_ctrl_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/pattern_data_bram_ctrl",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "pattern_generator_mem_tri": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "11",
                "xci_name": "logictools_pattern_generator_mem_tri_0",
                "xci_path": "ip/logictools_pattern_generator_mem_tri_0/logictools_pattern_generator_mem_tri_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/pattern_generator_mem_tri",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "pattern_mem_data": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "11",
                "xci_name": "logictools_pattern_mem_data_0",
                "xci_path": "ip/logictools_pattern_mem_data_0/logictools_pattern_mem_data_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/pattern_mem_data",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "pattern_nsamples": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "37",
                "xci_name": "logictools_pattern_nsamples_0",
                "xci_path": "ip/logictools_pattern_nsamples_0/logictools_pattern_nsamples_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/pattern_nsamples",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "0"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "14"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "pattern_tri_bram_ctrl": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "13",
                "xci_name": "logictools_pattern_tri_bram_ctrl_0",
                "xci_path": "ip/logictools_pattern_tri_bram_ctrl_0/logictools_pattern_tri_bram_ctrl_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/pattern_tri_bram_ctrl",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "FUNCTION": {
                        "value": "BRAM_CTRL",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "slice_pattern_data": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "5",
                "xci_name": "logictools_slice_pattern_data_0",
                "xci_path": "ip/logictools_slice_pattern_data_0/logictools_slice_pattern_data_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/slice_pattern_data",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              },
              "slice_pattern_tri": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "5",
                "xci_name": "logictools_slice_pattern_tri_0",
                "xci_path": "ip/logictools_slice_pattern_tri_0/logictools_slice_pattern_tri_0.xci",
                "inst_hier_path": "lcp_ar/pattern_generator/slice_pattern_tri",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DOUT_WIDTH": {
                    "value": "20"
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXI3_1": {
                "interface_ports": [
                  "S02_AXILite",
                  "pattern_tri_bram_ctrl/S_AXI"
                ]
              },
              "axi_bram_ctrl_1_BRAM_PORTA": {
                "interface_ports": [
                  "pattern_data_bram_ctrl/BRAM_PORTA",
                  "pattern_mem_data/BRAM_PORTA"
                ]
              },
              "axi_mem_intercon_M00_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "pattern_data_bram_ctrl/S_AXI"
                ]
              },
              "mb_axi_periph_M05_AXI": {
                "interface_ports": [
                  "S01_AXILite",
                  "pattern_nsamples/S_AXI"
                ]
              },
              "pattern_tri_bram_ctrl_BRAM_PORTA": {
                "interface_ports": [
                  "pattern_generator_mem_tri/BRAM_PORTA",
                  "pattern_tri_bram_ctrl/BRAM_PORTA"
                ]
              }
            },
            "nets": {
              "S00_ARESETN_1": {
                "ports": [
                  "s_axi_aresetn",
                  "pattern_control/reset_n",
                  "pattern_data_bram_ctrl/s_axi_aresetn",
                  "pattern_nsamples/s_axi_aresetn",
                  "pattern_tri_bram_ctrl/s_axi_aresetn"
                ]
              },
              "axi_gpio_dpb_nsamples_single_gpio2_io_o": {
                "ports": [
                  "pattern_nsamples/gpio2_io_o",
                  "pattern_control/single_b",
                  "pattern_nsamples/gpio2_io_i"
                ]
              },
              "axi_gpio_dpb_nsamples_single_gpio_io_o": {
                "ports": [
                  "pattern_nsamples/gpio_io_o",
                  "nSamples",
                  "pattern_control/numSample",
                  "pattern_nsamples/gpio_io_i"
                ]
              },
              "blk_mem_gen_0_doutb": {
                "ports": [
                  "pattern_mem_data/doutb",
                  "slice_pattern_data/Din"
                ]
              },
              "blk_mem_gen_0_doutb1": {
                "ports": [
                  "pattern_generator_mem_tri/doutb",
                  "slice_pattern_tri/Din"
                ]
              },
              "clk1_1": {
                "ports": [
                  "sample_clk",
                  "pattern_control/clk",
                  "pattern_generator_mem_tri/clkb",
                  "pattern_mem_data/clkb"
                ]
              },
              "concat_dpb_addrB_dout": {
                "ports": [
                  "concat_addrB/dout",
                  "pattern_generator_mem_tri/addrb",
                  "pattern_mem_data/addrb"
                ]
              },
              "constant_14bit_0_dout": {
                "ports": [
                  "misc/dout",
                  "concat_addrB/In2"
                ]
              },
              "constant_2bit_0_dout": {
                "ports": [
                  "misc/dout3",
                  "concat_addrB/In0"
                ]
              },
              "constant_32bit_0_dout": {
                "ports": [
                  "misc/dout2",
                  "pattern_generator_mem_tri/dinb",
                  "pattern_mem_data/dinb"
                ]
              },
              "controls_input_1": {
                "ports": [
                  "input_controls",
                  "pattern_control/controls_input"
                ]
              },
              "logic_0_dout": {
                "ports": [
                  "misc/dout4",
                  "pattern_generator_mem_tri/rstb",
                  "pattern_mem_data/rstb"
                ]
              },
              "misc_dout1": {
                "ports": [
                  "misc/dout1",
                  "pattern_generator_mem_tri/web",
                  "pattern_mem_data/web"
                ]
              },
              "pattern_controller_0_pattern_addrB": {
                "ports": [
                  "pattern_control/pattern_addrB",
                  "concat_addrB/In1"
                ]
              },
              "pattern_controller_0_pattern_enb": {
                "ports": [
                  "pattern_control/pattern_enb",
                  "pattern_generator_mem_tri/enb",
                  "pattern_mem_data/enb"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "pattern_data_bram_ctrl/s_axi_aclk",
                  "pattern_nsamples/s_axi_aclk",
                  "pattern_tri_bram_ctrl/s_axi_aclk"
                ]
              },
              "slice_dpb_data_Dout": {
                "ports": [
                  "slice_pattern_data/Dout",
                  "pattern_data_o"
                ]
              },
              "slice_pattern_tri_Dout": {
                "ports": [
                  "slice_pattern_tri/Dout",
                  "pattern_tri_o"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "logictools_rst_clk_wiz_1_100M_2",
            "xci_path": "ip/logictools_rst_clk_wiz_1_100M_2/logictools_rst_clk_wiz_1_100M_2.xci",
            "inst_hier_path": "lcp_ar/rst_clk_wiz_1_100M",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "trace_analyzer": {
            "interface_ports": {
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "controls_input": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "ic_resetn_sample_clk": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "numSample": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "periph_resetn_sample_clk": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sample_clk": {
                "type": "clk",
                "direction": "I"
              },
              "tri_o": {
                "direction": "I",
                "left": "19",
                "right": "0"
              }
            },
            "components": {
              "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "ip_revision": "36",
                "xci_name": "logictools_axi_dma_0_0",
                "xci_path": "ip/logictools_axi_dma_0_0/logictools_axi_dma_0_0.xci",
                "inst_hier_path": "lcp_ar/trace_analyzer/axi_dma_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_include_s2mm_dre": {
                    "value": "1"
                  },
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_m_axi_s2mm_data_width": {
                    "value": "64"
                  },
                  "c_s2mm_burst_size": {
                    "value": "64"
                  },
                  "c_sg_length_width": {
                    "value": "23"
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "END_POINT",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "axi_mem_intercon_1": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/logictools_axi_mem_intercon_1_0/logictools_axi_mem_intercon_1_0.xci",
                "inst_hier_path": "lcp_ar/trace_analyzer/axi_mem_intercon_1",
                "xci_name": "logictools_axi_mem_intercon_1_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "ip_revision": "36",
                        "xci_name": "logictools_axi_mem_intercon_1_imp_auto_pc_0",
                        "xci_path": "ip/logictools_axi_mem_intercon_1_imp_auto_pc_0/logictools_axi_mem_intercon_1_imp_auto_pc_0.xci",
                        "inst_hier_path": "lcp_ar/trace_analyzer/axi_mem_intercon_1/s00_couplers/auto_pc",
                        "has_run_ip_tcl": "true",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI3"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "bd_attributes": {
                              "BRIDGES": {
                                "value": "M_AXI",
                                "value_src": "auto"
                              },
                              "TYPE": {
                                "value": "interior",
                                "value_src": "default"
                              }
                            },
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          },
                          "M_AXI": {
                            "bd_attributes": {
                              "TYPE": {
                                "value": "interior",
                                "value_src": "default"
                              }
                            }
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_mem_intercon_1_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_axi_mem_intercon_1": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  }
                },
                "nets": {
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "axi_mem_intercon_1_ACLK_net": {
                    "ports": [
                      "M00_ACLK",
                      "s00_couplers/M_ACLK"
                    ]
                  },
                  "axi_mem_intercon_1_ARESETN_net": {
                    "ports": [
                      "M00_ARESETN",
                      "s00_couplers/M_ARESETN"
                    ]
                  }
                }
              },
              "axis_data_fifo_0": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "ip_revision": "17",
                "xci_name": "logictools_axis_data_fifo_0_0",
                "xci_path": "ip/logictools_axis_data_fifo_0_0/logictools_axis_data_fifo_0_0.xci",
                "inst_hier_path": "lcp_ar/trace_analyzer/axis_data_fifo_0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "256"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_TKEEP": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "HAS_TSTRB": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "TDEST_WIDTH": {
                    "value": "1"
                  },
                  "TID_WIDTH": {
                    "value": "5"
                  },
                  "TUSER_WIDTH": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXIS",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    },
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  },
                  "M_AXIS": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "INTERIOR",
                        "value_src": "auto"
                      }
                    }
                  }
                }
              },
              "misc": {
                "ports": {
                  "data_i": {
                    "direction": "I",
                    "left": "19",
                    "right": "0"
                  },
                  "en": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "tkeep": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "tri_o": {
                    "direction": "I",
                    "left": "19",
                    "right": "0"
                  },
                  "tstrb": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                },
                "components": {
                  "concat_arduino": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "7",
                    "xci_name": "logictools_concat_arduino_0",
                    "xci_path": "ip/logictools_concat_arduino_0/logictools_concat_arduino_0.xci",
                    "inst_hier_path": "lcp_ar/trace_analyzer/misc/concat_arduino",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "3"
                      }
                    }
                  },
                  "concat_tkeep": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "7",
                    "xci_name": "logictools_concat_tkeep_0",
                    "xci_path": "ip/logictools_concat_tkeep_0/logictools_concat_tkeep_0.xci",
                    "inst_hier_path": "lcp_ar/trace_analyzer/misc/concat_tkeep",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "8"
                      }
                    }
                  },
                  "constant_24bits_0": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_24bits_0_0",
                    "xci_path": "ip/logictools_constant_24bits_0_0/logictools_constant_24bits_0_0.xci",
                    "inst_hier_path": "lcp_ar/trace_analyzer/misc/constant_24bits_0",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "24"
                      }
                    }
                  },
                  "constant_tstrb": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "ip_revision": "10",
                    "xci_name": "logictools_constant_tstrb_0",
                    "xci_path": "ip/logictools_constant_tstrb_0/logictools_constant_tstrb_0.xci",
                    "inst_hier_path": "lcp_ar/trace_analyzer/misc/constant_tstrb",
                    "has_run_ip_tcl": "true",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "255"
                      },
                      "CONST_WIDTH": {
                        "value": "8"
                      }
                    }
                  }
                },
                "nets": {
                  "In1_1": {
                    "ports": [
                      "en",
                      "concat_tkeep/In0",
                      "concat_tkeep/In1",
                      "concat_tkeep/In2",
                      "concat_tkeep/In3",
                      "concat_tkeep/In4",
                      "concat_tkeep/In5",
                      "concat_tkeep/In6",
                      "concat_tkeep/In7"
                    ]
                  },
                  "ar2sw_data_i_1": {
                    "ports": [
                      "tri_o",
                      "concat_arduino/In1"
                    ]
                  },
                  "concat_arduino_dout": {
                    "ports": [
                      "concat_arduino/dout",
                      "tdata"
                    ]
                  },
                  "concat_tkeep_dout": {
                    "ports": [
                      "concat_tkeep/dout",
                      "tkeep"
                    ]
                  },
                  "constant_24bits_0_dout": {
                    "ports": [
                      "constant_24bits_0/dout",
                      "concat_arduino/In2"
                    ]
                  },
                  "constant_tstrb_dout": {
                    "ports": [
                      "constant_tstrb/dout",
                      "tstrb"
                    ]
                  },
                  "interface_switch_0_sw2ar_data_o": {
                    "ports": [
                      "data_i",
                      "concat_arduino/In0"
                    ]
                  }
                }
              },
              "trace_cntrl_64_0": {
                "vlnv": "xilinx.com:hls:trace_cntrl_64:1.4",
                "ip_revision": "2114237675",
                "xci_name": "logictools_trace_cntrl_64_0_0",
                "xci_path": "ip/logictools_trace_cntrl_64_0_0/logictools_trace_cntrl_64_0_0.xci",
                "inst_hier_path": "lcp_ar/trace_analyzer/trace_cntrl_64_0",
                "has_run_ip_tcl": "true"
              },
              "trace_control": {
                "vlnv": "xilinx.com:user:trace_generator_controller:1.0",
                "ip_revision": "3",
                "xci_name": "logictools_trace_control_0",
                "xci_path": "ip/logictools_trace_control_0/logictools_trace_control_0.xci",
                "inst_hier_path": "lcp_ar/trace_analyzer/trace_control",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "14"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M00_AXI",
                  "axi_mem_intercon_1/M00_AXI"
                ]
              },
              "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_S2MM",
                  "axi_mem_intercon_1/S00_AXI"
                ]
              },
              "axis_data_fifo_0_M_AXIS": {
                "interface_ports": [
                  "axi_dma_0/S_AXIS_S2MM",
                  "axis_data_fifo_0/M_AXIS"
                ]
              },
              "mb_axi_periph_M08_AXI": {
                "interface_ports": [
                  "S01_AXILite",
                  "axi_dma_0/S_AXI_LITE"
                ]
              },
              "s_axi_trace_cntrl_1": {
                "interface_ports": [
                  "S00_AXILite",
                  "trace_cntrl_64_0/s_axi_trace_cntrl"
                ]
              },
              "trace_cntrl_64_0_capture_64": {
                "interface_ports": [
                  "axis_data_fifo_0/S_AXIS",
                  "trace_cntrl_64_0/capture_64"
                ]
              }
            },
            "nets": {
              "ARESETN_2": {
                "ports": [
                  "ic_resetn_sample_clk",
                  "axi_mem_intercon_1/ARESETN"
                ]
              },
              "ap_rst_n_1": {
                "ports": [
                  "periph_resetn_sample_clk",
                  "axi_dma_0/axi_resetn",
                  "axi_mem_intercon_1/M00_ARESETN",
                  "axi_mem_intercon_1/S00_ARESETN",
                  "axis_data_fifo_0/s_axis_aresetn",
                  "trace_cntrl_64_0/ap_rst_n"
                ]
              },
              "clk1_1": {
                "ports": [
                  "sample_clk",
                  "axi_dma_0/m_axi_s2mm_aclk",
                  "axi_dma_0/s_axi_lite_aclk",
                  "axi_mem_intercon_1/ACLK",
                  "axi_mem_intercon_1/M00_ACLK",
                  "axi_mem_intercon_1/S00_ACLK",
                  "axis_data_fifo_0/s_axis_aclk",
                  "trace_cntrl_64_0/ap_clk",
                  "trace_control/clk"
                ]
              },
              "controls_input_1": {
                "ports": [
                  "controls_input",
                  "trace_control/controls_input"
                ]
              },
              "dpb_enb_1d": {
                "ports": [
                  "trace_control/trace_enb_1d",
                  "misc/en",
                  "trace_cntrl_64_0/trace_64_TVALID"
                ]
              },
              "misc_dout": {
                "ports": [
                  "misc/tstrb",
                  "trace_cntrl_64_0/trace_64_TSTRB"
                ]
              },
              "misc_dout1": {
                "ports": [
                  "misc/tdata",
                  "trace_cntrl_64_0/trace_64_TDATA"
                ]
              },
              "misc_dout2": {
                "ports": [
                  "misc/tkeep",
                  "trace_cntrl_64_0/trace_64_TKEEP"
                ]
              },
              "numSample_1": {
                "ports": [
                  "numSample",
                  "trace_control/numSample"
                ]
              },
              "reset_n_1": {
                "ports": [
                  "s_axi_aresetn",
                  "trace_control/reset_n"
                ]
              },
              "switch_data_i_1": {
                "ports": [
                  "data_i",
                  "misc/data_i"
                ]
              },
              "switch_tri_o_1": {
                "ports": [
                  "tri_o",
                  "misc/tri_o"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "axi_cdma_0_M_AXI": {
            "interface_ports": [
              "axi_cdma_0/M_AXI",
              "axi_mem_intercon/S00_AXI"
            ]
          },
          "axi_intc_0_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "axi_mem_intercon/M00_AXI",
              "pattern_generator/S00_AXILite"
            ]
          },
          "axi_mem_intercon_M02_AXI": {
            "interface_ports": [
              "FSM_generator/S02_AXILite",
              "axi_mem_intercon/M02_AXI"
            ]
          },
          "distributor_arduino_gpio_gpio_output": {
            "interface_ports": [
              "arduino_gpio",
              "distributor_arduino_gpio/gpio_output"
            ]
          },
          "iop3_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "trace_analyzer/M00_AXI"
            ]
          },
          "iop3_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "axi_mem_intercon/M01_AXI"
            ]
          },
          "lcp_mb_M03_AXI": {
            "interface_ports": [
              "axi_mem_intercon/M03_AXI",
              "pattern_generator/S02_AXILite"
            ]
          },
          "mb_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "mb_axi_periph/S00_AXI"
            ]
          },
          "mb_axi_periph_M00_AXI": {
            "interface_ports": [
              "boolean_generator/S_AXI",
              "mb_axi_periph/M00_AXI"
            ]
          },
          "mb_axi_periph_M01_AXI": {
            "interface_ports": [
              "axi_cdma_0/S_AXI_LITE",
              "mb_axi_periph/M01_AXI"
            ]
          },
          "mb_axi_periph_M02_AXI": {
            "interface_ports": [
              "controllers_reg/S_AXI",
              "mb_axi_periph/M02_AXI"
            ]
          },
          "mb_axi_periph_M03_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "mb_axi_periph/M03_AXI"
            ]
          },
          "mb_axi_periph_M05_AXI": {
            "interface_ports": [
              "mb_axi_periph/M05_AXI",
              "pattern_generator/S01_AXILite"
            ]
          },
          "mb_axi_periph_M06_AXI": {
            "interface_ports": [
              "generator_select/S_AXI",
              "mb_axi_periph/M06_AXI"
            ]
          },
          "mb_axi_periph_M07_AXI": {
            "interface_ports": [
              "mb_axi_periph/M07_AXI",
              "trace_analyzer/S00_AXILite"
            ]
          },
          "mb_axi_periph_M08_AXI": {
            "interface_ports": [
              "mb_axi_periph/M08_AXI",
              "trace_analyzer/S01_AXILite"
            ]
          },
          "mb_axi_periph_M09_AXI": {
            "interface_ports": [
              "FSM_generator/S00_AXILite",
              "mb_axi_periph/M09_AXI"
            ]
          },
          "mb_axi_periph_M10_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "mb_axi_periph/M10_AXI"
            ]
          },
          "mb_axi_periph_M11_AXI": {
            "interface_ports": [
              "FSM_generator/S01_AXILite",
              "mb_axi_periph/M04_AXI"
            ]
          },
          "mdm_1_MBDEBUG_2": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "axi_mem_intercon/ARESETN",
              "controllers_reg/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "mb_axi_periph/ARESETN",
              "mb_axi_periph/M00_ARESETN",
              "mb_axi_periph/M01_ARESETN",
              "mb_axi_periph/M02_ARESETN",
              "mb_axi_periph/M03_ARESETN",
              "mb_axi_periph/M04_ARESETN",
              "mb_axi_periph/M05_ARESETN",
              "mb_axi_periph/M06_ARESETN",
              "mb_axi_periph/S00_ARESETN"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "FSM_generator/s_axi_aresetn",
              "axi_cdma_0/s_axi_lite_aresetn",
              "axi_mem_intercon/M00_ARESETN",
              "axi_mem_intercon/M01_ARESETN",
              "axi_mem_intercon/S00_ARESETN",
              "boolean_generator/s_axi_aresetn",
              "generator_select/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "mb_axi_periph/M09_ARESETN",
              "pattern_generator/s_axi_aresetn",
              "trace_analyzer/s_axi_aresetn"
            ]
          },
          "axi_cdma_0_cdma_introut": {
            "ports": [
              "axi_cdma_0/cdma_introut",
              "intc/intr"
            ]
          },
          "concat_pb_dout": {
            "ports": [
              "push_button",
              "boolean_generator/push_button"
            ]
          },
          "controllers_reg_gpio_io_o": {
            "ports": [
              "controllers_reg/gpio_io_o",
              "boolean_data_sel/Din",
              "controllers_reg/gpio_io_i",
              "controls_input/Din"
            ]
          },
          "controls_input_Dout": {
            "ports": [
              "controls_input/Dout",
              "FSM_generator/input_controls",
              "pattern_generator/input_controls",
              "trace_analyzer/controls_input"
            ]
          },
          "data_i_1": {
            "ports": [
              "distributor_arduino_gpio/wire_i_i",
              "interface_switch/switch_data_i",
              "trace_analyzer/data_i"
            ]
          },
          "dpb_o_dpb_data_out": {
            "ports": [
              "pattern_generator/pattern_data_o",
              "interface_switch/pattern_data_i"
            ]
          },
          "interface_switch_0_boolean_data_o": {
            "ports": [
              "interface_switch/boolean_data_o",
              "boolean_generator/boolean_data_i"
            ]
          },
          "interface_switch_0_fsm_data_o": {
            "ports": [
              "interface_switch/fsm_data_o",
              "FSM_generator/fsm_data_i"
            ]
          },
          "iop3_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "lcp_ar_data_o": {
            "ports": [
              "interface_switch/switch_data_o",
              "distributor_arduino_gpio/wire_i_o"
            ]
          },
          "lcp_ar_tri_o": {
            "ports": [
              "interface_switch/switch_tri_o",
              "distributor_arduino_gpio/wire_i_t",
              "trace_analyzer/tri_o"
            ]
          },
          "lcp_led": {
            "ports": [
              "boolean_generator/led",
              "led"
            ]
          },
          "lcp_mb_Dout1": {
            "ports": [
              "boolean_data_sel/Dout",
              "boolean_generator/data_sel"
            ]
          },
          "lcp_mb_dout2": {
            "ports": [
              "generator_select/dout",
              "interface_switch/sel"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb3_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "mb_3_intr_ack_Dout": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "mb_3_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "pattern_generator_nSamples": {
            "ports": [
              "pattern_generator/nSamples",
              "trace_analyzer/numSample"
            ]
          },
          "pattern_generator_pattern_tri_out": {
            "ports": [
              "pattern_generator/pattern_tri_o",
              "interface_switch/pattern_tri_i"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "FSM_generator/s_axi_aclk",
              "axi_cdma_0/m_axi_aclk",
              "axi_cdma_0/s_axi_lite_aclk",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/M00_ACLK",
              "axi_mem_intercon/M01_ACLK",
              "axi_mem_intercon/M02_ACLK",
              "axi_mem_intercon/M03_ACLK",
              "axi_mem_intercon/S00_ACLK",
              "boolean_generator/s_axi_aclk",
              "controllers_reg/s_axi_aclk",
              "dff_en_reset_vector_0/clk",
              "generator_select/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "lmb/LMB_Clk",
              "mb/Clk",
              "mb_axi_periph/ACLK",
              "mb_axi_periph/M00_ACLK",
              "mb_axi_periph/M01_ACLK",
              "mb_axi_periph/M02_ACLK",
              "mb_axi_periph/M03_ACLK",
              "mb_axi_periph/M04_ACLK",
              "mb_axi_periph/M05_ACLK",
              "mb_axi_periph/M06_ACLK",
              "mb_axi_periph/M09_ACLK",
              "mb_axi_periph/M10_ACLK",
              "mb_axi_periph/S00_ACLK",
              "mb_bram_ctrl/s_axi_aclk",
              "pattern_generator/s_axi_aclk",
              "rst_clk_wiz_1_100M/slowest_sync_clk"
            ]
          },
          "ps7_0_FCLK_CLK1": {
            "ports": [
              "pg_clk",
              "FSM_generator/sample_clk",
              "mb_axi_periph/M07_ACLK",
              "mb_axi_periph/M08_ACLK",
              "pattern_generator/sample_clk",
              "trace_analyzer/sample_clk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_ps7_0_200M_interconnect_aresetn": {
            "ports": [
              "ic_resetn_sample_clk",
              "trace_analyzer/ic_resetn_sample_clk"
            ]
          },
          "rst_ps7_0_200M_peripheral_aresetn": {
            "ports": [
              "periph_resetn_sample_clk",
              "mb_axi_periph/M07_ARESETN",
              "mb_axi_periph/M08_ARESETN",
              "trace_analyzer/periph_resetn_sample_clk"
            ]
          },
          "rst_ps7_0_fclk0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_mem_intercon/M02_ARESETN",
              "axi_mem_intercon/M03_ARESETN",
              "mb_axi_periph/M10_ARESETN",
              "mb_bram_ctrl/s_axi_aresetn"
            ]
          },
          "slice_boolean_data_o_19_0_Dout": {
            "ports": [
              "boolean_generator/boolean_data_o",
              "interface_switch/boolean_data_i"
            ]
          },
          "slice_boolean_tri_o_19_0_Dout": {
            "ports": [
              "boolean_generator/boolean_tri_o",
              "interface_switch/boolean_tri_i"
            ]
          },
          "smb_0_smbdata2sw": {
            "ports": [
              "FSM_generator/fsm_data_o",
              "interface_switch/fsm_data_i"
            ]
          },
          "smb_0_smbtri2sw": {
            "ports": [
              "FSM_generator/fsm_tri_o",
              "interface_switch/fsm_tri_i"
            ]
          }
        }
      },
      "mb_iop_pmoda_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "logictools_mb_iop_pmoda_intr_ack_0",
        "xci_path": "ip/logictools_mb_iop_pmoda_intr_ack_0/logictools_mb_iop_pmoda_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_pmoda_intr_ack",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmoda_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "logictools_mb_iop_pmoda_reset_0",
        "xci_path": "ip/logictools_mb_iop_pmoda_reset_0/logictools_mb_iop_pmoda_reset_0.xci",
        "inst_hier_path": "mb_iop_pmoda_reset",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmodb_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "logictools_mb_iop_pmodb_intr_ack_0",
        "xci_path": "ip/logictools_mb_iop_pmodb_intr_ack_0/logictools_mb_iop_pmodb_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_pmodb_intr_ack",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmodb_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "logictools_mb_iop_pmodb_reset_0",
        "xci_path": "ip/logictools_mb_iop_pmodb_reset_0/logictools_mb_iop_pmodb_reset_0.xci",
        "inst_hier_path": "mb_iop_pmodb_reset",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_lcp_ar_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "logictools_mb_lcp_ar_intr_ack_0",
        "xci_path": "ip/logictools_mb_lcp_ar_intr_ack_0/logictools_mb_lcp_ar_intr_ack_0.xci",
        "inst_hier_path": "mb_lcp_ar_intr_ack",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_lcp_ar_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "logictools_mb_lcp_ar_reset_0",
        "xci_path": "ip/logictools_mb_lcp_ar_reset_0/logictools_mb_lcp_ar_reset_0.xci",
        "inst_hier_path": "mb_lcp_ar_reset",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "28",
        "xci_name": "logictools_mdm_1_0",
        "xci_path": "ip/logictools_mdm_1_0/logictools_mdm_1_0.xci",
        "inst_hier_path": "mdm_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MB_DBG_PORTS": {
            "value": "3"
          }
        }
      },
      "ps7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "7",
        "xci_name": "logictools_ps7_0_0",
        "xci_path": "ip/logictools_ps7_0_0/logictools_ps7_0_0.xci",
        "inst_hier_path": "ps7_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "160"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "7"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "7"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD",
              "0#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#unassigned#unassigned#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "15.6"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.000"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.000"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "16.5"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "18"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1066F"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "40.0"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "35.0"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "50.625"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "13.125"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "13.125"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > logictools iop_pmoda/mb_bram_ctrl logictools iop_pmodb/mb_bram_ctrl logictools lcp_ar/mb_bram_ctrl",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "  M_AXI_GP1 {memport \"M_AXI_GP\"}  S_AXI_ACP {memport \"S_AXI_ACP\"}  S_AXI_HP1 {memport \"S_AXI_HP\"}  S_AXI_HP3 {memport \"S_AXI_HP\"}  ",
          "CLOCK": "  FCLK_CLK0 {id \"0\" is_default \"true\"  proc_sys_reset \"rst_ps7_0_fclk0\" status \"fixed\"}  FCLK_CLK1 {id \"1\" is_default \"false\"  proc_sys_reset \"rst_ps7_0_fclk1\" status \"fixed\"}  "
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/logictools_ps7_0_axi_periph_0/logictools_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "logictools_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "logictools_ps7_0_axi_periph_imp_xbar_0",
            "xci_path": "ip/logictools_ps7_0_axi_periph_imp_xbar_0/logictools_ps7_0_axi_periph_imp_xbar_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M02_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M03_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "logictools_ps7_0_axi_periph_imp_auto_pc_1",
                "xci_path": "ip/logictools_ps7_0_axi_periph_imp_auto_pc_1/logictools_ps7_0_axi_periph_imp_auto_pc_1.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "logictools_ps7_0_axi_periph_imp_auto_pc_0",
                "xci_path": "ip/logictools_ps7_0_axi_periph_imp_auto_pc_0/logictools_ps7_0_axi_periph_imp_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/m03_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_fclk0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "logictools_rst_ps7_0_fclk0_0",
        "xci_path": "ip/logictools_rst_ps7_0_fclk0_0/logictools_rst_ps7_0_fclk0_0.xci",
        "inst_hier_path": "rst_ps7_0_fclk0",
        "has_run_ip_tcl": "true"
      },
      "rst_ps7_0_fclk1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "logictools_rst_ps7_0_fclk1_0",
        "xci_path": "ip/logictools_rst_ps7_0_fclk1_0/logictools_rst_ps7_0_fclk1_0.xci",
        "inst_hier_path": "rst_ps7_0_fclk1",
        "has_run_ip_tcl": "true"
      },
      "system_interrupts": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "21",
        "xci_name": "logictools_system_interrupts_0",
        "xci_path": "ip/logictools_system_interrupts_0/logictools_system_interrupts_0.xci",
        "inst_hier_path": "system_interrupts",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "interrupt": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "INTR_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "7",
        "xci_name": "logictools_xlconcat_0_0",
        "xci_path": "ip/logictools_xlconcat_0_0/logictools_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        },
        "pfm_attributes": {
          "IRQ": "In1 {} In2 {} In3 {} In4 {} In5 {} In6 {} In7 {} In8 {} In9 {} In10 {} In11 {} In12 {} In13 {} In14 {} In15 {}"
        }
      }
    },
    "interface_nets": {
      "distributor_arduino_gpio_gpio_output": {
        "interface_ports": [
          "arduino_gpio",
          "lcp_ar/arduino_gpio"
        ]
      },
      "iop3_M00_AXI": {
        "interface_ports": [
          "lcp_ar/M00_AXI",
          "ps7_0/S_AXI_HP2"
        ]
      },
      "iop3_M01_AXI": {
        "interface_ports": [
          "lcp_ar/M01_AXI",
          "ps7_0/S_AXI_HP0"
        ]
      },
      "iop_pmoda_pmoda_gpio": {
        "interface_ports": [
          "pmoda_gpio",
          "iop_pmoda/pmoda_gpio"
        ]
      },
      "iop_pmodb_pmodb_gpio": {
        "interface_ports": [
          "pmodb_gpio",
          "iop_pmodb/pmodb_gpio"
        ]
      },
      "mdm_1_MBDEBUG_0": {
        "interface_ports": [
          "iop_pmoda/DEBUG",
          "mdm_1/MBDEBUG_0"
        ]
      },
      "mdm_1_MBDEBUG_1": {
        "interface_ports": [
          "iop_pmodb/DEBUG",
          "mdm_1/MBDEBUG_1"
        ]
      },
      "mdm_1_MBDEBUG_2": {
        "interface_ports": [
          "lcp_ar/DEBUG",
          "mdm_1/MBDEBUG_2"
        ]
      },
      "ps7_0_DDR": {
        "interface_ports": [
          "DDR",
          "ps7_0/DDR"
        ]
      },
      "ps7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ps7_0/FIXED_IO"
        ]
      },
      "ps7_0_M_AXI_GP0": {
        "interface_ports": [
          "ps7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "iop_pmoda/S_AXI",
          "ps7_0_axi_periph/M00_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "iop_pmodb/S_AXI",
          "ps7_0_axi_periph/M01_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "lcp_ar/S_AXI",
          "ps7_0_axi_periph/M02_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "system_interrupts/s_axi"
        ]
      }
    },
    "nets": {
      "concat_pb_dout": {
        "ports": [
          "debounced_pb/dout",
          "lcp_ar/push_button"
        ]
      },
      "iop1_iop1_intr_req": {
        "ports": [
          "iop_pmoda/intr_req",
          "iop_interrupts/In0"
        ]
      },
      "iop2_q": {
        "ports": [
          "iop_pmodb/intr_req",
          "iop_interrupts/In1"
        ]
      },
      "iop3_q": {
        "ports": [
          "lcp_ar/intr_req",
          "iop_interrupts/In2"
        ]
      },
      "iop_interrupts_dout": {
        "ports": [
          "iop_interrupts/dout",
          "system_interrupts/intr"
        ]
      },
      "lcp_led": {
        "ports": [
          "lcp_ar/led",
          "led"
        ]
      },
      "mb_3_intr_ack_Dout": {
        "ports": [
          "mb_lcp_ar_intr_ack/Dout",
          "lcp_ar/intr_ack"
        ]
      },
      "mb_3_reset_Dout": {
        "ports": [
          "mb_lcp_ar_reset/Dout",
          "lcp_ar/aux_reset_in"
        ]
      },
      "mb_iop_pmoda_intr_ack_Dout": {
        "ports": [
          "mb_iop_pmoda_intr_ack/Dout",
          "iop_pmoda/intr_ack"
        ]
      },
      "mb_iop_pmoda_reset_Dout": {
        "ports": [
          "mb_iop_pmoda_reset/Dout",
          "iop_pmoda/aux_reset_in"
        ]
      },
      "mb_iop_pmodb_intr_ack_Dout": {
        "ports": [
          "mb_iop_pmodb_intr_ack/Dout",
          "iop_pmodb/intr_ack"
        ]
      },
      "mb_iop_pmodb_reset_Dout": {
        "ports": [
          "mb_iop_pmodb_reset/Dout",
          "iop_pmodb/aux_reset_in"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "iop_pmoda/mb_debug_sys_rst",
          "iop_pmodb/mb_debug_sys_rst",
          "lcp_ar/mb_debug_sys_rst"
        ]
      },
      "pb_in_1": {
        "ports": [
          "push_button",
          "debounced_pb/din"
        ]
      },
      "ps7_0_FCLK_CLK0": {
        "ports": [
          "ps7_0/FCLK_CLK0",
          "debounced_pb/clk",
          "iop_pmoda/clk_100M",
          "iop_pmodb/clk_100M",
          "lcp_ar/clk_100M",
          "ps7_0/M_AXI_GP0_ACLK",
          "ps7_0/S_AXI_HP0_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_fclk0/slowest_sync_clk",
          "system_interrupts/s_axi_aclk"
        ]
      },
      "ps7_0_FCLK_CLK1": {
        "ports": [
          "ps7_0/FCLK_CLK1",
          "pg_clk",
          "lcp_ar/pg_clk",
          "ps7_0/S_AXI_HP2_ACLK",
          "rst_ps7_0_fclk1/slowest_sync_clk"
        ]
      },
      "ps7_0_FCLK_RESET0_N": {
        "ports": [
          "ps7_0/FCLK_RESET0_N",
          "rst_ps7_0_fclk0/ext_reset_in",
          "rst_ps7_0_fclk1/ext_reset_in"
        ]
      },
      "ps7_0_GPIO_O": {
        "ports": [
          "ps7_0/GPIO_O",
          "mb_iop_pmoda_intr_ack/Din",
          "mb_iop_pmoda_reset/Din",
          "mb_iop_pmodb_intr_ack/Din",
          "mb_iop_pmodb_reset/Din",
          "mb_lcp_ar_intr_ack/Din",
          "mb_lcp_ar_reset/Din"
        ]
      },
      "rst_ps7_0_200M_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_fclk1/interconnect_aresetn",
          "lcp_ar/ic_resetn_sample_clk"
        ]
      },
      "rst_ps7_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_fclk1/peripheral_aresetn",
          "lcp_ar/periph_resetn_sample_clk"
        ]
      },
      "rst_ps7_0_fclk0_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_fclk0/interconnect_aresetn",
          "ps7_0_axi_periph/ARESETN"
        ]
      },
      "rst_ps7_0_fclk0_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_fclk0/peripheral_aresetn",
          "debounced_pb/reset_n",
          "iop_pmoda/s_axi_aresetn",
          "iop_pmodb/s_axi_aresetn",
          "lcp_ar/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "system_interrupts/s_axi_aresetn"
        ]
      },
      "system_interrupts_irq": {
        "ports": [
          "system_interrupts/irq",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ps7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/iop_pmoda/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_gpio_Reg": {
                "address_block": "/iop_pmoda/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_Reg": {
                "address_block": "/iop_pmoda/iic/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_pmoda/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_pmoda/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/iop_pmoda/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmoda/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_Reg": {
                "address_block": "/iop_pmoda/spi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_Reg": {
                "address_block": "/iop_pmoda/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmoda/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/iop_pmodb/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_gpio_Reg": {
                "address_block": "/iop_pmodb/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_Reg": {
                "address_block": "/iop_pmodb/iic/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_pmodb/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_pmodb/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/iop_pmodb/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmodb/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_Reg": {
                "address_block": "/iop_pmodb/spi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_Reg": {
                "address_block": "/iop_pmodb/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmodb/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/lcp_ar/axi_cdma_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_fsm_bram_ctrl_Mem0": {
                "address_block": "/lcp_ar/FSM_generator/fsm_bram_ctrl/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "32K"
              },
              "SEG_pattern_data_bram_ctrl_Mem0": {
                "address_block": "/lcp_ar/pattern_generator/pattern_data_bram_ctrl/S_AXI/Mem0",
                "offset": "0x30000000",
                "range": "64K"
              },
              "SEG_pattern_tri_bram_ctrl_Mem0": {
                "address_block": "/lcp_ar/pattern_generator/pattern_tri_bram_ctrl/S_AXI/Mem0",
                "offset": "0x30040000",
                "range": "64K"
              },
              "SEG_ps7_0_HP0_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/lcp_ar/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/lcp_ar/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/lcp_ar/trace_analyzer/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K"
              },
              "SEG_boolean_generator_S_AXI_reg": {
                "address_block": "/lcp_ar/boolean_generator/boolean_generator/S_AXI/S_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_controllers_reg_Reg": {
                "address_block": "/lcp_ar/controllers_reg/S_AXI/Reg",
                "offset": "0x40050000",
                "range": "64K"
              },
              "SEG_fsm_bram_rst_addr_Reg": {
                "address_block": "/lcp_ar/FSM_generator/fsm_bram_rst_addr/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_fsm_io_switch_S_AXI_reg": {
                "address_block": "/lcp_ar/FSM_generator/fsm_io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_function_sel_Reg": {
                "address_block": "/lcp_ar/generator_select/function_sel/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/lcp_ar/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/lcp_ar/intr/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/lcp_ar/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_pattern_nsamples_Reg": {
                "address_block": "/lcp_ar/pattern_generator/pattern_nsamples/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_trace_cntrl_64_0_Reg": {
                "address_block": "/lcp_ar/trace_analyzer/trace_cntrl_64_0/s_axi_trace_cntrl/Reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_TRACE_CNTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_TRACE_CNTRL_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/lcp_ar/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/lcp_ar/trace_analyzer/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_ps7_0_HP2_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/ps7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_mb_bram_ctrl_Mem0": {
                "address_block": "/iop_pmodb/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0_1": {
                "address_block": "/iop_pmoda/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0_2": {
                "address_block": "/lcp_ar/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "64K"
              },
              "SEG_system_interrupts_Reg": {
                "address_block": "/system_interrupts/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}