

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 22 23:53:30 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_364  |sqrt_fixed_32_32_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   8|      -|      -|    -|
|Expression       |        -|   -|      0|    410|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   0|   1133|   2425|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     65|    -|
|Register         |        -|   -|    164|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|   1297|   2900|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  10|      3|     16|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |control_s_axi_U                |control_s_axi       |        0|   0|  560|   680|    0|
    |mul_9s_9s_18_1_1_U2            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U3            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U4            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U5            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U6            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U7            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U8            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U9            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_32_32_s_fu_364  |sqrt_fixed_32_32_s  |        0|   0|  573|  1337|    0|
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                          |                    |        0|   0| 1133|  2425|    0|
    +-------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U10  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U11  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U12  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U13  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U14  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U15  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U16  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U17  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_12_fu_757_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln16_13_fu_767_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln16_2_fu_703_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln16_5_fu_719_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln16_6_fu_729_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln16_9_fu_741_p2   |         +|   0|  0|  26|          19|          19|
    |res_2_fu_779_p2        |         +|   0|  0|  28|          21|          21|
    |sub_ln16_10_fu_537_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_11_fu_551_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_12_fu_569_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_13_fu_583_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_14_fu_597_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_15_fu_615_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_1_fu_391_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_2_fu_405_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_3_fu_423_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_4_fu_437_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_5_fu_455_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_6_fu_469_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_7_fu_487_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_8_fu_505_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_9_fu_519_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_fu_377_p2     |         -|   0|  0|  14|           9|           9|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 410|         281|         281|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         16|    1|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         16|    1|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln16_13_reg_998  |  20|   0|   20|          0|
    |add_ln16_6_reg_993   |  20|   0|   20|          0|
    |ap_CS_fsm            |  15|   0|   15|          0|
    |p_Val2_s_reg_1009    |  16|   0|   16|          0|
    |res_2_reg_1003       |  21|   0|   21|          0|
    |sub_ln16_10_reg_920  |   9|   0|    9|          0|
    |sub_ln16_12_reg_931  |   9|   0|    9|          0|
    |sub_ln16_13_reg_936  |   9|   0|    9|          0|
    |sub_ln16_1_reg_870   |   9|   0|    9|          0|
    |sub_ln16_3_reg_881   |   9|   0|    9|          0|
    |sub_ln16_5_reg_892   |   9|   0|    9|          0|
    |sub_ln16_8_reg_909   |   9|   0|    9|          0|
    |sub_ln16_reg_865     |   9|   0|    9|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 164|   0|  164|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    9|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    9|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

