
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nks/xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:01:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1458.855 ; gain = 281.137 ; free physical = 3806 ; free virtual = 13765
Command: synth_design -top design_1_wrapper -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 63814 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1458.855 ; gain = 0.000 ; free physical = 3696 ; free virtual = 13656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADC2FIFO_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADC2FIFO_0_0' (1#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADC2FIFO_0_1' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADC2FIFO_0_1' (2#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADC2FIFO_0_2' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADC2FIFO_0_2' (3#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADC2FIFO_0_3' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADC2FIFO_0_3' (4#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_ADC2FIFO_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_FIFO_RD_Mux_0_1' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_FIFO_RD_Mux_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FIFO_RD_Mux_0_1' (5#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_FIFO_RD_Mux_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_0' (6#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_0' of module 'design_1_SPI_ADC_0_0' requires 8 connections, but only 5 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:191]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_1_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_1_0' (7#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_1' of module 'design_1_SPI_ADC_1_0' requires 8 connections, but only 6 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:197]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_3' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_3' (8#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_3_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_2' of module 'design_1_SPI_ADC_0_3' requires 8 connections, but only 4 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:204]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_4' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_4' (9#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_4_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_3' of module 'design_1_SPI_ADC_0_4' requires 8 connections, but only 6 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:209]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_5' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_5' (10#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_5_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_4' of module 'design_1_SPI_ADC_0_5' requires 8 connections, but only 6 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:216]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_6' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_6' (11#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_6_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_5' of module 'design_1_SPI_ADC_0_6' requires 8 connections, but only 4 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:223]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_7' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_7' (12#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_7_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_6' of module 'design_1_SPI_ADC_0_7' requires 8 connections, but only 6 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:228]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_8' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_8' (13#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_SPI_ADC_0_8_stub.v:6]
WARNING: [Synth 8-350] instance 'SPI_ADC_7' of module 'design_1_SPI_ADC_0_8' requires 8 connections, but only 4 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:235]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (14#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 8 connections, but only 7 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:240]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 14 connections, but only 8 given [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:248]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_read_controller_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_fifo_read_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_read_controller_0_0' (16#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_fifo_read_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_led_controller_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_led_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_led_controller_0_0' (17#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_led_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_sys_ctrl_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_sys_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sys_ctrl_0_0' (18#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_sys_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (19#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (20#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/.Xil/Vivado-61688-ubuntu/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (21#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (22#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1458.855 ; gain = 0.000 ; free physical = 3709 ; free virtual = 13669
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.855 ; gain = 0.000 ; free physical = 3709 ; free virtual = 13669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.855 ; gain = 0.000 ; free physical = 3709 ; free virtual = 13669
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_sys_ctrl_0_0/design_1_sys_ctrl_0_0/design_1_sys_ctrl_0_0_in_context.xdc] for cell 'design_1_i/sys_ctrl_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_sys_ctrl_0_0/design_1_sys_ctrl_0_0/design_1_sys_ctrl_0_0_in_context.xdc] for cell 'design_1_i/sys_ctrl_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_led_controller_0_0/design_1_led_controller_0_0/design_1_led_controller_0_0_in_context.xdc] for cell 'design_1_i/led_controller_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_led_controller_0_0/design_1_led_controller_0_0/design_1_led_controller_0_0_in_context.xdc] for cell 'design_1_i/led_controller_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_fifo_read_controller_0_0/design_1_fifo_read_controller_0_0/design_1_fifo_read_controller_0_0_in_context.xdc] for cell 'design_1_i/fifo_read_controller_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_fifo_read_controller_0_0/design_1_fifo_read_controller_0_0/design_1_fifo_read_controller_0_0_in_context.xdc] for cell 'design_1_i/fifo_read_controller_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_0/design_1_SPI_ADC_0_0/design_1_SPI_ADC_0_0_in_context.xdc] for cell 'design_1_i/SPI_ADC_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_0/design_1_SPI_ADC_0_0/design_1_SPI_ADC_0_0_in_context.xdc] for cell 'design_1_i/SPI_ADC_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_1_0/design_1_SPI_ADC_1_0/design_1_SPI_ADC_1_0_in_context.xdc] for cell 'design_1_i/SPI_ADC_1'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_1_0/design_1_SPI_ADC_1_0/design_1_SPI_ADC_1_0_in_context.xdc] for cell 'design_1_i/SPI_ADC_1'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_0/design_1_ADC2FIFO_0_0/design_1_ADC2FIFO_0_0_in_context.xdc] for cell 'design_1_i/ADC2FIFO_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_0/design_1_ADC2FIFO_0_0/design_1_ADC2FIFO_0_0_in_context.xdc] for cell 'design_1_i/ADC2FIFO_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_3/design_1_SPI_ADC_0_3/design_1_SPI_ADC_0_3_in_context.xdc] for cell 'design_1_i/SPI_ADC_2'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_3/design_1_SPI_ADC_0_3/design_1_SPI_ADC_0_3_in_context.xdc] for cell 'design_1_i/SPI_ADC_2'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_4/design_1_SPI_ADC_0_4/design_1_SPI_ADC_0_4_in_context.xdc] for cell 'design_1_i/SPI_ADC_3'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_4/design_1_SPI_ADC_0_4/design_1_SPI_ADC_0_4_in_context.xdc] for cell 'design_1_i/SPI_ADC_3'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_5/design_1_SPI_ADC_0_5/design_1_SPI_ADC_0_5_in_context.xdc] for cell 'design_1_i/SPI_ADC_4'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_5/design_1_SPI_ADC_0_5/design_1_SPI_ADC_0_5_in_context.xdc] for cell 'design_1_i/SPI_ADC_4'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_6/design_1_SPI_ADC_0_6/design_1_SPI_ADC_0_6_in_context.xdc] for cell 'design_1_i/SPI_ADC_5'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_6/design_1_SPI_ADC_0_6/design_1_SPI_ADC_0_6_in_context.xdc] for cell 'design_1_i/SPI_ADC_5'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_7/design_1_SPI_ADC_0_7/design_1_SPI_ADC_0_7_in_context.xdc] for cell 'design_1_i/SPI_ADC_6'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_7/design_1_SPI_ADC_0_7/design_1_SPI_ADC_0_7_in_context.xdc] for cell 'design_1_i/SPI_ADC_6'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_8/design_1_SPI_ADC_0_8/design_1_SPI_ADC_0_8_in_context.xdc] for cell 'design_1_i/SPI_ADC_7'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_8/design_1_SPI_ADC_0_8/design_1_SPI_ADC_0_8_in_context.xdc] for cell 'design_1_i/SPI_ADC_7'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_1/design_1_ADC2FIFO_0_1/design_1_ADC2FIFO_0_1_in_context.xdc] for cell 'design_1_i/ADC2FIFO_1'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_1/design_1_ADC2FIFO_0_1/design_1_ADC2FIFO_0_1_in_context.xdc] for cell 'design_1_i/ADC2FIFO_1'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_2/design_1_ADC2FIFO_0_2/design_1_ADC2FIFO_0_2_in_context.xdc] for cell 'design_1_i/ADC2FIFO_2'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_2/design_1_ADC2FIFO_0_2/design_1_ADC2FIFO_0_2_in_context.xdc] for cell 'design_1_i/ADC2FIFO_2'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_3/design_1_ADC2FIFO_0_3/design_1_ADC2FIFO_0_3_in_context.xdc] for cell 'design_1_i/ADC2FIFO_3'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_ADC2FIFO_0_3/design_1_ADC2FIFO_0_3/design_1_ADC2FIFO_0_3_in_context.xdc] for cell 'design_1_i/ADC2FIFO_3'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_FIFO_RD_Mux_0_1/design_1_FIFO_RD_Mux_0_1/design_1_FIFO_RD_Mux_0_1_in_context.xdc] for cell 'design_1_i/FIFO_RD_Mux_0'
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_FIFO_RD_Mux_0_1/design_1_FIFO_RD_Mux_0_1/design_1_FIFO_RD_Mux_0_1_in_context.xdc] for cell 'design_1_i/FIFO_RD_Mux_0'
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/constrs_1/imports/new/at7.xdc]
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/constrs_1/imports/new/at7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/constrs_1/imports/new/at7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'RESET'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'RESET'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'ADC_sda'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ADC_sda_1'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ADC_sda_1'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ADC_sda'. [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc:27]
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/constrs_1/new/ads7056_P4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/constrs_1/new/ads7056_8adc.xdc]
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/constrs_1/new/ads7056_8adc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/constrs_1/new/ads7056_8adc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.094 ; gain = 0.000 ; free physical = 3450 ; free virtual = 13410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3526 ; free virtual = 13486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3526 ; free virtual = 13486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  /home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  /home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sys_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/led_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_read_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ADC2FIFO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_ADC_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ADC2FIFO_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ADC2FIFO_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ADC2FIFO_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FIFO_RD_Mux_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3528 ; free virtual = 13488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3526 ; free virtual = 13487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3515 ; free virtual = 13477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_100' to pin 'design_1_i/clk_wiz_0/bbstub_clk_100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_100_180' to pin 'design_1_i/clk_wiz_0/bbstub_clk_100_180/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_25' to pin 'design_1_i/clk_wiz_0/bbstub_clk_25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_400' to pin 'design_1_i/clk_wiz_0/bbstub_clk_400/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_50' to pin 'design_1_i/clk_wiz_0/bbstub_clk_50/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_ADC2FIFO_0_0             |         1|
|2     |design_1_ADC2FIFO_0_1             |         1|
|3     |design_1_ADC2FIFO_0_2             |         1|
|4     |design_1_ADC2FIFO_0_3             |         1|
|5     |design_1_FIFO_RD_Mux_0_1          |         1|
|6     |design_1_SPI_ADC_0_0              |         1|
|7     |design_1_SPI_ADC_1_0              |         1|
|8     |design_1_SPI_ADC_0_3              |         1|
|9     |design_1_SPI_ADC_0_4              |         1|
|10    |design_1_SPI_ADC_0_5              |         1|
|11    |design_1_SPI_ADC_0_6              |         1|
|12    |design_1_SPI_ADC_0_7              |         1|
|13    |design_1_SPI_ADC_0_8              |         1|
|14    |design_1_clk_wiz_0_0              |         1|
|15    |design_1_fifo_generator_0_0       |         1|
|16    |design_1_fifo_read_controller_0_0 |         1|
|17    |design_1_led_controller_0_0       |         1|
|18    |design_1_sys_ctrl_0_0             |         1|
|19    |design_1_util_vector_logic_0_0    |         1|
|20    |design_1_xlconstant_0_0           |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_ADC2FIFO_0_0             |     1|
|2     |design_1_ADC2FIFO_0_1             |     1|
|3     |design_1_ADC2FIFO_0_2             |     1|
|4     |design_1_ADC2FIFO_0_3             |     1|
|5     |design_1_FIFO_RD_Mux_0_1          |     1|
|6     |design_1_SPI_ADC_0_0              |     1|
|7     |design_1_SPI_ADC_0_3              |     1|
|8     |design_1_SPI_ADC_0_4              |     1|
|9     |design_1_SPI_ADC_0_5              |     1|
|10    |design_1_SPI_ADC_0_6              |     1|
|11    |design_1_SPI_ADC_0_7              |     1|
|12    |design_1_SPI_ADC_0_8              |     1|
|13    |design_1_SPI_ADC_1_0              |     1|
|14    |design_1_clk_wiz_0_0              |     1|
|15    |design_1_fifo_generator_0_0       |     1|
|16    |design_1_fifo_read_controller_0_0 |     1|
|17    |design_1_led_controller_0_0       |     1|
|18    |design_1_sys_ctrl_0_0             |     1|
|19    |design_1_util_vector_logic_0_0    |     1|
|20    |design_1_xlconstant_0_0           |     1|
|21    |IBUF                              |    13|
|22    |OBUF                              |    49|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   441|
|2     |  design_1_i |design_1 |   379|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3389 ; free virtual = 13351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.094 ; gain = 0.000 ; free physical = 3444 ; free virtual = 13406
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3452 ; free virtual = 13414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1653.094 ; gain = 194.238 ; free physical = 3431 ; free virtual = 13393
INFO: [Common 17-1381] The checkpoint '/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1653.094 ; gain = 0.000 ; free physical = 3433 ; free virtual = 13395
INFO: [Common 17-206] Exiting Vivado at Thu Jul 19 06:14:22 2018...
