
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1456 day(s)
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source D:/Students/PLD-2022/bin_to_sevenSeg/pa.fromNetlist.tcl
# create_project -name bin_to_sevenSeg -dir "D:/Students/PLD-2022/bin_to_sevenSeg/planAhead_run_1" -part xc3s200vq100-4
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Students/PLD-2022/bin_to_sevenSeg/bin_to_sevenSegment.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Students/PLD-2022/bin_to_sevenSeg} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "bin_to_sevenSegment.ucf" [current_fileset -constrset]
Adding file 'D:\Students\PLD-2022\bin_to_sevenSeg\bin_to_sevenSegment.ucf' to fileset 'constrs_1'
# add_files [list {bin_to_sevenSegment.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc3s200vq100-4
Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design bin_to_sevenSegment.ngc ...
WARNING:NetListWriters:298 - No output is written to bin_to_sevenSegment.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file bin_to_sevenSegment.edif ...
ngc2edif: Total memory usage is 78976 kilobytes

Parsing EDIF File [.\planAhead_run_1\bin_to_sevenSeg.data\cache\bin_to_sevenSegment_ngc_746cd935.edif]
Finished Parsing EDIF File [.\planAhead_run_1\bin_to_sevenSeg.data\cache\bin_to_sevenSegment_ngc_746cd935.edif]
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/vq100/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/vq100/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [D:\Students\PLD-2022\bin_to_sevenSeg\bin_to_sevenSegment.ucf]
Finished Parsing UCF File [D:\Students\PLD-2022\bin_to_sevenSeg\bin_to_sevenSegment.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_netlist_design: Time (s): 5.110w.  Memory (MB): 624.406p 100.172g
startgroup
startgroup
set_property loc PAD185 [get_ports X0]
set_property loc PAD185 [get_ports X0]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD127 [get_ports X1]
set_property loc PAD127 [get_ports X1]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD128 [get_ports X2]
set_property loc PAD128 [get_ports X2]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD135 [get_ports X3]
set_property loc PAD135 [get_ports X3]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD117 [get_ports A]
set_property loc PAD117 [get_ports A]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD172 [get_ports B]
set_property loc PAD172 [get_ports B]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD171 [get_ports C]
set_property loc PAD171 [get_ports C]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD166 [get_ports D]
set_property loc PAD166 [get_ports D]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD165 [get_ports E]
set_property loc PAD165 [get_ports E]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD164 [get_ports F]
set_property loc PAD164 [get_ports F]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD158 [get_ports G]
set_property loc PAD158 [get_ports G]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD182 [get_ports BASE]
set_property loc PAD182 [get_ports BASE]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
