<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3sd8/include/component/component_hsmci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00801_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_hsmci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3S8_HSMCI_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3S8_HSMCI_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_CR;        </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_MR;        </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_DTOR;      </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_SDCR;      </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_ARGR;      </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_CMDR;      </div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_BLKR;      </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_CSTOR;     </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_RSPR[4];   </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_RDR;       </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_TDR;       </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2];</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_SR;        </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_IER;       </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_IDR;       </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_IMR;       </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1];</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_CFG;       </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[35];</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_WPMR;      </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_WPSR;      </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[5];</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_RPR;       </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_RCR;       </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_TPR;       </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_TCR;       </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_RNPR;      </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_RNCR;      </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_TNPR;      </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_TNCR;      </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_PTCR;      </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_PTSR;      </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[54];</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_FIFO[256]; </div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;} <a class="code" href="a00132.html">Hsmci</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* -------- HSMCI_CR : (HSMCI Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01494.html#gaf3683d583dc287d1205c942eb6eee671">   79</a></span>&#160;<span class="preprocessor">#define HSMCI_CR_MCIEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01494.html#gaaa5935992f7bd6c8864674991fc3e8a2">   80</a></span>&#160;<span class="preprocessor">#define HSMCI_CR_MCIDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01494.html#gaf06b1310a929b2770c95f1fc96b8e1f9">   81</a></span>&#160;<span class="preprocessor">#define HSMCI_CR_PWSEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01494.html#ga442fdd8ea42399f557df432556e6c01d">   82</a></span>&#160;<span class="preprocessor">#define HSMCI_CR_PWSDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01494.html#ga7028d40aea3980a37665596724ca2171">   83</a></span>&#160;<span class="preprocessor">#define HSMCI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_MR : (HSMCI Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define HSMCI_MR_CLKDIV_Pos 0</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01494.html#gae8369103090e820bc7f9247d2e7b4a0c">   86</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_CLKDIV_Msk (0xffu &lt;&lt; HSMCI_MR_CLKDIV_Pos) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_CLKDIV_Pos)))</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define HSMCI_MR_PWSDIV_Pos 8</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01494.html#ga0f72be22ef0cb4549baba9cc0ca77b85">   89</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_PWSDIV_Msk (0x7u &lt;&lt; HSMCI_MR_PWSDIV_Pos) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_PWSDIV_Pos)))</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01494.html#ga4f98fefbfbf58bff16877b103e785fd7">   91</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_RDPROOF (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a01494.html#gae82669f045fc9b26f3d2b326ce8ad03e">   92</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_WRPROOF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01494.html#gaddc2a8927d0bfaa8563211f47e1065c7">   93</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_FBYTE (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01494.html#gafd09954ab54427bbfb7d8eac9fe5a7e9">   94</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_PADV (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01494.html#ga4e7851bccac58d184776f2c6baafd392">   95</a></span>&#160;<span class="preprocessor">#define HSMCI_MR_PDCMODE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_DTOR : (HSMCI Offset: 0x08) Data Timeout Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Pos 0</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01494.html#ga2d7cc1e5fa7ce7a3214b664582bbb11b">   98</a></span>&#160;<span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Msk (0xfu &lt;&lt; HSMCI_DTOR_DTOCYC_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOCYC_Pos)))</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Pos 4</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01494.html#ga7fbe88be314c4476529397e5631d247d">  101</a></span>&#160;<span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Msk (0x7u &lt;&lt; HSMCI_DTOR_DTOMUL_Pos) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01494.html#ga310b182e6ab6a171c0ec6f9209ade7a6">  102</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01494.html#ga161466f40521c7473351ef8084a4bc1f">  103</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_16 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01494.html#ga38481c4e953114f4d53a4ffeee8006bb">  104</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_128 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01494.html#gac96351e60f8fd3a38b5fd72937ec892d">  105</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_256 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01494.html#ga4106068d582f7e78a7a9f38862b91907">  106</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1024 (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01494.html#ga278a34fa81bea5544fbb143185a428d0">  107</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_4096 (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01494.html#gade46bdc0eaead777cfc98130912c1f35">  108</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_65536 (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01494.html#ga3a4a62a4033d95cc26faef1094a9f9a2">  109</a></span>&#160;<span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1048576 (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_SDCR : (HSMCI Offset: 0x0C) SD/SDIO Card Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Pos 0</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01494.html#ga24aceed9db8a4e497733d3843337c72d">  112</a></span>&#160;<span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCSEL_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01494.html#ga86b3ce59ee7a9999a0d44cd0ac848245">  113</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTA (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01494.html#gaf8b7c0d9f15357d83e0066a3b00867f6">  114</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01494.html#ga9e8797b59d7c9328dc04d99d04b53c1e">  115</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTC (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01494.html#ga6550b529321114bbe03f3b0dc1d42a58">  116</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTD (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Pos 6</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01494.html#ga3f6bc6fd82ae84664e2ab0f22dc9030c">  118</a></span>&#160;<span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCBUS_Pos) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01494.html#gaf534ae3554353c8930a0e4db16f21cc1">  119</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_1 (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01494.html#gad3dcf883893e3d1cbed72cc6d63e9797">  120</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_4 (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01494.html#gaa84b4866f93f3b7ae051f260de4974a9">  121</a></span>&#160;<span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_8 (0x3u &lt;&lt; 6) </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_ARGR : (HSMCI Offset: 0x10) Argument Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define HSMCI_ARGR_ARG_Pos 0</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01494.html#gad927a764aa0ba19bf23252bfba068b4b">  124</a></span>&#160;<span class="preprocessor">#define HSMCI_ARGR_ARG_Msk (0xffffffffu &lt;&lt; HSMCI_ARGR_ARG_Pos) </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk &amp; ((value) &lt;&lt; HSMCI_ARGR_ARG_Pos)))</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* -------- HSMCI_CMDR : (HSMCI Offset: 0x14) Command Register -------- */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_CMDNB_Pos 0</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01494.html#gadb4b346979cb8cf3b8b14b1bb9abd4d3">  128</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_CMDNB_Msk (0x3fu &lt;&lt; HSMCI_CMDR_CMDNB_Pos) </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_CMDNB_Pos)))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Pos 6</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01494.html#ga6a22453ae2e69ad9acc87c1d07806bbe">  131</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Msk (0x3u &lt;&lt; HSMCI_CMDR_RSPTYP_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01494.html#ga52ea59b2bd504994e781438177d7be5d">  132</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_NORESP (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01494.html#ga68653d9076cea0c0a45b518d379075b1">  133</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_48_BIT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01494.html#gab6d12cb42f8b9c644aef797f410a5a80">  134</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_136_BIT (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01494.html#ga9b7e05a76de66d9649763a080920e0ff">  135</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_R1B (0x3u &lt;&lt; 6) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_SPCMD_Pos 8</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01494.html#ga536ac4d875c5e031d2ae20b6017177a4">  137</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_SPCMD_Msk (0x7u &lt;&lt; HSMCI_CMDR_SPCMD_Pos) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01494.html#ga83670d996089753e7bdc9fff0ffea846">  138</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_STD (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01494.html#gabbe26063b6d4bc1735d3c028a3ad9ea7">  139</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_INIT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01494.html#ga1e5d0fc52c512fe5c52f2b31778027d0">  140</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_SYNC (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01494.html#ga7bfe7d4a5b4465570e9d97aec94cd02b">  141</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_CE_ATA (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01494.html#ga40abcac5f0d67b63734e359a6f09bcce">  142</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_CMD (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01494.html#ga81c7e7b4a20b296287b2d13b504f2373">  143</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_RESP (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01494.html#ga24853c44dbf59a25bf7fb366f4d8145c">  144</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_BOR (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01494.html#gab6649f023da6fe79422107a0f38065d1">  145</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_SPCMD_EBO (0x7u &lt;&lt; 8) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01494.html#gafb12aefab4ad39b1e43cf7c8c22571e4">  146</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_OPDCMD (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01494.html#ga186a7abd56d3d9e39e2273198049fc16">  147</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u &lt;&lt; 11) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a01494.html#gad1812e413151b26e72ce2098bca59d2d">  148</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01494.html#gaa311944078f839e5f0c9a06b64d4c03f">  149</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_MAXLAT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01494.html#ga922817ab22d7717d444d6d73114c9ce4">  150</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_5 (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01494.html#ga4f674bb07eed795cd460c8d1dca739b3">  151</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_64 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_TRCMD_Pos 16</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01494.html#ga1b8a0523dc61f3011df94483a7137f68">  153</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_TRCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_TRCMD_Pos) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01494.html#ga6580bf53e3e97b7b67198d2bfca7a298">  154</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRCMD_NO_DATA (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01494.html#gae3684ec7324f23fbad2189f9388f7ba6">  155</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRCMD_START_DATA (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01494.html#ga28932852076f8001fceda79426f93524">  156</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRCMD_STOP_DATA (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01494.html#gaa43a77df18cc540b52fc4c8cd156803f">  157</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_TRDIR (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01494.html#ga8d1889462a6ec57fcc2f96ad12b8b9c7">  158</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRDIR_WRITE (0x0u &lt;&lt; 18) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01494.html#ga1f54942091853a89b4010e5719c914f6">  159</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRDIR_READ (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_TRTYP_Pos 19</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01494.html#ga72cdc74606096bf6a35a796636179f32">  161</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_TRTYP_Msk (0x7u &lt;&lt; HSMCI_CMDR_TRTYP_Pos) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01494.html#ga2d98c08865e6e9187c0b217654bd750a">  162</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRTYP_SINGLE (0x0u &lt;&lt; 19) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01494.html#gac0b03456ca2e25fed88a6cd2c1be068d">  163</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRTYP_MULTIPLE (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01494.html#ga10065ae1220add32b504acdd7db8d933">  164</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRTYP_STREAM (0x2u &lt;&lt; 19) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01494.html#gaccbd8c1f86f613e42cabd27bf1ee9c87">  165</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BYTE (0x4u &lt;&lt; 19) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01494.html#ga264ed8d914250cd169d3a394fce0e2d2">  166</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BLOCK (0x5u &lt;&lt; 19) </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Pos 24</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01494.html#gafac8c2f3343da828ea972f3a79c439c5">  168</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01494.html#ga71bff34ee48a74afc9556d7c7e0aded6">  169</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_STD (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01494.html#gae6db5f8a06fb0913848520e8a7db6eb3">  170</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01494.html#ga7b62dd604d367cef0b474333dcec828c">  171</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_RESUME (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01494.html#ga490587785077d5118a6ab0ce9ee5fe79">  172</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_ATACS (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01494.html#ga9fa935508e9ca9235092721826be78fa">  173</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_ATACS_NORMAL (0x0u &lt;&lt; 26) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01494.html#gac0410734d886f9fe3670adc22141eacc">  174</a></span>&#160;<span class="preprocessor">#define   HSMCI_CMDR_ATACS_COMPLETION (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01494.html#gae2aedd4b6c918c968d4f67d74be88cb6">  175</a></span>&#160;<span class="preprocessor">#define HSMCI_CMDR_BOOT_ACK (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_BLKR : (HSMCI Offset: 0x18) Block Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define HSMCI_BLKR_BCNT_Pos 0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01494.html#ga725f0a4a1c92bf168fd7cf500b7410f6">  178</a></span>&#160;<span class="preprocessor">#define HSMCI_BLKR_BCNT_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BCNT_Pos) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01494.html#ga0b80cb84ccb3dce1562e35bb5fbd3e80">  179</a></span>&#160;<span class="preprocessor">#define   HSMCI_BLKR_BCNT_MULTIPLE (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01494.html#ga9cc6a50ab2b18d21d358781f43003784">  180</a></span>&#160;<span class="preprocessor">#define   HSMCI_BLKR_BCNT_BYTE (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01494.html#ga3f73e6feacd5d079293925d87be4b1fe">  181</a></span>&#160;<span class="preprocessor">#define   HSMCI_BLKR_BCNT_BLOCK (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Pos 16</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01494.html#gac6549139506df02ba252e3a56d4e5793">  183</a></span>&#160;<span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BLKLEN_Pos) </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BLKLEN_Pos)))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* -------- HSMCI_CSTOR : (HSMCI Offset: 0x1C) Completion Signal Timeout Register -------- */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Pos 0</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01494.html#ga089df3076d54c1b91646063973272fb1">  187</a></span>&#160;<span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos) </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos)))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Pos 4</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01494.html#gaf18ce7dffe5e4799eba1a9a9667810a0">  190</a></span>&#160;<span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01494.html#gafaa10a65e3e97d43ace4d1ac0b33b19f">  191</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01494.html#ga5506aed73b4529315267ba2fec011edf">  192</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_16 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01494.html#ga40ca9de73273f8a723f5254fdf1db03c">  193</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_128 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01494.html#gaa75a313763acfa332814fdd4ebb19eba">  194</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_256 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01494.html#gad6b5c5c599b6a579f93248720836a0bf">  195</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1024 (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01494.html#ga2494b7504fbe6d395369f15eb08ef8f1">  196</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_4096 (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01494.html#ga581ad0c2ae49fbbb59ab12ebf0bc6697">  197</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_65536 (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a01494.html#gad94bf4c35e56b397c8bcca19f1c35d35">  198</a></span>&#160;<span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1048576 (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_RSPR[4] : (HSMCI Offset: 0x20) Response Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define HSMCI_RSPR_RSP_Pos 0</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01494.html#ga0f8eb905c42cbc7c0be9d3a30f344a19">  201</a></span>&#160;<span class="preprocessor">#define HSMCI_RSPR_RSP_Msk (0xffffffffu &lt;&lt; HSMCI_RSPR_RSP_Pos) </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_RDR : (HSMCI Offset: 0x30) Receive Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define HSMCI_RDR_DATA_Pos 0</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01494.html#ga751c3dd22371b91363fb00d16d344c33">  204</a></span>&#160;<span class="preprocessor">#define HSMCI_RDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_RDR_DATA_Pos) </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_TDR : (HSMCI Offset: 0x34) Transmit Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define HSMCI_TDR_DATA_Pos 0</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01494.html#gade0e2ad8500892df56ee82536ca5887a">  207</a></span>&#160;<span class="preprocessor">#define HSMCI_TDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_TDR_DATA_Pos) </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_TDR_DATA_Pos)))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* -------- HSMCI_SR : (HSMCI Offset: 0x40) Status Register -------- */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a01494.html#ga591db73fa4eeef61c0d346d1434e41b3">  210</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_CMDRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01494.html#ga484cf15e0eb8a95d56ecf5f8298ff9dc">  211</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01494.html#ga07b78e83820a30eed7885fa14905f63f">  212</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a01494.html#ga5522f6bd02969bb576ac444079d1b64d">  213</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_BLKE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a01494.html#gacc2c24e24828dc327486a63d2fd40c39">  214</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_DTIP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01494.html#gae0e46f9c74375e9c47b026eeda8f24fd">  215</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_NOTBUSY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01494.html#gae9a7db6b4419bccddfd2f6b7007c233f">  216</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_ENDRX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01494.html#ga88a7f15c519b19a647dca8516ca01a87">  217</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01494.html#ga31866f1760986d5b836ae4774336523d">  218</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_SDIOIRQA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01494.html#gae85af6c8d8d90e5e8a2e0d53a745a9b7">  219</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_SDIOWAIT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01494.html#gac82bf86e51a197fc5f603a2c5a5cf9f6">  220</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_CSRCV (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01494.html#ga8314e69fbc91b86065cfaf4a231221cb">  221</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="a01494.html#ga841377c8670e0bbf27ba56e4b25b3a71">  222</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01494.html#ga94447726592b0f9de1a75f008b61d884">  223</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RINDE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a01494.html#ga4b1406a3125d034135b623b230dbe4cc">  224</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RDIRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01494.html#ga2f59a0b5605a77eee8ff106191c69971">  225</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RCRCE (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="a01494.html#gae27b2a6cd8ec8ff32e511b2eb5cb8f86">  226</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RENDE (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01494.html#ga4f429a2f616db90c3d7c41459ab56e73">  227</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_RTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01494.html#ga24ebda910c183e160ff86fe031cccd6e">  228</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_DCRCE (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="a01494.html#gab45492faf22f205c4aee67e238616b77">  229</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_DTOE (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01494.html#gad1bebda5ee5d6e49619c58e590227eaf">  230</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_CSTOE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01494.html#ga9846f5f83409d76b6b8502cf94589187">  231</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01494.html#ga520d6c71cc8234d21cfd0a826da0f467">  232</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_XFRDONE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="a01494.html#ga84466939359e210eaa653f3f57b6382c">  233</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_ACKRCV (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="a01494.html#gabde6cdc5c492607c8a0880c20530f651">  234</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_ACKRCVE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01494.html#ga052dea6a78525c6e0c13ee24db05e140">  235</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_OVRE (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01494.html#gaa0892ce93c479aa2f07dd24cac011989">  236</a></span>&#160;<span class="preprocessor">#define HSMCI_SR_UNRE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_IER : (HSMCI Offset: 0x44) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="a01494.html#ga858b785da3e669c8ecb8f85dcf9016bd">  238</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_CMDRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01494.html#gaf88aec394d7f9bee6e96b9b926776deb">  239</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01494.html#gadde391344b36d3ddae79e50419bc83ec">  240</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="a01494.html#ga5ba1b69b8a26bf7b24879ae2db45f0d2">  241</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_BLKE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="a01494.html#gaca035a30e754acfca90b1ad8df61ac9a">  242</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_DTIP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="a01494.html#gac81a48daa3c22c8f16275a4a75e903bf">  243</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_NOTBUSY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="a01494.html#ga85be5952c3f4211c37f8fe84afb988bf">  244</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_ENDRX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a01494.html#ga1a894cb199739c6840514dbfc75aa745">  245</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a01494.html#ga7c40c179d9d0c2e1d6e04403a7d974be">  246</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_SDIOIRQA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01494.html#gaf4960006cf9930122ff4327c879ba163">  247</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_SDIOWAIT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="a01494.html#ga907ec77f964b10b05fa0ecb4f5f25078">  248</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_CSRCV (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a01494.html#gad52cdedd8c8b487bd3cee0578c5a2a8b">  249</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01494.html#gaf8917f20e3115465fdedbc563dbd7351">  250</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a01494.html#gab30fea01b7dd94f8961f9f0153922197">  251</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RINDE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01494.html#ga064ba4f408fb903af4d9f61644ad8d52">  252</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RDIRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01494.html#gabe7c3e312a35aee5d7aba00bb619fba1">  253</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RCRCE (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="a01494.html#ga5203e08ff8978f2f7055a8ed3b9db956">  254</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RENDE (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="a01494.html#ga79f508d7d3f153c04a23d82d3411a303">  255</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_RTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="a01494.html#gad8d397b121427cb75e3594ad01fb6697">  256</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_DCRCE (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="a01494.html#gaba5d4d92c2e3ee673a57392da8fa2a5e">  257</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_DTOE (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01494.html#ga04b9e1290c2f413ab200cf39a3e98a87">  258</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_CSTOE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a01494.html#ga9270a84ed79c774314b073c42be2183e">  259</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01494.html#gac1650a6567fc846c80a2c432054a200d">  260</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_XFRDONE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="a01494.html#ga36ab7e2215f8e05ab087ae50a6c5cdd9">  261</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_ACKRCV (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="a01494.html#ga29a27c725586bccb5d14a0639b8422ad">  262</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_ACKRCVE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01494.html#gab0fd75dbf4627eb96fa10af15531fab3">  263</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_OVRE (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01494.html#ga1d38e3119f107e870c67008418ef1184">  264</a></span>&#160;<span class="preprocessor">#define HSMCI_IER_UNRE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_IDR : (HSMCI Offset: 0x48) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01494.html#gaf0a3f9cded1fca517c5bfedade4c0739">  266</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_CMDRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01494.html#ga263f0278c6d7afd42dd187436a74ec77">  267</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a01494.html#gaef1ba4b630e0eb4e141ed1dbccecfee1">  268</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="a01494.html#ga14b62a9ced144573931a32f151aec337">  269</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_BLKE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a01494.html#gac274bd11bd520961a42ee6eacf3b9ad0">  270</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_DTIP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a01494.html#gac5b4a805d81e1e3e9e256ab925c44c17">  271</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_NOTBUSY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="a01494.html#ga984f07d03589ffc38c4a7abcf876caa7">  272</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_ENDRX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="a01494.html#gad1e44dcc89dfa953cfc032e224217b1a">  273</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a01494.html#gad8930b9e2592d2417c9ac68e5ac1b8ca">  274</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_SDIOIRQA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01494.html#ga90aa7eae6979136d93d61cc4b402d5ae">  275</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_SDIOWAIT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01494.html#gafcb41378b941e35a15db4bdb6c73abe9">  276</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_CSRCV (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="a01494.html#gad2d84d5642557f0419486f150a3628bc">  277</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01494.html#ga9a434e2b73c83d446ac73650e4f28715">  278</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01494.html#gae0a66599104d92c4058dd6d6f0562c84">  279</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RINDE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a01494.html#ga93f5ec20520386712cdb38cc1ace33c5">  280</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RDIRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="a01494.html#ga32b58c979cf1097b5c1020382ef71051">  281</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RCRCE (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a01494.html#ga11bbbbfd9c006cb89fbd16f53b73c2c6">  282</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RENDE (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a01494.html#ga88f8b634004a2573a04ee7aaaff28da3">  283</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_RTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a01494.html#ga226578cfb59c4032258336b67e7af08f">  284</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_DCRCE (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="a01494.html#ga244a8cf620dac303b56a40a49e063d15">  285</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_DTOE (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a01494.html#gac8aa9d46ee4315fa018d7f17ca398141">  286</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_CSTOE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01494.html#ga067256d7899f43245dfe745f70f3f1bc">  287</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a01494.html#gabdbc566e7b410c527b4c68b966e51a3a">  288</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_XFRDONE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a01494.html#ga43a1fc8b2736c68216e4e9dbed880134">  289</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_ACKRCV (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="a01494.html#gafac76df660318ce24b2c6310acc276a5">  290</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_ACKRCVE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01494.html#gac92740fcc4c248d628be5b323c23aef5">  291</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_OVRE (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="a01494.html#ga4cb0fdedd5432799411a0ab426f27a87">  292</a></span>&#160;<span class="preprocessor">#define HSMCI_IDR_UNRE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_IMR : (HSMCI Offset: 0x4C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="a01494.html#ga831c57fd6b95b2012f8c3e0fd01bdb76">  294</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_CMDRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="a01494.html#ga18ba2009df67035f269b60eab5c354e0">  295</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="a01494.html#gaed70441a914b325f4be0b0196b2c04ed">  296</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="a01494.html#gab41b3553882368fe69d57ef4f5a09c92">  297</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_BLKE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="a01494.html#gae5fca4f697e2cba7b91f734edfa003dd">  298</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_DTIP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="a01494.html#ga852b1fe28fbb1698a5552e8ae3f791d4">  299</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_NOTBUSY (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="a01494.html#ga6392d4f02d37e1dfe5967847c29e401e">  300</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_ENDRX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="a01494.html#ga9b37d3631450a6617fd4f0996868f1a9">  301</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_ENDTX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="a01494.html#gaa2b88e8c5eb6fcc3d275cd31214da69e">  302</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_SDIOIRQA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="a01494.html#gad5c02a08a093d867417ac6b5c0bdb76f">  303</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_SDIOWAIT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="a01494.html#ga7b619fc83b42987e1ab7cd38ca5c0704">  304</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_CSRCV (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="a01494.html#ga65374ce012cf79009087e5c900eed0ca">  305</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="a01494.html#ga54360d0a966ab2bad012bfcf25a6399c">  306</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="a01494.html#gaaf6960d5f06bd844d74925eda562654c">  307</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RINDE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="a01494.html#ga094765fce4e7ff6e0ce218f913abf494">  308</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RDIRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="a01494.html#ga8b34e5e6d5c2cc342b9a6154987b0adb">  309</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RCRCE (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="a01494.html#ga4a1bc02832a5459ca08e24d8f968d25f">  310</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RENDE (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="a01494.html#ga5e32302deee821403075893d5852754d">  311</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_RTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="a01494.html#ga8c0661ef2bbe0c56b40b382dfa5f6623">  312</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_DCRCE (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="a01494.html#ga9443de91a9a3e089159ed00aa6182610">  313</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_DTOE (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="a01494.html#ga44840db901c01dba7f942eea44127b2d">  314</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_CSTOE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="a01494.html#ga33b7199f2e3ca940fa5054e6ef943a0c">  315</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="a01494.html#ga933a2a3645c16dbb54c820e06589a6be">  316</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_XFRDONE (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="a01494.html#ga7aeddc7d05e67f109b55ef9dc1830236">  317</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_ACKRCV (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="a01494.html#ga9a4380850b0e086351331fa790c90bfd">  318</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_ACKRCVE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="a01494.html#gaad8cf26df36b0a1825dcd6f7865f784e">  319</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_OVRE (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="a01494.html#ga35d6b3d7bf73548ae00432e3fccbbcce">  320</a></span>&#160;<span class="preprocessor">#define HSMCI_IMR_UNRE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CFG : (HSMCI Offset: 0x54) Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="a01494.html#ga1eaae769ff1bde3835d89e11b0e5945e">  322</a></span>&#160;<span class="preprocessor">#define HSMCI_CFG_FIFOMODE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="a01494.html#gaaa730d5df74270d50ae4880377ac5936">  323</a></span>&#160;<span class="preprocessor">#define HSMCI_CFG_FERRCTRL (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="a01494.html#gadecb0441678239898fc065ba5c451f64">  324</a></span>&#160;<span class="preprocessor">#define HSMCI_CFG_HSMODE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="a01494.html#ga39e72fd1b30f17e8f18ddad63531dc44">  325</a></span>&#160;<span class="preprocessor">#define HSMCI_CFG_LSYNC (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_WPMR : (HSMCI Offset: 0xE4) Write Protection Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="a01494.html#gaacec4f3151572f1240d3d2b70cc60820">  327</a></span>&#160;<span class="preprocessor">#define HSMCI_WPMR_WP_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define HSMCI_WPMR_WP_KEY_Pos 8</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="a01494.html#ga0103316b370616b852166a01eacdd3e6">  329</a></span>&#160;<span class="preprocessor">#define HSMCI_WPMR_WP_KEY_Msk (0xffffffu &lt;&lt; HSMCI_WPMR_WP_KEY_Pos) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define HSMCI_WPMR_WP_KEY(value) ((HSMCI_WPMR_WP_KEY_Msk &amp; ((value) &lt;&lt; HSMCI_WPMR_WP_KEY_Pos)))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* -------- HSMCI_WPSR : (HSMCI Offset: 0xE8) Write Protection Status Register -------- */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define HSMCI_WPSR_WP_VS_Pos 0</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="a01494.html#ga65f3407db38446d74148b2ca892e5fc2">  333</a></span>&#160;<span class="preprocessor">#define HSMCI_WPSR_WP_VS_Msk (0xfu &lt;&lt; HSMCI_WPSR_WP_VS_Pos) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="a01494.html#ga0bf0ab6a7ba7c7c98094bd7e8b9fe036">  334</a></span>&#160;<span class="preprocessor">#define   HSMCI_WPSR_WP_VS_NONE (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="a01494.html#gad6490e964092273b4f5fd461d4b037f0">  335</a></span>&#160;<span class="preprocessor">#define   HSMCI_WPSR_WP_VS_WRITE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="a01494.html#gaa9ac2e6764fc5bc58de09d92e44cff35">  336</a></span>&#160;<span class="preprocessor">#define   HSMCI_WPSR_WP_VS_RESET (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="a01494.html#gacb36f2296b70ac32f2cc79225eac71be">  337</a></span>&#160;<span class="preprocessor">#define   HSMCI_WPSR_WP_VS_BOTH (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define HSMCI_WPSR_WP_VSRC_Pos 8</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="a01494.html#ga25d9998d55c74ac552301b52cf14a65d">  339</a></span>&#160;<span class="preprocessor">#define HSMCI_WPSR_WP_VSRC_Msk (0xffffu &lt;&lt; HSMCI_WPSR_WP_VSRC_Pos) </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_RPR : (HSMCI Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define HSMCI_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="a01494.html#ga7c6e8f99ca144bfdec22cce5175c243e">  342</a></span>&#160;<span class="preprocessor">#define HSMCI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; HSMCI_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define HSMCI_RPR_RXPTR(value) ((HSMCI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; HSMCI_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* -------- HSMCI_RCR : (HSMCI Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define HSMCI_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="a01494.html#ga4393af69044abe7ab2eb3fb7c48a1f4a">  346</a></span>&#160;<span class="preprocessor">#define HSMCI_RCR_RXCTR_Msk (0xffffu &lt;&lt; HSMCI_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define HSMCI_RCR_RXCTR(value) ((HSMCI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; HSMCI_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* -------- HSMCI_TPR : (HSMCI Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define HSMCI_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="a01494.html#gadebdebc6e3e50021df516f6eaad37c4b">  350</a></span>&#160;<span class="preprocessor">#define HSMCI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; HSMCI_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define HSMCI_TPR_TXPTR(value) ((HSMCI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; HSMCI_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* -------- HSMCI_TCR : (HSMCI Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define HSMCI_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="a01494.html#gaa89a287ce8dd91490228a1139cb96339">  354</a></span>&#160;<span class="preprocessor">#define HSMCI_TCR_TXCTR_Msk (0xffffu &lt;&lt; HSMCI_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define HSMCI_TCR_TXCTR(value) ((HSMCI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; HSMCI_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* -------- HSMCI_RNPR : (HSMCI Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define HSMCI_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="a01494.html#ga4883ba3a582ee4eeb04b6dba876f0c70">  358</a></span>&#160;<span class="preprocessor">#define HSMCI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; HSMCI_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define HSMCI_RNPR_RXNPTR(value) ((HSMCI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; HSMCI_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* -------- HSMCI_RNCR : (HSMCI Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define HSMCI_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="a01494.html#ga5f9a16f3f555e6efcde9b380352e7be8">  362</a></span>&#160;<span class="preprocessor">#define HSMCI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; HSMCI_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define HSMCI_RNCR_RXNCTR(value) ((HSMCI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; HSMCI_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* -------- HSMCI_TNPR : (HSMCI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define HSMCI_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="a01494.html#ga7ab9ed66119c9b2c4271913354a82250">  366</a></span>&#160;<span class="preprocessor">#define HSMCI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; HSMCI_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define HSMCI_TNPR_TXNPTR(value) ((HSMCI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; HSMCI_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* -------- HSMCI_TNCR : (HSMCI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define HSMCI_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="a01494.html#ga734a06dff52ada7470d950d9e24ac111">  370</a></span>&#160;<span class="preprocessor">#define HSMCI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; HSMCI_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define HSMCI_TNCR_TXNCTR(value) ((HSMCI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; HSMCI_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* -------- HSMCI_PTCR : (HSMCI Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="a01494.html#ga83ef66c3bfcfa209954e0a0a82a2e146">  373</a></span>&#160;<span class="preprocessor">#define HSMCI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="a01494.html#gaa5309cef1c71fffa7dcfcbff62eb80e1">  374</a></span>&#160;<span class="preprocessor">#define HSMCI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="a01494.html#gadc4a3a50d472821f40976c30664ddfbc">  375</a></span>&#160;<span class="preprocessor">#define HSMCI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="a01494.html#ga5831afd58b66c74c93f4dd1edfd03fe7">  376</a></span>&#160;<span class="preprocessor">#define HSMCI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- HSMCI_PTSR : (HSMCI Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="a01494.html#ga4da9b6d1b550a7e1d6e2bac714d5fa7a">  378</a></span>&#160;<span class="preprocessor">#define HSMCI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="a01494.html#ga3c5a228835ba17162d0604b1f2b52e96">  379</a></span>&#160;<span class="preprocessor">#define HSMCI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3S8_HSMCI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00132_html"><div class="ttname"><a href="a00132.html">Hsmci</a></div><div class="ttdoc">Hsmci hardware registers. </div><div class="ttdef"><b>Definition:</b> component_hsmci.h:41</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_b7532dc3035fbf3b379095476a53a1a0.html">sam3sd8</a></li><li class="navelem"><a class="el" href="dir_13f7cc6df9c8e73a45c02f0443e3d019.html">include</a></li><li class="navelem"><a class="el" href="dir_18966dc1b282a7076fc058d90414e975.html">component</a></li><li class="navelem"><b>component_hsmci.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
