# Option #1: 
## Using a main module intetiating several indivdual gates / vhdl files.


<img src="https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/img/circuit.jpg" width=35% height=35%  align="center">    


* [Single_full.vhd](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/3.%20Single%20Gates/single_full.vhd).
* [Test Bench](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/3.%20Single%20Gates/single_full_tb.vhd.)

 
 



