yaml_version: 6

project:
  title: "8×8 INT8 Systolic Array Accelerator"
  author: "Bradley Taylor"
  description: "8×8 systolic array neural network accelerator – 64 MACs, 19.2 GFLOPS @150MHz INT8 for tinyML / edge inference"
  language: "Verilog"
  clock_hz: 150000000
  tiles: "1x1"
  top_module: "user_proj_systolic"  # Your main Verilog module name
  wokwi_id: 0  # Simulator ID (0 = none yet; update later if you make a Wokwi demo)

pinout:
  # Clock and reset
  - {name: clk,    type: clk,   direction: input}
  - {name: rstn,   type: rstn,  direction: input}
  
  # Inputs: Activations (8x8-bit bus)
  - {name: act_in, type: anain, direction: input, width: 64}
  
  # Inputs: Weights (64x8-bit bus)
  - {name: wgt_in, type: anain, direction: input, width: 512}
  
  # Outputs: Partial sums (8x32-bit bus)
  - {name: psum_out, type: anaout, direction: output, width: 256}
  
  # Control
  - {name: load_weights, type: anain, direction: input}
  - {name: compute_go,   type: anain, direction: input}
  - {name: compute_done, type: anaout, direction: output}
