============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 17:19:15 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1001100100100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1465/10 useful/useless nets, 845/2 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1318/2 useful/useless nets, 1107/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1302/16 useful/useless nets, 1095/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1171/15 useful/useless nets, 964/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1183/77 useful/useless nets, 983/14 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 100 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1483/10 useful/useless nets, 1283/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5178, tnet num: 1483, tinst num: 1282, tnode num: 6593, tedge num: 7907.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.91), #lev = 6 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.91), #lev = 6 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 126 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.053164s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (90.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 110 MB, peak memory is 154 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 854 instances
RUN-0007 : 336 luts, 373 seqs, 67 mslices, 46 lslices, 19 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1066 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 637 nets have 2 pins
RUN-1001 : 335 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     216     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     149     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 852 instances, 336 luts, 373 seqs, 113 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4272, tnet num: 1064, tinst num: 852, tnode num: 5636, tedge num: 7117.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177716s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (96.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 277152
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 852.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 158593, overlap = 18
PHY-3002 : Step(2): len = 98979.7, overlap = 18
PHY-3002 : Step(3): len = 67649.3, overlap = 18
PHY-3002 : Step(4): len = 47869.6, overlap = 18
PHY-3002 : Step(5): len = 39266.3, overlap = 18
PHY-3002 : Step(6): len = 33404, overlap = 18
PHY-3002 : Step(7): len = 28236.6, overlap = 18
PHY-3002 : Step(8): len = 25860.8, overlap = 18
PHY-3002 : Step(9): len = 24590, overlap = 18
PHY-3002 : Step(10): len = 23767.7, overlap = 19.5
PHY-3002 : Step(11): len = 20164.2, overlap = 20.625
PHY-3002 : Step(12): len = 18611.5, overlap = 21.6875
PHY-3002 : Step(13): len = 18844, overlap = 22.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43552e-06
PHY-3002 : Step(14): len = 17582.9, overlap = 21.7188
PHY-3002 : Step(15): len = 17368.2, overlap = 17.4375
PHY-3002 : Step(16): len = 17368.2, overlap = 17.4375
PHY-3002 : Step(17): len = 17038.6, overlap = 18.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.4871e-05
PHY-3002 : Step(18): len = 17047.2, overlap = 18.0625
PHY-3002 : Step(19): len = 17016.1, overlap = 18.0625
PHY-3002 : Step(20): len = 16988.6, overlap = 18.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97421e-05
PHY-3002 : Step(21): len = 16965.6, overlap = 18.0625
PHY-3002 : Step(22): len = 16944.9, overlap = 18.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(23): len = 19591.8, overlap = 13.7188
PHY-3002 : Step(24): len = 19882, overlap = 13.1562
PHY-3002 : Step(25): len = 19556.3, overlap = 14.75
PHY-3002 : Step(26): len = 19972.5, overlap = 14.8125
PHY-3002 : Step(27): len = 19795.1, overlap = 14.75
PHY-3002 : Step(28): len = 19662.1, overlap = 13.625
PHY-3002 : Step(29): len = 19782.5, overlap = 14.5312
PHY-3002 : Step(30): len = 19544.9, overlap = 14.25
PHY-3002 : Step(31): len = 18763.2, overlap = 12.3125
PHY-3002 : Step(32): len = 18653.7, overlap = 11.1562
PHY-3002 : Step(33): len = 18363.7, overlap = 10.4062
PHY-3002 : Step(34): len = 18495.7, overlap = 11.125
PHY-3002 : Step(35): len = 18250.5, overlap = 10.9375
PHY-3002 : Step(36): len = 17523.4, overlap = 10.2188
PHY-3002 : Step(37): len = 17523.4, overlap = 10.2188
PHY-3002 : Step(38): len = 17234.2, overlap = 10.875
PHY-3002 : Step(39): len = 17234.2, overlap = 10.875
PHY-3002 : Step(40): len = 17025.7, overlap = 10.4062
PHY-3002 : Step(41): len = 17025.7, overlap = 10.4062
PHY-3002 : Step(42): len = 16902.5, overlap = 10.4062
PHY-3002 : Step(43): len = 16902.5, overlap = 10.4062
PHY-3002 : Step(44): len = 16786.1, overlap = 10.1562
PHY-3002 : Step(45): len = 16786.1, overlap = 10.1562
PHY-3002 : Step(46): len = 16721.9, overlap = 10.1562
PHY-3002 : Step(47): len = 16721.9, overlap = 10.1562
PHY-3002 : Step(48): len = 16631.9, overlap = 10.2812
PHY-3002 : Step(49): len = 16631.9, overlap = 10.2812
PHY-3002 : Step(50): len = 16597.4, overlap = 10.5312
PHY-3002 : Step(51): len = 16597.4, overlap = 10.5312
PHY-3002 : Step(52): len = 16496.4, overlap = 10.1562
PHY-3002 : Step(53): len = 16518.7, overlap = 10.1562
PHY-3002 : Step(54): len = 16518.7, overlap = 10.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022492s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84769e-06
PHY-3002 : Step(55): len = 16949.2, overlap = 32.75
PHY-3002 : Step(56): len = 16949.2, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96954e-05
PHY-3002 : Step(57): len = 17180.5, overlap = 32.0625
PHY-3002 : Step(58): len = 17180.5, overlap = 32.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.93908e-05
PHY-3002 : Step(59): len = 17849.2, overlap = 26.7188
PHY-3002 : Step(60): len = 18026.6, overlap = 24.8438
PHY-3002 : Step(61): len = 18117.2, overlap = 24.6875
PHY-3002 : Step(62): len = 17575.8, overlap = 25.5938
PHY-3002 : Step(63): len = 17564.1, overlap = 25.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.87816e-05
PHY-3002 : Step(64): len = 17738.9, overlap = 23.75
PHY-3002 : Step(65): len = 17738.9, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000157563
PHY-3002 : Step(66): len = 18215, overlap = 20.5625
PHY-3002 : Step(67): len = 18367.9, overlap = 20.9375
PHY-3002 : Step(68): len = 18441, overlap = 19.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4272, tnet num: 1064, tinst num: 852, tnode num: 5636, tedge num: 7117.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 55.44 peak overflow 2.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1066.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21800, over cnt = 80(0%), over = 267, worst = 13
PHY-1001 : End global iterations;  0.070386s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.8%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 11.45, top10 = 6.55, top15 = 4.41.
PHY-1001 : End incremental global routing;  0.132094s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (82.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026058s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.174963s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (89.3%)

OPT-1001 : Current memory(MB): used = 192, reserve = 157, peak = 192.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 551/1066.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21800, over cnt = 80(0%), over = 267, worst = 13
PHY-1002 : len = 24256, over cnt = 38(0%), over = 61, worst = 6
PHY-1002 : len = 24576, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 24688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.071253s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (43.9%)

PHY-1001 : Congestion index: top1 = 24.66, top5 = 12.43, top10 = 7.20, top15 = 4.92.
OPT-1001 : End congestion update;  0.127715s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022214s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.150044s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (52.1%)

OPT-1001 : Current memory(MB): used = 193, reserve = 158, peak = 193.
OPT-1001 : End physical optimization;  0.510537s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 336 LUT to BLE ...
SYN-4008 : Packed 336 LUT and 185 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4005 : Packed 110 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 78 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 414/695 primitive instances ...
PHY-3001 : End packing;  0.032143s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (145.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 372 instances
RUN-1001 : 170 mslices, 170 lslices, 19 pads, 8 brams, 0 dsps
RUN-1001 : There are total 882 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 332 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 370 instances, 340 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 18476.4, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3588, tnet num: 880, tinst num: 370, tnode num: 4573, tedge num: 6275.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.281277s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (72.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12908e-05
PHY-3002 : Step(69): len = 17875.8, overlap = 28.25
PHY-3002 : Step(70): len = 17903.7, overlap = 27.5
PHY-3002 : Step(71): len = 17904.9, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25817e-05
PHY-3002 : Step(72): len = 17896.4, overlap = 27.75
PHY-3002 : Step(73): len = 17996.6, overlap = 27.5
PHY-3002 : Step(74): len = 18273.5, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.51634e-05
PHY-3002 : Step(75): len = 18419, overlap = 25.25
PHY-3002 : Step(76): len = 18583.7, overlap = 24.5
PHY-3002 : Step(77): len = 18828.5, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 27399
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017841s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00160891
PHY-3002 : Step(78): len = 24466.4, overlap = 3
PHY-3002 : Step(79): len = 23565.3, overlap = 6.5
PHY-3002 : Step(80): len = 22336.5, overlap = 8.5
PHY-3002 : Step(81): len = 21177.2, overlap = 8.75
PHY-3002 : Step(82): len = 20612.5, overlap = 10.75
PHY-3002 : Step(83): len = 20468.4, overlap = 11.25
PHY-3002 : Step(84): len = 20358.3, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00321783
PHY-3002 : Step(85): len = 20333.8, overlap = 11
PHY-3002 : Step(86): len = 20295.7, overlap = 11
PHY-3002 : Step(87): len = 20235.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00643565
PHY-3002 : Step(88): len = 20175.7, overlap = 11.25
PHY-3002 : Step(89): len = 20098.5, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 24646.8, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004952s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 24694.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3588, tnet num: 880, tinst num: 370, tnode num: 4573, tedge num: 6275.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 34/882.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29824, over cnt = 88(0%), over = 133, worst = 6
PHY-1002 : len = 30680, over cnt = 27(0%), over = 33, worst = 2
PHY-1002 : len = 31112, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 31184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133583s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (46.8%)

PHY-1001 : Congestion index: top1 = 24.46, top5 = 15.97, top10 = 9.86, top15 = 6.91.
PHY-1001 : End incremental global routing;  0.192203s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (56.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022820s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.231182s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 195, reserve = 161, peak = 195.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 729/882.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.46, top5 = 15.97, top10 = 9.86, top15 = 6.91.
OPT-1001 : End congestion update;  0.064119s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018195s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.082428s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (75.8%)

OPT-1001 : Current memory(MB): used = 196, reserve = 161, peak = 196.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017259s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 729/882.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.46, top5 = 15.97, top10 = 9.86, top15 = 6.91.
PHY-1001 : End incremental global routing;  0.063891s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 729/882.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.46, top5 = 15.97, top10 = 9.86, top15 = 6.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017175s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.712918s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (74.5%)

RUN-1003 : finish command "place" in  4.849240s wall, 1.890625s user + 0.359375s system = 2.250000s CPU (46.4%)

RUN-1004 : used memory is 176 MB, reserved memory is 142 MB, peak memory is 196 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 372 instances
RUN-1001 : 170 mslices, 170 lslices, 19 pads, 8 brams, 0 dsps
RUN-1001 : There are total 882 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 332 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3588, tnet num: 880, tinst num: 370, tnode num: 4573, tedge num: 6275.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 170 mslices, 170 lslices, 19 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29304, over cnt = 87(0%), over = 136, worst = 6
PHY-1002 : len = 30112, over cnt = 34(0%), over = 43, worst = 3
PHY-1002 : len = 30464, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 30696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.8%)

PHY-1001 : Congestion index: top1 = 24.40, top5 = 15.93, top10 = 9.71, top15 = 6.78.
PHY-1001 : End global routing;  0.193662s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (40.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 217, reserve = 183, peak = 232.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 482, reserve = 453, peak = 482.
PHY-1001 : End build detailed router design. 4.084286s wall, 3.906250s user + 0.015625s system = 3.921875s CPU (96.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.214882s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (93.9%)

PHY-1001 : Current memory(MB): used = 513, reserve = 485, peak = 513.
PHY-1001 : End phase 1; 1.227345s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (94.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 445 net; 0.654647s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (93.1%)

PHY-1022 : len = 83504, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 514, reserve = 485, peak = 514.
PHY-1001 : End initial routed; 1.759995s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (94.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/764(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.229054s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.5%)

PHY-1001 : Current memory(MB): used = 515, reserve = 486, peak = 515.
PHY-1001 : End phase 2; 1.989142s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (94.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 83504, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008392s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (186.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 83680, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.050875s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 83752, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.028914s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 83808, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.028454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/764(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.228939s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (81.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.103358s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (105.8%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 3; 0.586202s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (80.0%)

PHY-1003 : Routed, final wirelength = 83808
PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End export database. 0.013186s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.5%)

PHY-1001 : End detail routing;  8.161849s wall, 7.656250s user + 0.031250s system = 7.687500s CPU (94.2%)

RUN-1003 : finish command "route" in  8.634602s wall, 7.984375s user + 0.062500s system = 8.046875s CPU (93.2%)

RUN-1004 : used memory is 466 MB, reserved memory is 437 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      578   out of  19600    2.95%
#reg                      394   out of  19600    2.01%
#le                       656
  #lut only               262   out of    656   39.94%
  #reg only                78   out of    656   11.89%
  #lut&reg                316   out of    656   48.17%
#dsp                        0   out of     29    0.00%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                166
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            67
#3        adc/clk_adc          GCLK               lslice             adc/clk_adc_reg_syn_8.q1    5


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |656    |465     |113     |394     |8       |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |51     |25      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |47     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |60     |54      |6       |35      |0       |0       |
|  tx                                |uart_tx        |51     |39      |8       |37      |0       |0       |
|  type                              |type_choice    |132    |124     |8       |78      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |350    |211     |75      |198     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |350    |211     |75      |198     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |117    |65      |0       |106     |0       |0       |
|        reg_inst                    |register       |115    |63      |0       |104     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |233    |146     |75      |92      |0       |0       |
|        bus_inst                    |bus_top        |31     |19      |10      |15      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |17      |10      |12      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |123    |90      |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       432   
    #2          2       164   
    #3          3       134   
    #4          4        34   
    #5        5-10       57   
    #6        11-50      34   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.86            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 370
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 882, pip num: 7632
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 881 valid insts, and 21735 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000010011001100100100110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.671598s wall, 7.031250s user + 0.031250s system = 7.062500s CPU (422.5%)

RUN-1004 : used memory is 467 MB, reserved memory is 440 MB, peak memory is 669 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_171915.log"
