INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'float_add'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'float_add' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'float_add'...
Delivering associated files for 'float_add'...
Generating implementation netlist for 'float_add'...
INFO:sim - Pre-processing HDL files for 'float_add'...
Running synthesis for 'float_add'
Running ngcbuild...
Writing VEO instantiation template for 'float_add'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'float_add'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/floa
t_add
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'float_add'...
Generating metadata file...
Generating ISE project...
XCO file found: float_add.xco
XMDF file found: float_add_xmdf.tcl
Adding
/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/floa
t_add.asy -view all -origin_type imported
Adding
/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/floa
t_add.ngc -view all -origin_type created
Checking file
"/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/flo
at_add.ngc" for project device match ...
File
"/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/flo
at_add.ngc" device information matches project device.
Adding
/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/floa
t_add.sym -view all -origin_type imported
Adding
/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/floa
t_add.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/
   float_add.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/minh/workspace/python_workspace/char_reg/char_reg2/ipcore_dir/tmp/_cg/floa
t_add.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/float_add"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'float_add'.
