// Seed: 4246271096
module module_0 (
    output wire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    output tri1 id_5,
    input wor id_6,
    output wor id_7,
    output wand id_8,
    input tri1 id_9,
    output wire void id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13
    , id_20,
    output supply1 id_14,
    input wor id_15
    , id_21,
    input wor id_16,
    input tri1 id_17,
    input wand id_18
);
  wire id_22;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2,
    output wire id_3,
    output uwire id_4
);
  module_0(
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
