
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000325                       # Number of seconds simulated
sim_ticks                                   325047000                       # Number of ticks simulated
final_tick                                  325047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54311                       # Simulator instruction rate (inst/s)
host_op_rate                                    54311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17653714                       # Simulator tick rate (ticks/s)
host_mem_usage                                 675448                       # Number of bytes of host memory used
host_seconds                                    18.41                       # Real time elapsed on the host
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1000001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          186112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             207744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        21632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       116288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          116288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1817                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1817                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           66550376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          572569505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             639119881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      66550376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66550376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       357757494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357757494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       357757494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          66550376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         572569505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            996877375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1817                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 207744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  115200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  207744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               116288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               80                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     324860500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.606557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   316.785420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.763569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          110     15.03%     15.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          128     17.49%     32.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          103     14.07%     46.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      8.74%     55.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84     11.48%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          130     17.76%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      5.05%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.09%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      9.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          732                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.510638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.683443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.269623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             92     97.87%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.148936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.079038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.612835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     12.77%     12.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.06%     13.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     19.15%     32.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      9.57%     42.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44     46.81%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      4.26%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      6.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     32658000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                93520500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10061.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28811.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       639.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    639.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      64163.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        5235500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        10660000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       303614500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    996877375                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 464                       # Transaction distribution
system.membus.trans_dist::ReadResp                464                       # Transaction distribution
system.membus.trans_dist::Writeback              1817                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2782                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2782                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8309                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        21632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       302400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              324032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 324032                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            20079500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3185749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           26789750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.2                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                   38333                       # Number of BP lookups
system.cpu.branchPred.condPredicted             34229                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             29939                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                33132                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   30062                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.734034                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1753                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       160033                       # DTB read hits
system.cpu.dtb.read_misses                         12                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                   160045                       # DTB read accesses
system.cpu.dtb.write_hits                      120675                       # DTB write hits
system.cpu.dtb.write_misses                        42                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  120717                       # DTB write accesses
system.cpu.dtb.data_hits                       280708                       # DTB hits
system.cpu.dtb.data_misses                         54                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   280762                       # DTB accesses
system.cpu.itb.fetch_hits                        2393                       # ITB hits
system.cpu.itb.fetch_misses                        31                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    2424                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                           650095                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken        33583                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken         4750                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads       968987                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites       840799                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses      1809786                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           32                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           23                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           55                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards         556432                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                     280086                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect        29344                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect          491                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted          29835                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted              5517                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     84.394094                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions           715179                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies                70                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                        586340                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                            1330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          100244                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                           549851                       # Number of cycles cpu stages are processed.
system.cpu.activity                         84.580100                       # Percentage of cycles cpu is active
system.cpu.comLoads                            159628                       # Number of Load instructions committed
system.cpu.comStores                           120320                       # Number of Store instructions committed
system.cpu.comBranches                          35325                       # Number of Branches instructions committed
system.cpu.comNops                               5268                       # Number of Nop instructions committed
system.cpu.comNonSpec                              11                       # Number of Non-Speculative instructions committed
system.cpu.comInts                             679399                       # Number of Integer instructions committed
system.cpu.comFloats                               14                       # Number of Floating Point instructions committed
system.cpu.committedInsts                     1000001                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                       1000001                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total               1000001                       # Number of Instructions committed (Total)
system.cpu.cpi                               0.650094                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         0.650094                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.538238                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         1.538238                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                   181249                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                    468846                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               72.119613                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                   214025                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                    436070                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               67.077889                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                   209806                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                    440289                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               67.726871                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                   494822                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                    155273                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               23.884663                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                   170327                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                    479768                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               73.799675                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements                44                       # number of replacements
system.cpu.icache.tags.tagsinuse           264.196984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.878698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   264.196984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.516010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.516010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5122                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         1987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1987                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1987                       # number of overall hits
system.cpu.icache.overall_hits::total            1987                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          405                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     21668999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21668999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     21668999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21668999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     21668999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21668999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2392                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2392                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.169314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.169314                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.169314                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.169314                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.169314                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.169314                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53503.701235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53503.701235                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53503.701235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53503.701235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53503.701235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53503.701235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     16794251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16794251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     16794251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16794251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     16794251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16794251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.141304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.141304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.141304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.141304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.141304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.141304                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49687.133136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49687.133136                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49687.133136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49687.133136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49687.133136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49687.133136                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              1884                       # number of replacements
system.cpu.dcache.tags.tagsinuse           917.419333                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              268872                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.459422                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         206622000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   917.419333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.895917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.895917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            562806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           562806                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       159479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159479                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       109364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109364                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        268843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           268843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       268843                       # number of overall hits
system.cpu.dcache.overall_hits::total          268843                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           133                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10941                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        11074                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11074                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11074                       # number of overall misses
system.cpu.dcache.overall_misses::total         11074                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7908000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    437579500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    437579500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       181000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       181000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    445487500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    445487500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    445487500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    445487500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       159612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       120305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       279917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       279917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       279917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       279917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000833                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000833                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.090944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090944                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039562                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59458.646617                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59458.646617                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39994.470341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39994.470341                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 60333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40228.237313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40228.237313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40228.237313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40228.237313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          686                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               761                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.897503                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   228.666667                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1817                       # number of writebacks
system.cpu.dcache.writebacks::total              1817                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         8159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8159                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8169                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2782                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2905                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2905                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    151244250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    151244250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       170000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       170000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    158255250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    158255250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    158255250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    158255250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010378                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        57000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        57000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54365.294752                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54365.294752                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54476.850258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54476.850258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54476.850258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54476.850258                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
