
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct 16 16:04:08 2023
| Design       : dds
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                  
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                                       
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk)      69           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}             
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  40.0000      {0.0000 20.0000}    Generated (sys_clk)     249           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}             
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                129           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                           100.0000 MHz    183.4526 MHz        10.0000         5.4510          4.549
 DebugCore_JCLK             20.0000 MHz    152.9286 MHz        50.0000         6.5390         43.461
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            25.0000 MHz    312.5977 MHz        40.0000         3.1990         36.801
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.549       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK              23.804       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              19.721       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           46.459       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    36.801       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.588       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.343       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK               0.344       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              23.234       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            1.601       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.332       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.480       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    37.322       0.000              0            192
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.799       0.000              0            192
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         4.380       0.000              0             69
 DebugCore_JCLK                                     24.102       0.000              0            129
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        19.102       0.000              0            249
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.109       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK              24.143       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              21.247       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           47.655       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    37.671       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.961       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.268       0.000              0            208
 DebugCore_JCLK         DebugCore_JCLK               0.267       0.000              0            385
 DebugCore_CAPTURE      DebugCore_JCLK              24.163       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            1.154       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.260       0.000              0            480
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.299       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    38.075       0.000              0            192
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.572       0.000              0            192
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         4.504       0.000              0             69
 DebugCore_JCLK                                     24.282       0.000              0            129
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        19.282       0.000              0            249
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.288       5.347 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.570       5.917         rd_addr[4]       
 CLMA_30_121/Y2                    td                    0.210       6.127 r       u_da_wave_send/N90_mux2/gateop_perm/Z
                                   net (fanout=1)        0.550       6.677         u_da_wave_send/_N31
 CLMA_38_112/Y2                    td                    0.322       6.999 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.258       7.257         u_da_wave_send/_N237
 CLMS_38_113/Y0                    td                    0.320       7.577 r       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.305       7.882         u_da_wave_send/_N614
 CLMS_38_121/Y0                    td                    0.320       8.202 r       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.415       8.617         u_da_wave_send/_N247
                                   td                    0.477       9.094 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       9.094         u_da_wave_send/_N230
 CLMA_38_116/COUT                  td                    0.058       9.152 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       9.152         u_da_wave_send/_N232
                                   td                    0.058       9.210 r       u_da_wave_send/N84_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.210         u_da_wave_send/_N234
 CLMA_38_120/Y3                    td                    0.501       9.711 r       u_da_wave_send/N84_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.416      10.127         u_da_wave_send/_N373
 CLMS_34_113/D0                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                  10.127         Logic Levels: 6  
                                                                                   Logic: 2.554ns(50.395%), Route: 2.514ns(49.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100      12.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      13.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      13.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      14.712         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      15.023                          
 clock uncertainty                                      -0.150      14.873                          

 Setup time                                             -0.197      14.676                          

 Data required time                                                 14.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.676                          
 Data arrival time                                                  10.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.288       5.347 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.570       5.917         rd_addr[4]       
 CLMA_30_121/Y2                    td                    0.210       6.127 r       u_da_wave_send/N90_mux2/gateop_perm/Z
                                   net (fanout=1)        0.550       6.677         u_da_wave_send/_N31
 CLMA_38_112/Y2                    td                    0.322       6.999 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.258       7.257         u_da_wave_send/_N237
 CLMS_38_113/Y0                    td                    0.320       7.577 r       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.305       7.882         u_da_wave_send/_N614
 CLMS_38_121/Y0                    td                    0.320       8.202 r       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.415       8.617         u_da_wave_send/_N247
                                   td                    0.477       9.094 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       9.094         u_da_wave_send/_N230
 CLMA_38_116/COUT                  td                    0.058       9.152 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       9.152         u_da_wave_send/_N232
 CLMA_38_120/Y1                    td                    0.498       9.650 r       u_da_wave_send/N84_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.405      10.055         u_da_wave_send/_N363
 CLMS_34_125/A4                                                            r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.055         Logic Levels: 6  
                                                                                   Logic: 2.493ns(49.900%), Route: 2.503ns(50.100%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100      12.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      13.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      13.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      14.712         ntclkbufg_2      
 CLMS_34_125/CLK                                                           r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      15.023                          
 clock uncertainty                                      -0.150      14.873                          

 Setup time                                             -0.121      14.752                          

 Data required time                                                 14.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.752                          
 Data arrival time                                                  10.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : u_da_wave_send/rd_addr[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.288       5.347 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.570       5.917         rd_addr[4]       
 CLMA_30_121/Y2                    td                    0.210       6.127 r       u_da_wave_send/N90_mux2/gateop_perm/Z
                                   net (fanout=1)        0.550       6.677         u_da_wave_send/_N31
 CLMA_38_112/Y2                    td                    0.322       6.999 r       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.258       7.257         u_da_wave_send/_N237
 CLMS_38_113/Y0                    td                    0.320       7.577 r       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.305       7.882         u_da_wave_send/_N614
 CLMS_38_121/Y0                    td                    0.320       8.202 r       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.415       8.617         u_da_wave_send/_N247
                                   td                    0.477       9.094 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       9.094         u_da_wave_send/_N230
 CLMA_38_116/COUT                  td                    0.058       9.152 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       9.152         u_da_wave_send/_N232
 CLMA_38_120/Y0                    td                    0.269       9.421 r       u_da_wave_send/N84_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.554       9.975         u_da_wave_send/_N358
 CLMS_34_113/C4                                                            r       u_da_wave_send/rd_addr[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.975         Logic Levels: 6  
                                                                                   Logic: 2.264ns(46.054%), Route: 2.652ns(53.946%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100      12.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      13.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      13.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      14.712         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      15.023                          
 clock uncertainty                                      -0.150      14.873                          

 Setup time                                             -0.123      14.750                          

 Data required time                                                 14.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.750                          
 Data arrival time                                                   9.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531       4.712         ntclkbufg_2      
 CLMA_42_120/CLK                                                           r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_42_120/Q3                    tco                   0.221       4.933 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.021         u_da_wave_send/freq_cnt [0]
 CLMA_42_120/D4                                                            f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.021         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_42_120/CLK                                                           r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.034       4.678                          

 Data required time                                                  4.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.678                          
 Data arrival time                                                   5.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK
Endpoint    : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531       4.712         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK

 CLMA_50_116/Q0                    tco                   0.222       4.934 f       u_da_wave_send/freq_select[0]/opit_0_L5Q/Q
                                   net (fanout=6)        0.088       5.022         u_da_wave_send/freq_select [0]
 CLMA_50_116/B4                                                            f       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.022         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.035       4.677                          

 Data required time                                                  4.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.677                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_wave_debounce/key_filter/opit_0_L5Q_perm/CLK
Endpoint    : u_key_wave_debounce/key_filter/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531       4.712         ntclkbufg_2      
 CLMS_46_109/CLK                                                           r       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/CLK

 CLMS_46_109/Q0                    tco                   0.222       4.934 f       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.019         key_wave_filter  
 CLMS_46_109/A0                                                            f       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.019         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMS_46_109/CLK                                                           r       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.094       4.618                          

 Data required time                                                  4.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.618                          
 Data arrival time                                                   5.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_173/Q0                    tco                   0.287       5.861 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.778       6.639         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_137/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.639         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.948%), Route: 0.778ns(73.052%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.552      30.284         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.076      30.443                          

 Data required time                                                 30.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.443                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_173/Q0                    tco                   0.287       5.861 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.778       6.639         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_136/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.639         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.948%), Route: 0.778ns(73.052%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.552      30.284         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.076      30.443                          

 Data required time                                                 30.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.443                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_173/Q0                    tco                   0.287       5.861 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.775       6.636         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_137/A4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.636         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.024%), Route: 0.775ns(72.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.552      30.284         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.076      30.443                          

 Data required time                                                 30.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.443                          
 Data arrival time                                                   6.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.531       5.082         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMS_66_137/Q1                    tco                   0.224       5.306 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.086       5.392         u_CORES/u_jtag_hub/shift_data [3]
 CLMS_66_137/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.034       5.048                          

 Data required time                                                  5.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.048                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.531       5.082         ntclkbufg_1      
 CLMA_74_136/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_74_136/Q2                    tco                   0.224       5.306 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.391         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_74_136/A4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.391         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMA_74_136/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.035       5.047                          

 Data required time                                                  5.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.047                          
 Data arrival time                                                   5.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.531       5.082         ntclkbufg_1      
 CLMS_50_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_133/Q2                    tco                   0.224       5.306 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.392         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMA_50_132/D0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMA_50_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.111                          
 clock uncertainty                                       0.000       5.111                          

 Hold time                                              -0.079       5.032                          

 Data required time                                                  5.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.032                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.966      28.966         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.291      29.257 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.131      29.388         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_70_133/Y1                    td                    0.468      29.856 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.800      30.656         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_90_129/Y1                    td                    0.460      31.116 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.131      31.247         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_129/Y3                    td                    0.303      31.550 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.544      32.094         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.212      32.306 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.555      32.861         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_94_128/Y3                    td                    0.210      33.071 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.550      33.621         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMA_90_133/Y0                    td                    0.210      33.831 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.552      34.383         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_98_128/Y0                    td                    0.210      34.593 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.598      35.191         u_CORES/u_debug_core_0/u_rd_addr_gen/_N311
 CLMS_94_129/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  35.191         Logic Levels: 7  
                                                                                   Logic: 2.364ns(37.976%), Route: 3.861ns(62.024%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.531      55.082         ntclkbufg_1      
 CLMS_94_129/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.120      54.912                          

 Data required time                                                 54.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.912                          
 Data arrival time                                                  35.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.966      28.966         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.291      29.257 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.131      29.388         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_70_133/Y1                    td                    0.468      29.856 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.800      30.656         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_90_129/Y1                    td                    0.460      31.116 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.131      31.247         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_129/Y3                    td                    0.303      31.550 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.544      32.094         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.212      32.306 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.555      32.861         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_94_128/Y3                    td                    0.210      33.071 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.550      33.621         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMA_90_133/Y0                    td                    0.210      33.831 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.398      34.229         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_94_132/Y0                    td                    0.210      34.439 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.404      34.843         u_CORES/u_debug_core_0/u_rd_addr_gen/_N313
 CLMA_94_128/B0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  34.843         Logic Levels: 7  
                                                                                   Logic: 2.364ns(40.225%), Route: 3.513ns(59.775%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.531      55.082         ntclkbufg_1      
 CLMA_94_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.198      54.834                          

 Data required time                                                 54.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.834                          
 Data arrival time                                                  34.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.966      28.966         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.291      29.257 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.131      29.388         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_70_133/Y1                    td                    0.468      29.856 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=5)        0.800      30.656         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_90_129/Y1                    td                    0.460      31.116 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.131      31.247         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_129/Y3                    td                    0.303      31.550 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.544      32.094         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.212      32.306 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.555      32.861         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_94_128/Y3                    td                    0.210      33.071 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.550      33.621         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMA_90_133/Y0                    td                    0.210      33.831 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.557      34.388         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_98_124/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  34.388         Logic Levels: 6  
                                                                                   Logic: 2.154ns(39.727%), Route: 3.268ns(60.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.531      55.082         ntclkbufg_1      
 CLMA_98_124/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.121      54.911                          

 Data required time                                                 54.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.911                          
 Data arrival time                                                  34.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.395      28.395         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_70_132/Q2                    tco                   0.228      28.623 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.221      28.844         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_66_136/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.844         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.780%), Route: 0.221ns(49.220%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMA_66_136/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.014       5.610                          

 Data required time                                                  5.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.610                          
 Data arrival time                                                  28.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.395      28.395         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.224      28.619 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.328      28.947         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_136/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.947         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.580%), Route: 0.328ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMA_66_136/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                               0.053       5.677                          

 Data required time                                                  5.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.677                          
 Data arrival time                                                  28.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.395
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.395      28.395         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Y0                    tco                   0.293      28.688 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.227      28.915         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_66_136/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.915         Logic Levels: 0  
                                                                                   Logic: 0.293ns(56.346%), Route: 0.227ns(43.654%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.585       5.574         ntclkbufg_1      
 CLMA_66_136/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.014       5.610                          

 Data required time                                                  5.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.610                          
 Data arrival time                                                  28.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.610      80.734         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.287      81.021 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248      81.269         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.269         Logic Levels: 0  
                                                                                   Logic: 0.287ns(53.645%), Route: 0.248ns(46.355%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.395     128.395         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.395                          
 clock uncertainty                                      -0.050     128.345                          

 Setup time                                             -0.617     127.728                          

 Data required time                                                127.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.728                          
 Data arrival time                                                  81.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.610      80.734         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.287      81.021 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248      81.269         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.269         Logic Levels: 0  
                                                                                   Logic: 0.287ns(53.645%), Route: 0.248ns(46.355%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.395     128.395         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.395                          
 clock uncertainty                                      -0.050     128.345                          

 Setup time                                             -0.617     127.728                          

 Data required time                                                127.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.728                          
 Data arrival time                                                  81.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.610      80.734         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.287      81.021 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248      81.269         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.269         Logic Levels: 0  
                                                                                   Logic: 0.287ns(53.645%), Route: 0.248ns(46.355%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.395     128.395         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.395                          
 clock uncertainty                                      -0.050     128.345                          

 Setup time                                             -0.617     127.728                          

 Data required time                                                127.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.728                          
 Data arrival time                                                  81.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.552     130.284         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q2                    tco                   0.249     130.533 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213     130.746         u_CORES/id_o [3] 
 CLMS_66_133/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.746         Logic Levels: 0  
                                                                                   Logic: 0.249ns(53.896%), Route: 0.213ns(46.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.109     129.109         u_CORES/capt_o   
 CLMS_66_133/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.109                          
 clock uncertainty                                       0.050     129.159                          

 Hold time                                              -0.014     129.145                          

 Data required time                                                129.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.145                          
 Data arrival time                                                 130.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.552     130.284         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.222     130.506 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.320     130.826         u_CORES/conf_sel [0]
 CLMS_66_133/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 130.826         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.959%), Route: 0.320ns(59.041%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.109     129.109         u_CORES/capt_o   
 CLMS_66_133/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     129.109                          
 clock uncertainty                                       0.050     129.159                          

 Hold time                                               0.053     129.212                          

 Data required time                                                129.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.212                          
 Data arrival time                                                 130.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.552     130.284         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q1                    tco                   0.224     130.508 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.327     130.835         u_CORES/id_o [0] 
 CLMS_66_133/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.835         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.653%), Route: 0.327ns(59.347%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.109     129.109         u_CORES/capt_o   
 CLMS_66_133/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.109                          
 clock uncertainty                                       0.050     129.159                          

 Hold time                                               0.053     129.212                          

 Data required time                                                129.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.212                          
 Data arrival time                                                 130.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_74_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK

 CLMS_74_133/Q0                    tco                   0.289       5.342 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/Q
                                   net (fanout=3)        0.604       5.946         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10]
 CLMS_70_121/Y2                    td                    0.322       6.268 r       u_CORES/u_debug_core_0/u_Storage_Condition/N413/gateop_perm/Z
                                   net (fanout=3)        0.683       6.951         u_CORES/u_debug_core_0/u_Storage_Condition/N413
 CLMA_90_109/CECO                  td                    0.184       7.135 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.135         ntR73            
 CLMA_90_113/CECO                  td                    0.184       7.319 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.319         ntR72            
 CLMA_90_117/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.319         Logic Levels: 3  
                                                                                   Logic: 0.979ns(43.204%), Route: 1.287ns(56.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_90_117/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.291      44.999                          
 clock uncertainty                                      -0.150      44.849                          

 Setup time                                             -0.729      44.120                          

 Data required time                                                 44.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.120                          
 Data arrival time                                                   7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_70_117/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_117/Q1                    tco                   0.291       5.344 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.589       5.933         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_78_128/Y0                    td                    0.320       6.253 r       u_CORES/u_debug_core_0/u_Storage_Condition/N422_13/gateop_perm/Z
                                   net (fanout=10)       0.381       6.634         u_CORES/u_debug_core_0/u_Storage_Condition/_N258
 CLMA_90_128/Y3                    td                    0.468       7.102 r       u_CORES/u_debug_core_0/u_Storage_Condition/N422_15[10]_10/gateop_perm/Z
                                   net (fanout=1)        0.474       7.576         u_CORES/u_debug_core_0/u_Storage_Condition/_N1543
 CLMS_78_133/D2                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   7.576         Logic Levels: 2  
                                                                                   Logic: 1.079ns(42.767%), Route: 1.444ns(57.233%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      44.999                          
 clock uncertainty                                      -0.150      44.849                          

 Setup time                                             -0.368      44.481                          

 Data required time                                                 44.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.481                          
 Data arrival time                                                   7.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_74_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK

 CLMS_74_133/Q0                    tco                   0.289       5.342 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/Q
                                   net (fanout=3)        0.604       5.946         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10]
 CLMS_70_121/Y2                    td                    0.322       6.268 r       u_CORES/u_debug_core_0/u_Storage_Condition/N413/gateop_perm/Z
                                   net (fanout=3)        0.683       6.951         u_CORES/u_debug_core_0/u_Storage_Condition/N413
 CLMA_90_109/CECO                  td                    0.184       7.135 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.135         ntR73            
 CLMA_90_113/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.135         Logic Levels: 2  
                                                                                   Logic: 0.795ns(38.184%), Route: 1.287ns(61.816%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_90_113/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.291      44.999                          
 clock uncertainty                                      -0.150      44.849                          

 Setup time                                             -0.729      44.120                          

 Data required time                                                 44.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.120                          
 Data arrival time                                                   7.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531       4.708         ntclkbufg_0      
 CLMS_66_117/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_117/Q2                    tco                   0.224       4.932 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.190       5.122         u_CORES/u_debug_core_0/data_pipe[4] [7]
 CLMA_66_116/AD                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/D

 Data arrival time                                                   5.122         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMA_66_116/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK
 clock pessimism                                        -0.316       4.737                          
 clock uncertainty                                       0.000       4.737                          

 Hold time                                               0.053       4.790                          

 Data required time                                                  4.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.790                          
 Data arrival time                                                   5.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531       4.708         ntclkbufg_0      
 CLMS_46_121/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_121/Q0                    tco                   0.222       4.930 f       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.015         u_CORES/u_debug_core_0/data_pipe[0] [6]
 CLMS_46_121/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.015         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_46_121/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.708                          
 clock uncertainty                                       0.000       4.708                          

 Hold time                                              -0.035       4.673                          

 Data required time                                                  4.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.673                          
 Data arrival time                                                   5.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531       4.708         ntclkbufg_0      
 CLMS_50_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_113/Q0                    tco                   0.222       4.930 f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.015         u_CORES/u_debug_core_0/data_pipe[2] [0]
 CLMS_50_113/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.015         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_50_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.708                          
 clock uncertainty                                       0.000       4.708                          

 Hold time                                              -0.035       4.673                          

 Data required time                                                  4.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.673                          
 Data arrival time                                                   5.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      31.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      31.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      32.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107      32.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078      33.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      33.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585      35.059         ntclkbufg_2      
 CLMA_34_112/CLK                                                           r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK

 CLMA_34_112/Q1                    tco                   0.291      35.350 r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.808      36.158         u_da_wave_send/wave_select [0]
 CLMA_46_120/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D

 Data arrival time                                                  36.158         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.479%), Route: 0.808ns(73.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_46_120/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                         0.267      44.975                          
 clock uncertainty                                      -0.150      44.825                          

 Setup time                                             -0.079      44.746                          

 Data required time                                                 44.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.746                          
 Data arrival time                                                  36.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      31.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      31.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      32.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107      32.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078      33.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      33.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585      35.059         ntclkbufg_2      
 CLMA_34_112/CLK                                                           r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK

 CLMA_34_112/Q1                    tco                   0.289      35.348 f       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.798      36.146         u_da_wave_send/wave_select [0]
 CLMA_58_108/M0                                                            f       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D

 Data arrival time                                                  36.146         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.587%), Route: 0.798ns(73.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_58_108/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
 clock pessimism                                         0.267      44.975                          
 clock uncertainty                                      -0.150      44.825                          

 Setup time                                             -0.088      44.737                          

 Data required time                                                 44.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.737                          
 Data arrival time                                                  36.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      31.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      31.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      32.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107      32.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078      33.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      33.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585      35.059         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK

 CLMA_50_116/Q0                    tco                   0.287      35.346 f       u_da_wave_send/freq_select[0]/opit_0_L5Q/Q
                                   net (fanout=6)        0.735      36.081         u_da_wave_send/freq_select [0]
 CLMA_62_108/M1                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                  36.081         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.082%), Route: 0.735ns(71.918%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_62_108/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK
 clock pessimism                                         0.267      44.975                          
 clock uncertainty                                      -0.150      44.825                          

 Setup time                                             -0.088      44.737                          

 Data required time                                                 44.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.737                          
 Data arrival time                                                  36.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100      42.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      43.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      43.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      44.712         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_50_116/Q1                    tco                   0.229      44.941 r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.461      45.402         u_da_wave_send/freq_select [1]
 CLMS_50_109/M0                                                            r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D

 Data arrival time                                                  45.402         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.188%), Route: 0.461ns(66.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101      42.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      43.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585      45.053         ntclkbufg_0      
 CLMS_50_109/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK
 clock pessimism                                        -0.267      44.786                          
 clock uncertainty                                       0.150      44.936                          

 Hold time                                              -0.014      44.922                          

 Data required time                                                 44.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.922                          
 Data arrival time                                                  45.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100      42.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      43.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      43.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      44.712         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_50_116/Q1                    tco                   0.229      44.941 r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.476      45.417         u_da_wave_send/freq_select [1]
 CLMS_46_113/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                  45.417         Logic Levels: 0  
                                                                                   Logic: 0.229ns(32.482%), Route: 0.476ns(67.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101      42.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      43.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585      45.053         ntclkbufg_0      
 CLMS_46_113/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                        -0.267      44.786                          
 clock uncertainty                                       0.150      44.936                          

 Hold time                                              -0.014      44.922                          

 Data required time                                                 44.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.922                          
 Data arrival time                                                  45.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT0               td                    0.100      42.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      43.181         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      43.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.531      44.712         ntclkbufg_2      
 CLMA_34_112/CLK                                                           r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK

 CLMA_34_112/Q0                    tco                   0.226      44.938 r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.504      45.442         u_da_wave_send/wave_select [1]
 CLMS_50_109/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D

 Data arrival time                                                  45.442         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.959%), Route: 0.504ns(69.041%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101      42.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      43.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585      45.053         ntclkbufg_0      
 CLMS_50_109/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK
 clock pessimism                                        -0.267      44.786                          
 clock uncertainty                                       0.150      44.936                          

 Hold time                                              -0.014      44.922                          

 Data required time                                                 44.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.922                          
 Data arrival time                                                  45.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.289       5.342 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       1.174       6.516         u_CORES/u_debug_core_0/resetn
 CLMA_58_112/RSCO                  td                    0.147       6.663 f       u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.663         ntR13            
 CLMA_58_116/RSCO                  td                    0.147       6.810 f       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.810         ntR12            
 CLMA_58_120/RSCO                  td                    0.147       6.957 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.957         ntR11            
 CLMA_58_124/RSCO                  td                    0.147       7.104 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.104         ntR10            
 CLMA_58_128/RSCO                  td                    0.147       7.251 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.251         ntR9             
 CLMA_58_132/RSCO                  td                    0.147       7.398 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.398         ntR8             
 CLMA_58_136/RSCO                  td                    0.147       7.545 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.545         ntR7             
 CLMA_58_140/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/RS

 Data arrival time                                                   7.545         Logic Levels: 7  
                                                                                   Logic: 1.318ns(52.889%), Route: 1.174ns(47.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_58_140/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK
 clock pessimism                                         0.309      45.017                          
 clock uncertainty                                      -0.150      44.867                          

 Recovery time                                           0.000      44.867                          

 Data required time                                                 44.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.867                          
 Data arrival time                                                   7.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.289       5.342 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       1.106       6.448         u_CORES/u_debug_core_0/resetn
 CLMA_62_108/RSCO                  td                    0.147       6.595 f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.595         ntR6             
 CLMA_62_112/RSCO                  td                    0.147       6.742 f       u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.742         ntR5             
 CLMA_62_116/RSCO                  td                    0.147       6.889 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.889         ntR4             
 CLMA_62_120/RSCO                  td                    0.147       7.036 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.036         ntR3             
 CLMA_62_124/RSCO                  td                    0.147       7.183 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.183         ntR2             
 CLMA_62_128/RSCO                  td                    0.147       7.330 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.330         ntR1             
 CLMA_62_132/RSCO                  td                    0.147       7.477 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.477         ntR0             
 CLMA_62_136/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS

 Data arrival time                                                   7.477         Logic Levels: 7  
                                                                                   Logic: 1.318ns(54.373%), Route: 1.106ns(45.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_62_136/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                         0.316      45.024                          
 clock uncertainty                                      -0.150      44.874                          

 Recovery time                                           0.000      44.874                          

 Data required time                                                 44.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.874                          
 Data arrival time                                                   7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.289       5.342 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       1.106       6.448         u_CORES/u_debug_core_0/resetn
 CLMA_62_108/RSCO                  td                    0.147       6.595 f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.595         ntR6             
 CLMA_62_112/RSCO                  td                    0.147       6.742 f       u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.742         ntR5             
 CLMA_62_116/RSCO                  td                    0.147       6.889 f       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.889         ntR4             
 CLMA_62_120/RSCO                  td                    0.147       7.036 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.036         ntR3             
 CLMA_62_124/RSCO                  td                    0.147       7.183 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.183         ntR2             
 CLMA_62_128/RSCO                  td                    0.147       7.330 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.330         ntR1             
 CLMA_62_132/RSCO                  td                    0.147       7.477 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.477         ntR0             
 CLMA_62_136/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/RS

 Data arrival time                                                   7.477         Logic Levels: 7  
                                                                                   Logic: 1.318ns(54.373%), Route: 1.106ns(45.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096      42.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531      44.708         ntclkbufg_0      
 CLMA_62_136/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
 clock pessimism                                         0.316      45.024                          
 clock uncertainty                                      -0.150      44.874                          

 Recovery time                                           0.000      44.874                          

 Data required time                                                 44.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.874                          
 Data arrival time                                                   7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/start_d1/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531       4.708         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.222       4.930 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.508       5.438         u_CORES/u_debug_core_0/resetn
 CLMS_70_129/RSCO                  td                    0.105       5.543 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.543         ntR38            
 CLMS_70_133/RSCI                                                          r       u_CORES/u_debug_core_0/start_d1/opit_0_inv/RS

 Data arrival time                                                   5.543         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.162%), Route: 0.508ns(60.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_70_133/CLK                                                           r       u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.744                          
 clock uncertainty                                       0.000       4.744                          

 Removal time                                            0.000       4.744                          

 Data required time                                                  4.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.744                          
 Data arrival time                                                   5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/start_d2/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531       4.708         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.222       4.930 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.508       5.438         u_CORES/u_debug_core_0/resetn
 CLMS_70_129/RSCO                  td                    0.105       5.543 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.543         ntR38            
 CLMS_70_133/RSCI                                                          r       u_CORES/u_debug_core_0/start_d2/opit_0_inv/RS

 Data arrival time                                                   5.543         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.162%), Route: 0.508ns(60.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMS_70_133/CLK                                                           r       u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.744                          
 clock uncertainty                                       0.000       4.744                          

 Removal time                                            0.000       4.744                          

 Data required time                                                  4.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.744                          
 Data arrival time                                                   5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N2              
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.177         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.531       4.708         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.222       4.930 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.436       5.366         u_CORES/u_debug_core_0/resetn
 CLMA_58_137/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/RS

 Data arrival time                                                   5.366         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.739%), Route: 0.436ns(66.261%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.468         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      1.585       5.053         ntclkbufg_0      
 CLMA_58_137/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.744                          
 clock uncertainty                                       0.000       4.744                          

 Removal time                                           -0.220       4.524                          

 Data required time                                                  4.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.524                          
 Data arrival time                                                   5.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.288       5.347 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.931       6.278         rd_addr[4]       
 CLMA_30_109/L7OUT                 td                    0.522       6.800 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       6.800         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/ntL7OUT
 CLMA_30_108/Y3                    td                    0.158       6.958 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/LUT8_inst_perm/Z
                                   net (fanout=1)        0.265       7.223         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N205
 CLMA_30_112/Y2                    td                    0.494       7.717 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[1]/gateop_perm/Z
                                   net (fanout=1)        2.435      10.152         rd_data[1]       
 IOL_151_5/DO                      td                    0.139      10.291 f       da_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      10.291         da_data_obuf[1]/ntO
 IOBR_TB_148_0/PAD                 td                    3.853      14.144 f       da_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.000      14.144         da_data[1]       
 V8                                                                        f       da_data[1] (port)

 Data arrival time                                                  14.144         Logic Levels: 5  
                                                                                   Logic: 5.454ns(60.033%), Route: 3.631ns(39.967%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : da_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.288       5.347 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.748       6.095         rd_addr[4]       
 CLMA_34_128/Y3                    td                    0.686       6.781 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_0/LUT8_inst_perm/Z
                                   net (fanout=1)        0.396       7.177         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N204
 CLMS_34_125/Y2                    td                    0.341       7.518 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[0]/gateop_perm/Z
                                   net (fanout=1)        2.571      10.089         rd_data[0]       
 IOL_151_6/DO                      td                    0.139      10.228 f       da_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      10.228         da_data_obuf[0]/ntO
 IOBD_149_0/PAD                    td                    3.853      14.081 f       da_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.000      14.081         da_data[0]       
 U8                                                                        f       da_data[0] (port)

 Data arrival time                                                  14.081         Logic Levels: 4  
                                                                                   Logic: 5.307ns(58.823%), Route: 3.715ns(41.177%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N2              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.585       5.059         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMS_34_113/Q1                    tco                   0.291       5.350 r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=134)      0.598       5.948         rd_addr[0]       
 CLMS_34_121/L7OUT                 td                    0.530       6.478 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_3/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       6.478         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_3/ntL7OUT
 CLMA_34_120/Y3                    td                    0.158       6.636 r       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_3/LUT8_inst_perm/Z
                                   net (fanout=1)        0.396       7.032         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N215
 CLMA_34_124/Y0                    td                    0.341       7.373 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[3]/gateop_perm/Z
                                   net (fanout=1)        2.424       9.797         rd_data[3]       
 IOL_131_5/DO                      td                    0.139       9.936 f       da_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       9.936         da_data_obuf[3]/ntO
 IOBS_TB_128_0/PAD                 td                    3.853      13.789 f       da_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.000      13.789         da_data[3]       
 V7                                                                        f       da_data[3] (port)

 Data arrival time                                                  13.789         Logic Levels: 5  
                                                                                   Logic: 5.312ns(60.848%), Route: 3.418ns(39.152%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[6] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U2                                                      0.000       0.000 r       ad_data[6] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[6]       
 IOBS_LR_0_140/DIN                 td                    1.047       1.047 r       ad_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_ibuf[6]/ntD
 IOL_7_141/RX_DATA_DD              td                    0.082       1.129 r       ad_data_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.771       1.900         nt_ad_data[6]    
 CLMS_50_137/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D

 Data arrival time                                                   1.900         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.421%), Route: 0.771ns(40.579%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
 IOBS_LR_0_136/DIN                 td                    1.047       1.047 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_ibuf[2]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.082       1.129 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.831       1.960         nt_ad_data[2]    
 CLMS_62_137/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D

 Data arrival time                                                   1.960         Logic Levels: 2  
                                                                                   Logic: 1.129ns(57.602%), Route: 0.831ns(42.398%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[4] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U1                                                      0.000       0.000 r       ad_data[4] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[4]       
 IOBS_LR_0_141/DIN                 td                    1.047       1.047 r       ad_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_ibuf[4]/ntD
 IOL_7_142/RX_DATA_DD              td                    0.082       1.129 r       ad_data_ibuf[4]/opit_1/OUT
                                   net (fanout=2)        0.911       2.040         nt_ad_data[4]    
 CLMA_58_136/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/D

 Data arrival time                                                   2.040         Logic Levels: 2  
                                                                                   Logic: 1.129ns(55.343%), Route: 0.911ns(44.657%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width  CLMS_42_117/CLK         u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.380       5.000           0.620           Low Pulse Width   CLMS_42_117/CLK         u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.380       5.000           0.620           High Pulse Width  CLMS_38_117/CLK         u_da_wave_send/freq_adj[1]/opit_0/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_82_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_82_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.380      25.000          0.620           High Pulse Width  CLMS_50_125/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_66_133/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_66_133/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_66_133/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           Low Pulse Width   DRM_82_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.102      20.000          0.898           High Pulse Width  DRM_82_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.380      20.000          0.620           High Pulse Width  CLMS_50_109/CLK         u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/CLK

 CLMS_34_113/Q0                    tco                   0.221       3.317 f       u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=137)      0.291       3.608         rd_addr[3]       
 CLMA_30_121/Y2                    td                    0.227       3.835 f       u_da_wave_send/N90_mux2/gateop_perm/Z
                                   net (fanout=1)        0.359       4.194         u_da_wave_send/_N31
 CLMA_38_112/Y2                    td                    0.264       4.458 f       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.156       4.614         u_da_wave_send/_N237
 CLMS_38_113/Y0                    td                    0.264       4.878 f       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.184       5.062         u_da_wave_send/_N614
 CLMS_38_121/Y0                    td                    0.264       5.326 f       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.267       5.593         u_da_wave_send/_N247
                                   td                    0.368       5.961 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       5.961         u_da_wave_send/_N230
 CLMA_38_116/COUT                  td                    0.044       6.005 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.005         u_da_wave_send/_N232
                                   td                    0.044       6.049 r       u_da_wave_send/N84_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.049         u_da_wave_send/_N234
 CLMA_38_120/Y3                    td                    0.387       6.436 r       u_da_wave_send/N84_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.249       6.685         u_da_wave_send/_N373
 CLMS_34_113/D0                                                            r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.685         Logic Levels: 6  
                                                                                   Logic: 2.083ns(58.038%), Route: 1.506ns(41.962%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078      11.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      11.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      11.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895      12.887         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.208      13.095                          
 clock uncertainty                                      -0.150      12.945                          

 Setup time                                             -0.151      12.794                          

 Data required time                                                 12.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.794                          
 Data arrival time                                                   6.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/CLK

 CLMS_34_113/Q0                    tco                   0.221       3.317 f       u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=137)      0.291       3.608         rd_addr[3]       
 CLMA_30_121/Y2                    td                    0.227       3.835 f       u_da_wave_send/N90_mux2/gateop_perm/Z
                                   net (fanout=1)        0.359       4.194         u_da_wave_send/_N31
 CLMA_38_112/Y2                    td                    0.264       4.458 f       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.156       4.614         u_da_wave_send/_N237
 CLMS_38_113/Y0                    td                    0.264       4.878 f       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.184       5.062         u_da_wave_send/_N614
 CLMS_38_121/Y0                    td                    0.264       5.326 f       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.267       5.593         u_da_wave_send/_N247
                                   td                    0.368       5.961 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       5.961         u_da_wave_send/_N230
 CLMA_38_116/COUT                  td                    0.044       6.005 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.005         u_da_wave_send/_N232
 CLMA_38_120/Y1                    td                    0.383       6.388 r       u_da_wave_send/N84_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.238       6.626         u_da_wave_send/_N363
 CLMS_34_125/A4                                                            r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.626         Logic Levels: 6  
                                                                                   Logic: 2.035ns(57.649%), Route: 1.495ns(42.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078      11.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      11.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      11.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895      12.887         ntclkbufg_2      
 CLMS_34_125/CLK                                                           r       u_da_wave_send/rd_addr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.194      13.081                          
 clock uncertainty                                      -0.150      12.931                          

 Setup time                                             -0.093      12.838                          

 Data required time                                                 12.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.838                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/CLK

 CLMS_34_113/Q0                    tco                   0.221       3.317 f       u_da_wave_send/rd_addr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=137)      0.291       3.608         rd_addr[3]       
 CLMA_30_121/Y2                    td                    0.227       3.835 f       u_da_wave_send/N90_mux2/gateop_perm/Z
                                   net (fanout=1)        0.359       4.194         u_da_wave_send/_N31
 CLMA_38_112/Y2                    td                    0.264       4.458 f       u_da_wave_send/N167_1_9/gateop_perm/Z
                                   net (fanout=1)        0.156       4.614         u_da_wave_send/_N237
 CLMS_38_113/Y0                    td                    0.264       4.878 f       u_da_wave_send/N167_20_2/gateop/F
                                   net (fanout=1)        0.184       5.062         u_da_wave_send/_N614
 CLMS_38_121/Y0                    td                    0.264       5.326 f       u_da_wave_send/N167_20_4/gateop_perm/Z
                                   net (fanout=9)        0.267       5.593         u_da_wave_send/_N247
                                   td                    0.368       5.961 f       u_da_wave_send/rd_addr[1]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       5.961         u_da_wave_send/_N230
 CLMA_38_116/COUT                  td                    0.044       6.005 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.005         u_da_wave_send/_N232
 CLMA_38_120/Y0                    td                    0.206       6.211 f       u_da_wave_send/N84_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.357       6.568         u_da_wave_send/_N358
 CLMS_34_113/C4                                                            f       u_da_wave_send/rd_addr[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.568         Logic Levels: 6  
                                                                                   Logic: 1.858ns(53.514%), Route: 1.614ns(46.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078      11.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      11.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      11.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895      12.887         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.208      13.095                          
 clock uncertainty                                      -0.150      12.945                          

 Setup time                                             -0.078      12.867                          

 Data required time                                                 12.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.867                          
 Data arrival time                                                   6.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895       2.887         ntclkbufg_2      
 CLMA_42_120/CLK                                                           r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_42_120/Q3                    tco                   0.178       3.065 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.127         u_da_wave_send/freq_cnt [0]
 CLMA_42_120/D4                                                            f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMA_42_120/CLK                                                           r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.028       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK
Endpoint    : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895       2.887         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK

 CLMA_50_116/Q0                    tco                   0.179       3.066 f       u_da_wave_send/freq_select[0]/opit_0_L5Q/Q
                                   net (fanout=6)        0.062       3.128         u_da_wave_send/freq_select [0]
 CLMA_50_116/B4                                                            f       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.888                          
 clock uncertainty                                       0.000       2.888                          

 Hold time                                              -0.029       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_wave_debounce/key_filter/opit_0_L5Q_perm/CLK
Endpoint    : u_key_wave_debounce/key_filter/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895       2.887         ntclkbufg_2      
 CLMS_46_109/CLK                                                           r       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/CLK

 CLMS_46_109/Q0                    tco                   0.179       3.066 f       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.125         key_wave_filter  
 CLMS_46_109/A0                                                            f       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMS_46_109/CLK                                                           r       u_key_wave_debounce/key_filter/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.078       2.809                          

 Data required time                                                  2.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.809                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_173/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.542       4.142         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_137/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.142         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.965%), Route: 0.542ns(71.035%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.918      28.463         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.058      28.285                          

 Data required time                                                 28.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.285                          
 Data arrival time                                                   4.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_173/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.542       4.142         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_136/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.142         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.965%), Route: 0.542ns(71.035%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.918      28.463         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.058      28.285                          

 Data required time                                                 28.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.285                          
 Data arrival time                                                   4.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_173/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.538       4.138         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_137/A4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.117%), Route: 0.538ns(70.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.918      28.463         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.058      28.285                          

 Data required time                                                 28.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.285                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.895       3.146         ntclkbufg_1      
 CLMA_74_136/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_74_136/Q2                    tco                   0.180       3.326 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.385         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_74_136/A4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMA_74_136/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.232       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                              -0.029       3.118                          

 Data required time                                                  3.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.118                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.895       3.146         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMS_66_137/Q1                    tco                   0.180       3.326 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.061       3.387         u_CORES/u_jtag_hub/shift_data [3]
 CLMS_66_137/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.387         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.232       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                              -0.028       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                   3.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.895       3.146         ntclkbufg_1      
 CLMS_50_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_133/Q2                    tco                   0.180       3.326 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.387         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMA_50_132/D0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.387         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMA_50_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Hold time                                              -0.065       3.096                          

 Data required time                                                  3.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.096                          
 Data arrival time                                                   3.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.520
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.520      27.520         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Y0                    tco                   0.289      27.809 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.156      27.965         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_70_133/Y2                    td                    0.381      28.346 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.345      28.691         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_90_129/Y1                    td                    0.360      29.051 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.081      29.132         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_129/Y3                    td                    0.243      29.375 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.352      29.727         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.151      29.878 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.361      30.239         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_94_128/Y3                    td                    0.162      30.401 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.331      30.732         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMA_90_133/Y0                    td                    0.150      30.882 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.356      31.238         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_98_128/Y0                    td                    0.162      31.400 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.357      31.757         u_CORES/u_debug_core_0/u_rd_addr_gen/_N311
 CLMS_94_129/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.757         Logic Levels: 7  
                                                                                   Logic: 1.898ns(44.796%), Route: 2.339ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.895      53.146         ntclkbufg_1      
 CLMS_94_129/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.092      53.004                          

 Data required time                                                 53.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.004                          
 Data arrival time                                                  31.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.520
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.520      27.520         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Y0                    tco                   0.289      27.809 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.156      27.965         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_70_133/Y2                    td                    0.381      28.346 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.345      28.691         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_90_129/Y1                    td                    0.360      29.051 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.081      29.132         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_129/Y3                    td                    0.243      29.375 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.352      29.727         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.151      29.878 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.361      30.239         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_94_128/Y3                    td                    0.162      30.401 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.331      30.732         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMA_90_133/Y0                    td                    0.150      30.882 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.253      31.135         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_94_132/Y0                    td                    0.150      31.285 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.257      31.542         u_CORES/u_debug_core_0/u_rd_addr_gen/_N313
 CLMA_94_128/B0                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.542         Logic Levels: 7  
                                                                                   Logic: 1.886ns(46.892%), Route: 2.136ns(53.108%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.895      53.146         ntclkbufg_1      
 CLMA_94_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.149      52.947                          

 Data required time                                                 52.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.947                          
 Data arrival time                                                  31.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.520
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.520      27.520         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Y0                    tco                   0.289      27.809 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.156      27.965         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_70_133/Y2                    td                    0.381      28.346 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=8)        0.345      28.691         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_90_129/Y1                    td                    0.360      29.051 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.081      29.132         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_129/Y3                    td                    0.243      29.375 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.352      29.727         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.151      29.878 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.361      30.239         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_94_128/Y3                    td                    0.162      30.401 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.331      30.732         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1480
 CLMA_90_133/Y0                    td                    0.150      30.882 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.365      31.247         u_CORES/u_debug_core_0/u_rd_addr_gen/_N98
 CLMA_98_124/A4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.247         Logic Levels: 6  
                                                                                   Logic: 1.736ns(46.579%), Route: 1.991ns(53.421%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.895      53.146         ntclkbufg_1      
 CLMA_98_124/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.079      53.017                          

 Data required time                                                 53.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.017                          
 Data arrival time                                                  31.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.255      27.255         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_70_132/Q2                    tco                   0.183      27.438 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.143      27.581         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_66_136/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.581         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.135%), Route: 0.143ns(43.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMA_66_136/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.011       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                  27.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.255      27.255         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.184      27.439 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.211      27.650         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_136/AD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.650         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.582%), Route: 0.211ns(53.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMA_66_136/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                               0.034       3.463                          

 Data required time                                                  3.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.463                          
 Data arrival time                                                  27.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.255      27.255         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Y0                    tco                   0.236      27.491 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.147      27.638         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_66_136/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.638         Logic Levels: 0  
                                                                                   Logic: 0.236ns(61.619%), Route: 0.147ns(38.381%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.925       3.379         ntclkbufg_1      
 CLMA_66_136/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.011       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                  27.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.950      78.685         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.221      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.168      79.074         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.074         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.255     127.255         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.255                          
 clock uncertainty                                      -0.050     127.205                          

 Setup time                                             -0.476     126.729                          

 Data required time                                                126.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.729                          
 Data arrival time                                                  79.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.950      78.685         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.221      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.168      79.074         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.074         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.255     127.255         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.255                          
 clock uncertainty                                      -0.050     127.205                          

 Setup time                                             -0.476     126.729                          

 Data required time                                                126.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.729                          
 Data arrival time                                                  79.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.950      78.685         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.221      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.168      79.074         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.074         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.255     127.255         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.255                          
 clock uncertainty                                      -0.050     127.205                          

 Setup time                                             -0.476     126.729                          

 Data required time                                                126.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.729                          
 Data arrival time                                                  79.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.608
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.918     128.463         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q2                    tco                   0.200     128.663 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138     128.801         u_CORES/id_o [3] 
 CLMS_66_133/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.801         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.172%), Route: 0.138ns(40.828%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.608     127.608         u_CORES/capt_o   
 CLMS_66_133/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.608                          
 clock uncertainty                                       0.050     127.658                          

 Hold time                                              -0.011     127.647                          

 Data required time                                                127.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.647                          
 Data arrival time                                                 128.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.608
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.918     128.463         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q0                    tco                   0.179     128.642 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.226     128.868         u_CORES/conf_sel [0]
 CLMS_66_133/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.868         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.198%), Route: 0.226ns(55.802%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.608     127.608         u_CORES/capt_o   
 CLMS_66_133/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.608                          
 clock uncertainty                                       0.050     127.658                          

 Hold time                                               0.040     127.698                          

 Data required time                                                127.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.698                          
 Data arrival time                                                 128.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.608
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=129)      0.918     128.463         ntclkbufg_1      
 CLMS_70_137/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_137/Q1                    tco                   0.180     128.643 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.232     128.875         u_CORES/id_o [0] 
 CLMS_66_133/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.875         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.689%), Route: 0.232ns(56.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.608     127.608         u_CORES/capt_o   
 CLMS_66_133/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.608                          
 clock uncertainty                                       0.050     127.658                          

 Hold time                                               0.040     127.698                          

 Data required time                                                127.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.698                          
 Data arrival time                                                 128.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMS_74_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK

 CLMS_74_133/Q0                    tco                   0.221       3.313 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/Q
                                   net (fanout=3)        0.386       3.699         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10]
 CLMS_70_121/Y2                    td                    0.264       3.963 f       u_CORES/u_debug_core_0/u_Storage_Condition/N413/gateop_perm/Z
                                   net (fanout=3)        0.438       4.401         u_CORES/u_debug_core_0/u_Storage_Condition/N413
 CLMA_90_109/CECO                  td                    0.132       4.533 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.533         ntR73            
 CLMA_90_113/CECO                  td                    0.132       4.665 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       4.665         ntR72            
 CLMA_90_117/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.665         Logic Levels: 3  
                                                                                   Logic: 0.749ns(47.616%), Route: 0.824ns(52.384%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_90_117/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.179      43.062                          
 clock uncertainty                                      -0.150      42.912                          

 Setup time                                             -0.576      42.336                          

 Data required time                                                 42.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.336                          
 Data arrival time                                                   4.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMS_70_117/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_117/Q1                    tco                   0.223       3.315 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.392       3.707         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_78_128/Y0                    td                    0.264       3.971 f       u_CORES/u_debug_core_0/u_Storage_Condition/N422_13/gateop_perm/Z
                                   net (fanout=10)       0.223       4.194         u_CORES/u_debug_core_0/u_Storage_Condition/_N258
 CLMA_90_128/Y3                    td                    0.360       4.554 f       u_CORES/u_debug_core_0/u_Storage_Condition/N422_15[10]_10/gateop_perm/Z
                                   net (fanout=1)        0.298       4.852         u_CORES/u_debug_core_0/u_Storage_Condition/_N1543
 CLMS_78_133/D2                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.852         Logic Levels: 2  
                                                                                   Logic: 0.847ns(48.125%), Route: 0.913ns(51.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      43.062                          
 clock uncertainty                                      -0.150      42.912                          

 Setup time                                             -0.284      42.628                          

 Data required time                                                 42.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.628                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMS_74_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK

 CLMS_74_133/Q0                    tco                   0.221       3.313 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/Q
                                   net (fanout=3)        0.386       3.699         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10]
 CLMS_70_121/Y2                    td                    0.264       3.963 f       u_CORES/u_debug_core_0/u_Storage_Condition/N413/gateop_perm/Z
                                   net (fanout=3)        0.438       4.401         u_CORES/u_debug_core_0/u_Storage_Condition/N413
 CLMA_90_109/CECO                  td                    0.132       4.533 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.533         ntR73            
 CLMA_90_113/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   4.533         Logic Levels: 2  
                                                                                   Logic: 0.617ns(42.817%), Route: 0.824ns(57.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_90_113/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.179      43.062                          
 clock uncertainty                                      -0.150      42.912                          

 Setup time                                             -0.576      42.336                          

 Data required time                                                 42.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.336                          
 Data arrival time                                                   4.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895       2.883         ntclkbufg_0      
 CLMS_66_117/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_117/Q2                    tco                   0.180       3.063 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.135       3.198         u_CORES/u_debug_core_0/data_pipe[4] [7]
 CLMA_66_116/AD                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/D

 Data arrival time                                                   3.198         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.143%), Route: 0.135ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_66_116/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK
 clock pessimism                                        -0.194       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                               0.040       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895       2.883         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK

 CLMS_78_133/Q1                    tco                   0.180       3.063 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.141       3.204         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9]
 CLMA_78_132/CD                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/D

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(56.075%), Route: 0.141ns(43.925%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_78_132/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK
 clock pessimism                                        -0.194       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                               0.040       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895       2.883         ntclkbufg_0      
 CLMA_62_136/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK

 CLMA_62_136/Q3                    tco                   0.178       3.061 f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.191         u_CORES/u_debug_core_0/TRIG0_ff[0] [2]
 CLMA_62_136/CD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/D

 Data arrival time                                                   3.191         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_62_136/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/CLK
 clock pessimism                                        -0.208       2.884                          
 clock uncertainty                                       0.000       2.884                          

 Hold time                                               0.040       2.924                          

 Data required time                                                  2.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.924                          
 Data arrival time                                                   3.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      30.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      30.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      31.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083      31.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614      32.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      32.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925      33.096         ntclkbufg_2      
 CLMA_34_112/CLK                                                           r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK

 CLMA_34_112/Q1                    tco                   0.223      33.319 f       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.548      33.867         u_da_wave_send/wave_select [0]
 CLMA_58_108/M0                                                            f       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D

 Data arrival time                                                  33.867         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.923%), Route: 0.548ns(71.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_58_108/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
 clock pessimism                                         0.163      43.046                          
 clock uncertainty                                      -0.150      42.896                          

 Setup time                                             -0.068      42.828                          

 Data required time                                                 42.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.828                          
 Data arrival time                                                  33.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      30.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      30.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      31.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083      31.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614      32.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      32.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925      33.096         ntclkbufg_2      
 CLMA_34_112/CLK                                                           r       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/CLK

 CLMA_34_112/Q1                    tco                   0.223      33.319 f       u_da_wave_send/wave_select[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.515      33.834         u_da_wave_send/wave_select [0]
 CLMA_46_120/M1                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D

 Data arrival time                                                  33.834         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.217%), Route: 0.515ns(69.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_46_120/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                         0.163      43.046                          
 clock uncertainty                                      -0.150      42.896                          

 Setup time                                             -0.068      42.828                          

 Data required time                                                 42.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.828                          
 Data arrival time                                                  33.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      30.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      30.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      31.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083      31.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614      32.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      32.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925      33.096         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[0]/opit_0_L5Q/CLK

 CLMA_50_116/Q0                    tco                   0.221      33.317 f       u_da_wave_send/freq_select[0]/opit_0_L5Q/Q
                                   net (fanout=6)        0.492      33.809         u_da_wave_send/freq_select [0]
 CLMA_62_108/M1                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                  33.809         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.996%), Route: 0.492ns(69.004%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_62_108/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK
 clock pessimism                                         0.163      43.046                          
 clock uncertainty                                      -0.150      42.896                          

 Setup time                                             -0.068      42.828                          

 Data required time                                                 42.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.828                          
 Data arrival time                                                  33.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078      41.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      41.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      41.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895      42.887         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_50_116/Q1                    tco                   0.184      43.071 r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.296      43.367         u_da_wave_send/freq_select [1]
 CLMS_46_113/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                  43.367         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.333%), Route: 0.296ns(61.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079      41.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      42.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925      43.092         ntclkbufg_0      
 CLMS_46_113/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                        -0.163      42.929                          
 clock uncertainty                                       0.150      43.079                          

 Hold time                                              -0.011      43.068                          

 Data required time                                                 43.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.068                          
 Data arrival time                                                  43.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078      41.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      41.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      41.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895      42.887         ntclkbufg_2      
 CLMA_50_116/CLK                                                           r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/CLK

 CLMA_50_116/Q1                    tco                   0.184      43.071 r       u_da_wave_send/freq_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.296      43.367         u_da_wave_send/freq_select [1]
 CLMS_50_109/M0                                                            r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D

 Data arrival time                                                  43.367         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.333%), Route: 0.296ns(61.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079      41.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      42.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925      43.092         ntclkbufg_0      
 CLMS_50_109/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK
 clock pessimism                                        -0.163      42.929                          
 clock uncertainty                                       0.150      43.079                          

 Hold time                                              -0.011      43.068                          

 Data required time                                                 43.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.068                          
 Data arrival time                                                  43.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT0               td                    0.078      41.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      41.992         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000      41.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.895      42.887         ntclkbufg_2      
 CLMA_34_112/CLK                                                           r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/CLK

 CLMA_34_112/Q0                    tco                   0.182      43.069 r       u_da_wave_send/wave_select[1]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.362      43.431         u_da_wave_send/wave_select [1]
 CLMA_46_120/AD                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                  43.431         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.456%), Route: 0.362ns(66.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079      41.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      42.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925      43.092         ntclkbufg_0      
 CLMA_46_120/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                        -0.163      42.929                          
 clock uncertainty                                       0.150      43.079                          

 Hold time                                               0.034      43.113                          

 Data required time                                                 43.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.113                          
 Data arrival time                                                  43.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.221       3.313 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.804       4.117         u_CORES/u_debug_core_0/resetn
 CLMA_62_108/RSCO                  td                    0.105       4.222 r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.222         ntR6             
 CLMA_62_112/RSCO                  td                    0.105       4.327 r       u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.327         ntR5             
 CLMA_62_116/RSCO                  td                    0.105       4.432 r       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.432         ntR4             
 CLMA_62_120/RSCO                  td                    0.105       4.537 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.537         ntR3             
 CLMA_62_124/RSCO                  td                    0.105       4.642 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.642         ntR2             
 CLMA_62_128/RSCO                  td                    0.105       4.747 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.747         ntR1             
 CLMA_62_132/RSCO                  td                    0.105       4.852 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.852         ntR0             
 CLMA_62_136/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS

 Data arrival time                                                   4.852         Logic Levels: 7  
                                                                                   Logic: 0.956ns(54.318%), Route: 0.804ns(45.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_62_136/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                         0.194      43.077                          
 clock uncertainty                                      -0.150      42.927                          

 Recovery time                                           0.000      42.927                          

 Data required time                                                 42.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.927                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.221       3.313 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.804       4.117         u_CORES/u_debug_core_0/resetn
 CLMA_62_108/RSCO                  td                    0.105       4.222 r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.222         ntR6             
 CLMA_62_112/RSCO                  td                    0.105       4.327 r       u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.327         ntR5             
 CLMA_62_116/RSCO                  td                    0.105       4.432 r       u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.432         ntR4             
 CLMA_62_120/RSCO                  td                    0.105       4.537 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.537         ntR3             
 CLMA_62_124/RSCO                  td                    0.105       4.642 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.642         ntR2             
 CLMA_62_128/RSCO                  td                    0.105       4.747 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.747         ntR1             
 CLMA_62_132/RSCO                  td                    0.105       4.852 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.852         ntR0             
 CLMA_62_136/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/RS

 Data arrival time                                                   4.852         Logic Levels: 7  
                                                                                   Logic: 0.956ns(54.318%), Route: 0.804ns(45.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_62_136/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
 clock pessimism                                         0.194      43.077                          
 clock uncertainty                                      -0.150      42.927                          

 Recovery time                                           0.000      42.927                          

 Data required time                                                 42.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.927                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.221       3.313 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.800       4.113         u_CORES/u_debug_core_0/resetn
 CLMA_58_112/RSCO                  td                    0.105       4.218 r       u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.218         ntR13            
 CLMA_58_116/RSCO                  td                    0.105       4.323 r       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.323         ntR12            
 CLMA_58_120/RSCO                  td                    0.105       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.428         ntR11            
 CLMA_58_124/RSCO                  td                    0.105       4.533 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.533         ntR10            
 CLMA_58_128/RSCO                  td                    0.105       4.638 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.638         ntR9             
 CLMA_58_132/RSCO                  td                    0.105       4.743 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.743         ntR8             
 CLMA_58_136/RSCO                  td                    0.105       4.848 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.848         ntR7             
 CLMA_58_140/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/RS

 Data arrival time                                                   4.848         Logic Levels: 7  
                                                                                   Logic: 0.956ns(54.442%), Route: 0.800ns(45.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074      41.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000      41.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895      42.883         ntclkbufg_0      
 CLMA_58_140/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK
 clock pessimism                                         0.190      43.073                          
 clock uncertainty                                      -0.150      42.923                          

 Recovery time                                           0.000      42.923                          

 Data required time                                                 42.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.923                          
 Data arrival time                                                   4.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/start_d1/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895       2.883         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.182       3.065 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.317       3.382         u_CORES/u_debug_core_0/resetn
 CLMS_70_129/RSCO                  td                    0.092       3.474 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.474         ntR38            
 CLMS_70_133/RSCI                                                          f       u_CORES/u_debug_core_0/start_d1/opit_0_inv/RS

 Data arrival time                                                   3.474         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.362%), Route: 0.317ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMS_70_133/CLK                                                           r       u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Removal time                                            0.000       2.902                          

 Data required time                                                  2.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.902                          
 Data arrival time                                                   3.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/start_d2/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895       2.883         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.182       3.065 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.317       3.382         u_CORES/u_debug_core_0/resetn
 CLMS_70_129/RSCO                  td                    0.092       3.474 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.474         ntR38            
 CLMS_70_133/RSCI                                                          f       u_CORES/u_debug_core_0/start_d2/opit_0_inv/RS

 Data arrival time                                                   3.474         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.362%), Route: 0.317ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMS_70_133/CLK                                                           r       u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Removal time                                            0.000       2.902                          

 Data required time                                                  2.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.902                          
 Data arrival time                                                   3.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N2              
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.988         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.895       2.883         ntclkbufg_0      
 CLMA_62_144/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_62_144/Q0                    tco                   0.182       3.065 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=98)       0.277       3.342         u_CORES/u_debug_core_0/resetn
 CLMA_58_137/RS                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/RS

 Data arrival time                                                   3.342         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.651%), Route: 0.277ns(60.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.167         nt_ad_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=249)      0.925       3.092         ntclkbufg_0      
 CLMA_58_137/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Removal time                                           -0.187       2.715                          

 Data required time                                                  2.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.715                          
 Data arrival time                                                   3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.220       3.316 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.601       3.917         rd_addr[4]       
 CLMA_30_109/L7OUT                 td                    0.411       4.328 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       4.328         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/ntL7OUT
 CLMA_30_108/Y3                    td                    0.123       4.451 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_1/LUT8_inst_perm/Z
                                   net (fanout=1)        0.169       4.620         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N205
 CLMA_30_112/Y2                    td                    0.381       5.001 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[1]/gateop_perm/Z
                                   net (fanout=1)        1.709       6.710         rd_data[1]       
 IOL_151_5/DO                      td                    0.106       6.816 f       da_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.816         da_data_obuf[1]/ntO
 IOBR_TB_148_0/PAD                 td                    3.238      10.054 f       da_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.000      10.054         da_data[1]       
 V8                                                                        f       da_data[1] (port)

 Data arrival time                                                  10.054         Logic Levels: 5  
                                                                                   Logic: 4.479ns(64.372%), Route: 2.479ns(35.628%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK
Endpoint    : da_data[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMA_38_116/CLK                                                           r       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/CLK

 CLMA_38_116/Q3                    tco                   0.220       3.316 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q1/Q
                                   net (fanout=138)      0.491       3.807         rd_addr[4]       
 CLMA_34_128/Y3                    td                    0.532       4.339 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_0_0/LUT8_inst_perm/Z
                                   net (fanout=1)        0.251       4.590         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N204
 CLMS_34_125/Y2                    td                    0.264       4.854 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[0]/gateop_perm/Z
                                   net (fanout=1)        1.807       6.661         rd_data[0]       
 IOL_151_6/DO                      td                    0.106       6.767 f       da_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.767         da_data_obuf[0]/ntO
 IOBD_149_0/PAD                    td                    3.238      10.005 f       da_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.000      10.005         da_data[0]       
 U8                                                                        f       da_data[0] (port)

 Data arrival time                                                  10.005         Logic Levels: 4  
                                                                                   Logic: 4.360ns(63.106%), Route: 2.549ns(36.894%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : da_data[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N2              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_100m         
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=69)       0.925       3.096         ntclkbufg_2      
 CLMS_34_113/CLK                                                           r       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMS_34_113/Q1                    tco                   0.223       3.319 f       u_da_wave_send/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=134)      0.392       3.711         rd_addr[0]       
 CLMS_34_121/L7OUT                 td                    0.413       4.124 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_3/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       4.124         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_3/ntL7OUT
 CLMA_34_120/Y3                    td                    0.123       4.247 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_1_3/LUT8_inst_perm/Z
                                   net (fanout=1)        0.253       4.500         u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/_N215
 CLMA_34_124/Y0                    td                    0.264       4.764 f       u_rom_400x8b/u_ipm_distributed_rom_rom_400x8b/mem_mux_a_1[3]/gateop_perm/Z
                                   net (fanout=1)        1.711       6.475         rd_data[3]       
 IOL_131_5/DO                      td                    0.106       6.581 f       da_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.581         da_data_obuf[3]/ntO
 IOBS_TB_128_0/PAD                 td                    3.238       9.819 f       da_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.000       9.819         da_data[3]       
 V7                                                                        f       da_data[3] (port)

 Data arrival time                                                   9.819         Logic Levels: 5  
                                                                                   Logic: 4.367ns(64.956%), Route: 2.356ns(35.044%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[6] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U2                                                      0.000       0.000 r       ad_data[6] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[6]       
 IOBS_LR_0_140/DIN                 td                    0.735       0.735 r       ad_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_ibuf[6]/ntD
 IOL_7_141/RX_DATA_DD              td                    0.066       0.801 r       ad_data_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.486       1.287         nt_ad_data[6]    
 CLMS_50_137/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D

 Data arrival time                                                   1.287         Logic Levels: 2  
                                                                                   Logic: 0.801ns(62.238%), Route: 0.486ns(37.762%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
 IOBS_LR_0_136/DIN                 td                    0.735       0.735 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_ibuf[2]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.066       0.801 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.525       1.326         nt_ad_data[2]    
 CLMS_62_137/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D

 Data arrival time                                                   1.326         Logic Levels: 2  
                                                                                   Logic: 0.801ns(60.407%), Route: 0.525ns(39.593%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
 IOBS_LR_0_136/DIN                 td                    0.735       0.735 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_ibuf[2]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.066       0.801 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.573       1.374         nt_ad_data[2]    
 CLMA_62_136/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   1.374         Logic Levels: 2  
                                                                                   Logic: 0.801ns(58.297%), Route: 0.573ns(41.703%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.504       5.000           0.496           High Pulse Width  CLMS_42_117/CLK         u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.504       5.000           0.496           Low Pulse Width   CLMS_42_117/CLK         u_da_wave_send/freq_adj[0]/opit_0_L5Q_perm/CLK
 4.504       5.000           0.496           High Pulse Width  CLMS_38_117/CLK         u_da_wave_send/freq_adj[1]/opit_0/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_82_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_82_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.504      25.000          0.496           High Pulse Width  CLMS_50_125/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_66_133/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_66_133/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_66_133/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.282      20.000          0.718           Low Pulse Width   DRM_82_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.282      20.000          0.718           High Pulse Width  DRM_82_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 19.504      20.000          0.496           High Pulse Width  CLMS_50_109/CLK         u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------+
| Type       | File Name                                           
+-------------------------------------------------------------------+
| Input      | D:/Desktop/32_dds/prj/place_route/dds_pnr.adf       
| Output     | D:/Desktop/32_dds/prj/report_timing/dds_rtp.adf     
|            | D:/Desktop/32_dds/prj/report_timing/dds.rtr         
|            | D:/Desktop/32_dds/prj/report_timing/rtr.db          
+-------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 892 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
