{"vcs1":{"timestamp_begin":1739349416.424031459, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739349416.769204167, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739349417.084548805, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739349416.196609114}
{"VCS_COMP_START_TIME": 1739349416.196609114}
{"VCS_COMP_END_TIME": 1739349417.300908563}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150352}}
