;redcode
;assert 1
	SPL 0, -202
	CMP 407, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <700, @8
	SUB <700, @8
	SUB <700, @8
	SUB @127, 100
	CMP @121, 106
	CMP @121, 106
	DJN -1, @-20
	SPL 0, <-24
	SUB @121, 103
	MOV 104, <20
	SUB @24, -6
	ADD -4, <-26
	ADD -4, <-26
	CMP @10, 0
	SLT -4, <-26
	SUB -7, <-20
	SUB -7, <-20
	SUB <121, 103
	CMP @127, 100
	CMP -7, <-20
	ADD -1, <-630
	SUB @0, 90
	SUB @121, 106
	MOV @124, 102
	SUB -7, <-20
	DJN -1, @-20
	MOV @124, 102
	SPL 0, <-24
	SUB @127, 100
	CMP @127, 100
	ADD @130, 9
	CMP @24, -6
	ADD -4, <-26
	MOV -1, <-20
	SUB 0, -4
	SUB -7, <-420
	SPL <127, 100
	MOV -1, <-20
	ADD -4, <-26
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
