<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/isa_traits.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/arm/isa_traits.hh</h1><code>#include &quot;<a class="el" href="arch_2arm_2types_8hh_source.html">arch/arm/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="static__inst__fwd_8hh_source.html">cpu/static_inst_fwd.hh</a>&quot;</code><br/>

<p><a href="arm_2isa__traits_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceLittleEndianGuest.html">LittleEndianGuest</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html">ArmISA</a></td></tr>
<tr><td colspan="2"><h2>マクロ定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2isa__traits_8hh.html#a8fba137e52763018c6ec43fc1a186b24">TARGET_ARM</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2isa__traits_8hh.html#aae21ac6833454e7ead9810c372658afc">ISA_HAS_DELAY_SLOT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a6502fc93f34a10d983e9f9db961098a9">INT_RST</a>, 
<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40abd6f837dfc1ad805c4ccddb9369054a5">INT_ABT</a>, 
<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40add353561660da2611ad8b75f3b07d6fa">INT_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a1658cced312e183e2e203cf8763187cb">INT_FIQ</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ac49664b60f7f320bb246cdd31a209200">INT_SEV</a>, 
<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40ae451b226c8257315d10d046fa3aefe6a">INT_VIRT_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a46f0336f00963d40f208d4a54e52bbd4">INT_VIRT_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad22532ea07dba2e61c4a0e5f31831b13">VAddrImpl</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5faed722f41c670ce3f4b0c95d8c10c5">VAddrVPN</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b4f98a8a9a38c145dabccb9eaabc12e">VAddrOffset</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acff056b9dfcd05748ff37c6a69d9e854">decodeInst</a> (ExtMachInst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> = 12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> = ULL(1) &lt;&lt; PageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac2d47d845cf48dbc176f717bb7d50a7f">Page_Mask</a> = ~(PageBytes - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51e1064f1269394dc26702651be5061f">PageOffset</a> = PageBytes - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a> = PageShift - PteShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> = ULL(1) &lt;&lt; NPtePageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a> = NPtePage - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> = ULL(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a> = ULL(0x7FFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a10ace529e46442ee4127c149da6513af">VABits</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a61386a9be90bc58024550fdbeb6ebaee">PABits</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a> = (ULL(1) &lt;&lt; VABits) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf1ec857b893186376e563b0da26ec1b">VAddrUnImplMask</a> = ~VAddrImplMask</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a> = (ULL(1) &lt;&lt; PABits) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad202388a6cecd23caabbe7496f81e8d4">MaxPhysAddrRange</a> = 48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d1e39e0ea757dcc9725c6ccd81dd4c4">NoopMachInst</a> = 0x01E320F000ULL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a554fef169d109a5ccb7ce0dd6a43e521">LogVMPageSize</a> = 12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a891eaf95159d764e6efae501c2860a3a">VMPageSize</a> = (1 &lt;&lt; LogVMPageSize)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a518c446960e93d236b89246eabc20298">BranchPredAddrShiftAmt</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8f4ba87c53caab23396d3b86b672b0fb">MachineBytes</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7cbfaab22a0fe402fee6c200d5334ad">WordBytes</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af80fe89d59e1ea6cc089048f7e6ce436">HalfwordBytes</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a41548456e714690f506fe7d7b12a6c46">ByteBytes</a> = 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeaddc9566269afd4f1e9a27809efba97">HighVecs</a> = 0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1c3adbc67ce574fe545e332d3bc677be">HasUnalignedMemAcc</a> = true</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9faf3aac879cfa867d4ae15d4119c45e">CurThreadInfoImplemented</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e5bf2f33f34327efc1eeccbb0c1141f">CurThreadInfoReg</a> = -1</td></tr>
</table>
<hr/><h2>マクロ定義</h2>
<a class="anchor" id="aae21ac6833454e7ead9810c372658afc"></a><!-- doxytag: member="isa_traits.hh::ISA_HAS_DELAY_SLOT" ref="aae21ac6833454e7ead9810c372658afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISA_HAS_DELAY_SLOT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fba137e52763018c6ec43fc1a186b24"></a><!-- doxytag: member="isa_traits.hh::TARGET_ARM" ref="a8fba137e52763018c6ec43fc1a186b24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TARGET_ARM</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
