

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 31 23:40:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2057|  7937|  2057|  7937|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+----------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+------+------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |  2056|  7936| 257 ~ 992 |          -|          -|         8|    no    |
        | + Loop 1.1  |   249|   984|         10|          5|          1| 49 ~ 196 |    yes   |
        +-------------+------+------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 18 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 19 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 23 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast23 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'zext' 'zext_ln40_1_cast23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 25 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_61 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cast = zext i4 %empty_61 to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 29 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cast2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 30 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.34ns)   --->   "%bound = mul i8 %cast2, %cast" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 31 'mul' 'bound' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %hls_label_0_end ]"   --->   Operation 33 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln23_3, %hls_label_0_end ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 34 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i7 [ 0, %0 ], [ %add_ln23, %hls_label_0_end ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 35 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %phi_mul5, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 36 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln23_3 = add i7 %phi_mul, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 37 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %out_d_0, -8" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 38 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 40 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %hls_label_0_begin" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 42 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 43 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27, %shl_ln" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 45 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i6 %add_ln27 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 46 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i6 %add_ln27 to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'zext' 'zext_ln27_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i7 1, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i7 %add_ln27_1 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'zext' 'zext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 55 'load' 'kernel_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln27_2 = add i7 2, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i7 %add_ln27_2 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'zext' 'zext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_12" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 58 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 59 'load' 'kernel_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 60 'load' 'kernel_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 61 'load' 'kernel_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_4 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln27_3 = add i7 3, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 62 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i7 %add_ln27_3 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_13" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 64 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'load' 'kernel_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_4 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln27_4 = add i7 4, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i7 %add_ln27_4 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 67 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_14" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 68 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 69 'load' 'kernel_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 70 'load' 'kernel_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'load' 'kernel_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln27_5 = add i7 5, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 72 'add' 'add_ln27_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i7 %add_ln27_5 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 73 'zext' 'zext_ln27_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'load' 'kernel_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_5 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln27_6 = add i7 6, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 76 'add' 'add_ln27_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i7 %add_ln27_6 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 77 'zext' 'zext_ln27_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 79 'load' 'kernel_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 80 'load' 'kernel_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'load' 'kernel_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_6 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln27_7 = add i7 7, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 82 'add' 'add_ln27_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i7 %add_ln27_7 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 83 'zext' 'zext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_17" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 84 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 85 'load' 'kernel_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_6 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln27_8 = add i7 8, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 86 'add' 'add_ln27_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i7 %add_ln27_8 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 87 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_18" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 88 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'load' 'kernel_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str230)" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 92 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 93 'sext' 'sext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 94 'sext' 'sext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 95 'sext' 'sext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln27_11 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 96 'sext' 'sext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln27_12 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 97 'sext' 'sext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln27_13 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 98 'sext' 'sext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 99 'load' 'kernel_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln27_14 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 100 'sext' 'sext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 101 'load' 'kernel_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 102 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (2.47ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i3 %trunc_ln27)" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 103 'mux' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %hls_label_0_begin ], [ %add_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 105 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %hls_label_0_begin ], [ %tmp10_0_0_mid2_v_v_v_2, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 106 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %hls_label_0_begin ], [ %out_w, %hls_label_2 ]"   --->   Operation 107 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %indvar_flatten, %bound" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 108 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %indvar_flatten, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 109 'add' 'add_ln32' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %hls_label_0_end, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 111 'add' 'out_h' <Predicate = (!icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 112 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.02ns)   --->   "%out_w_0_mid2 = select i1 %icmp_ln33, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 113 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.02ns)   --->   "%tmp10_0_0_mid2_v_v_v_2 = select i1 %icmp_ln33, i4 %out_h, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 114 'select' 'tmp10_0_0_mid2_v_v_v_2' <Predicate = (!icmp_ln32)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v_v_v = zext i4 %tmp10_0_0_mid2_v_v_v_2 to i7" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 115 'zext' 'tmp10_0_0_mid2_v_v_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.87ns)   --->   "%tmp10_0_0_mid2_v_v = add i7 %phi_mul, %tmp10_0_0_mid2_v_v_v" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 116 'add' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i7 %tmp10_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 117 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (3.74ns)   --->   "%tmp10_0_0_mid2 = mul i11 %tmp10_0_0_mid2_v, %zext_ln40_1_cast23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 118 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (1.87ns)   --->   "%tmp12_mid2_v_v = add i7 %phi_mul5, %tmp10_0_0_mid2_v_v_v" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 119 'add' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.62>
ST_9 : Operation 120 [1/1] (1.87ns)   --->   "%tmp10_1_0_mid2_v_v = add i7 %tmp10_0_0_mid2_v_v, 1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 120 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i7 %tmp10_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 121 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.74ns)   --->   "%tmp10_1_0_mid2 = mul i11 %tmp10_1_0_mid2_v, %zext_ln40_1_cast23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 122 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 123 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %tmp10_0_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 124 'add' 'add_ln40' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i11 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_9 : Operation 128 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0_mid2, 1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 128 'add' 'out_w' <Predicate = (!icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'zext' 'zext_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.63ns)   --->   "%add_ln40_12 = add i11 %zext_ln40_15, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 130 'add' 'add_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i11 %add_ln40_12 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 131 'zext' 'zext_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 132 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 133 'load' 'input_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 134 [1/1] (1.87ns)   --->   "%tmp10_2_0_mid2_v_v = add i7 %tmp10_0_0_mid2_v_v, 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 134 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i7 %tmp10_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 135 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (3.74ns)   --->   "%tmp10_2_0_mid2 = mul i11 %tmp10_2_0_mid2_v, %zext_ln40_1_cast23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 136 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i7 %tmp12_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 137 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i11 %tmp12_mid2_v, %zext_ln48_1_cast" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 138 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 139 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 139 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_10 : Operation 140 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'load' 'input_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_10 : Operation 141 [1/1] (1.73ns)   --->   "%add_ln40_13 = add i4 %out_w_0_mid2, 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'add' 'add_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i4 %add_ln40_13 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln40_14 = add i11 %zext_ln40_17, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'add' 'add_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i11 %add_ln40_14 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 145 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'load' 'input_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_10 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln40_15 = add i11 %tmp10_1_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'add' 'add_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i11 %add_ln40_15 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'load' 'input_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_10 : Operation 151 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i11 %tmp12_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 151 'add' 'add_ln48' <Predicate = (!icmp_ln32)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 152 'sext' 'sext_ln40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40 = mul i30 %sext_ln27, %sext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 153 'mul' 'mul_ln40' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 154 'partselect' 'trunc_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i16 %input_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i30 %sext_ln27_8, %sext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 156 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln48_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 157 'partselect' 'trunc_ln48_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 158 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'load' 'input_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_11 : Operation 159 [1/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 159 'load' 'input_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_11 : Operation 160 [1/1] (1.63ns)   --->   "%add_ln40_16 = add i11 %zext_ln40_15, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'add' 'add_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i11 %add_ln40_16 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'zext' 'zext_ln40_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_20" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 163 'load' 'input_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_11 : Operation 164 [1/1] (1.63ns)   --->   "%add_ln40_17 = add i11 %zext_ln40_17, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 164 'add' 'add_ln40_17' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i11 %add_ln40_17 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'zext' 'zext_ln40_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 167 [2/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'load' 'input_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_11 : Operation 168 [1/1] (1.63ns)   --->   "%add_ln40_18 = add i11 %tmp10_2_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 168 'add' 'add_ln40_18' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (1.63ns)   --->   "%add_ln40_19 = add i11 %zext_ln40_15, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 169 'add' 'add_ln40_19' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (1.63ns)   --->   "%add_ln40_20 = add i11 %zext_ln40_17, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'add' 'add_ln40_20' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 171 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i30 %sext_ln27_9, %sext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 172 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 173 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i16 %input_load_17 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_11 = mul i30 %sext_ln27_10, %sext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 175 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 176 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'load' 'input_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_12 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'load' 'input_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i11 %add_ln40_18 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'zext' 'zext_ln40_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'load' 'input_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i11 %add_ln40_19 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'zext' 'zext_ln40_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 184 [2/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'load' 'input_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_12 : Operation 185 [1/1] (2.07ns)   --->   "%add_ln48_9 = add i16 %trunc_ln, %tmp_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 185 'add' 'add_ln48_9' <Predicate = (!icmp_ln32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_18 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_12 = mul i30 %sext_ln27_11, %sext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 187 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 188 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_19 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_13 = mul i30 %sext_ln27_12, %sext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 190 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 191 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 192 [1/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'load' 'input_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_13 : Operation 193 [1/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'load' 'input_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i11 %add_ln40_20 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 196 [2/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'load' 'input_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_10 = add i16 %trunc_ln48_s, %trunc_ln48_8" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 197 'add' 'add_ln48_10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 198 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_11 = add i16 %add_ln48_10, %trunc_ln48_9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 198 'add' 'add_ln48_11' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_20 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_14 = mul i30 %sext_ln27_13, %sext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 201 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_21 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_15 = mul i30 %sext_ln27_14, %sext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 204 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 205 [1/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 205 'load' 'input_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i16 %input_load_22 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 206 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_16 = mul i30 %sext_ln30, %sext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 208 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.80>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_13 = add i16 %trunc_ln48_1, %trunc_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 209 'add' 'add_ln48_13' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_14 = add i16 %trunc_ln48_4, %trunc_ln48_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 210 'add' 'add_ln48_14' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 211 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_15 = add i16 %add_ln48_14, %trunc_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 211 'add' 'add_ln48_15' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 212 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_16 = add i16 %add_ln48_15, %add_ln48_13" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 212 'add' 'add_ln48_16' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.15>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 196, i64 0)"   --->   Operation 213 'speclooptripcount' 'empty_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 214 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 215 'specpipeline' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_12 = add i16 %add_ln48_11, %add_ln48_9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 216 'add' 'add_ln48_12' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 217 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_17 = add i16 %add_ln48_16, %add_ln48_12" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 217 'add' 'add_ln48_17' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i11 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 219 'getelementptr' 'output_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (3.25ns)   --->   "store i16 %add_ln48_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 221 'specregionend' 'empty_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 222 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str230, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:52]   --->   Operation 223 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/depthwise_conv2d.cpp:4) [8]  (0 ns)
	'mul' operation ('bound', ../layers_c/depthwise_conv2d.cpp:4) [20]  (2.34 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:23) [23]  (0 ns)
	'add' operation ('add_ln27', ../layers_c/depthwise_conv2d.cpp:27) [38]  (1.83 ns)
	'getelementptr' operation ('kernel_addr', ../layers_c/depthwise_conv2d.cpp:27) [41]  (0 ns)
	'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [42]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln27_1', ../layers_c/depthwise_conv2d.cpp:27) [44]  (1.83 ns)
	'getelementptr' operation ('kernel_addr_1', ../layers_c/depthwise_conv2d.cpp:27) [46]  (0 ns)
	'load' operation ('kernel_load_1', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [47]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln27_3', ../layers_c/depthwise_conv2d.cpp:27) [54]  (1.83 ns)
	'getelementptr' operation ('kernel_addr_3', ../layers_c/depthwise_conv2d.cpp:27) [56]  (0 ns)
	'load' operation ('kernel_load_3', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [57]  (3.25 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln27_5', ../layers_c/depthwise_conv2d.cpp:27) [64]  (1.83 ns)
	'getelementptr' operation ('kernel_addr_5', ../layers_c/depthwise_conv2d.cpp:27) [66]  (0 ns)
	'load' operation ('kernel_load_5', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [67]  (3.25 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln27_7', ../layers_c/depthwise_conv2d.cpp:27) [74]  (1.83 ns)
	'getelementptr' operation ('kernel_addr_7', ../layers_c/depthwise_conv2d.cpp:27) [76]  (0 ns)
	'load' operation ('kernel_load_7', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [77]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_load_7', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [77]  (3.25 ns)

 <State 8>: 8.37ns
The critical path consists of the following:
	'phi' operation ('out_h_0', ../layers_c/depthwise_conv2d.cpp:33) with incoming values : ('tmp10_0_0_mid2_v_v_v_2', ../layers_c/depthwise_conv2d.cpp:33) [88]  (0 ns)
	'add' operation ('out_h', ../layers_c/depthwise_conv2d.cpp:32) [94]  (1.74 ns)
	'select' operation ('tmp10_0_0_mid2_v_v_v_2', ../layers_c/depthwise_conv2d.cpp:33) [98]  (1.02 ns)
	'add' operation ('tmp10_0_0_mid2_v_v', ../layers_c/depthwise_conv2d.cpp:23) [100]  (1.87 ns)
	'mul' operation ('tmp10_0_0_mid2', ../layers_c/depthwise_conv2d.cpp:23) [102]  (3.74 ns)

 <State 9>: 6.63ns
The critical path consists of the following:
	'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:40) [122]  (1.74 ns)
	'add' operation ('add_ln40_12', ../layers_c/depthwise_conv2d.cpp:40) [124]  (1.64 ns)
	'getelementptr' operation ('input_addr_15', ../layers_c/depthwise_conv2d.cpp:40) [126]  (0 ns)
	'load' operation ('input_load_15', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [127]  (3.25 ns)

 <State 10>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln40_13', ../layers_c/depthwise_conv2d.cpp:40) [131]  (1.74 ns)
	'add' operation ('add_ln40_14', ../layers_c/depthwise_conv2d.cpp:40) [133]  (1.64 ns)
	'getelementptr' operation ('input_addr_16', ../layers_c/depthwise_conv2d.cpp:40) [135]  (0 ns)
	'load' operation ('input_load_16', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [136]  (3.25 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[120] ('mul_ln40', ../layers_c/depthwise_conv2d.cpp:40) [120]  (6.38 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[138] ('mul_ln40_10', ../layers_c/depthwise_conv2d.cpp:40) [138]  (6.38 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[152] ('mul_ln40_12', ../layers_c/depthwise_conv2d.cpp:40) [152]  (6.38 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[166] ('mul_ln40_14', ../layers_c/depthwise_conv2d.cpp:40) [166]  (6.38 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[180] ('mul_ln40_16', ../layers_c/depthwise_conv2d.cpp:40) [180]  (6.38 ns)

 <State 16>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln48_14', ../layers_c/depthwise_conv2d.cpp:48) [187]  (0 ns)
	'add' operation ('add_ln48_15', ../layers_c/depthwise_conv2d.cpp:48) [188]  (3.9 ns)
	'add' operation ('add_ln48_16', ../layers_c/depthwise_conv2d.cpp:48) [189]  (3.9 ns)

 <State 17>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln48_12', ../layers_c/depthwise_conv2d.cpp:48) [185]  (0 ns)
	'add' operation ('add_ln48_17', ../layers_c/depthwise_conv2d.cpp:48) [190]  (3.9 ns)
	'store' operation ('store_ln48', ../layers_c/depthwise_conv2d.cpp:48) of variable 'add_ln48_17', ../layers_c/depthwise_conv2d.cpp:48 on array 'output_r' [194]  (3.25 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
