Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sat Feb 22 15:12:05 2014
| Host         : andrew-dv4t running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file fsm_timing_summary_routed.rpt -pb fsm_timing_summary_routed.pb
| Design       : fsm
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There is 1 input port with no input delay specified.

Checking 'no_output_delay'.
 There are 0 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 2 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.608      -30.607                      5                    7        0.395        0.000                      0                    7        4.500        0.000                       0                     3  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
my_only_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_only_clock       -7.608      -30.607                      5                    7        0.395        0.000                      0                    7        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_only_clock
  To Clock:  my_only_clock

Setup :            5  Failing Endpoints,  Worst Slack       -7.608ns,  Total Violation      -30.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.608ns  (required time - arrival time)
  Source:                 restart
                            (input port clocked by my_only_clock)
  Destination:            terminal
                            (output port clocked by my_only_clock)
  Path Group:             my_only_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.573ns  (logic 3.765ns (49.710%)  route 3.808ns (50.290%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    B1                                                0.000     5.000 r  restart
                         net (fo=0)                   0.000     5.000    restart
    B1                   IBUF (Prop_ibuf_I_O)         0.979     5.979 r  restart_IBUF_inst/O
                         net (fo=3, routed)           1.951     7.930    restart_IBUF
    SLICE_X88Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.054 r  terminal_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858     9.911    n_0_terminal_OBUF_inst_i_1
    V1                   OBUF (Prop_obuf_I_O)         2.661    12.573 r  terminal_OBUF_inst/O
                         net (fo=0)                   0.000    12.573    terminal
    V1                                                                r  terminal
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 -7.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (45.017%)  route 0.276ns (54.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.754    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555     1.334    clk_IBUF_BUFG
    SLICE_X63Y75                                                      r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDPE (Prop_fdpe_C_Q)         0.128     1.462 r  state_reg[1]/Q
                         net (fo=6, routed)           0.276     1.738    n_0_state_reg[1]
    SLICE_X63Y75         LUT4 (Prop_lut4_I2_O)        0.098     1.836 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    n_0_state[1]_i_1
    SLICE_X63Y75         FDPE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.987    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.823     1.839    clk_IBUF_BUFG
    SLICE_X63Y75                                                      r  state_reg[1]/C
                         clock pessimism             -0.504     1.334    
    SLICE_X63Y75         FDPE (Hold_fdpe_C_D)         0.107     1.441    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_only_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDPE/C   n/a            0.500     5.000   4.500  SLICE_X63Y75    state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500     5.000   4.500  SLICE_X63Y75    state_reg[0]/C



