# Active SVF file ../../Synthesis/SYS_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/System/Backend/Synthesis/SYS_TOP.svf
# Timestamp : Thu Aug 18 03:15:53 2022
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP /home/IC/Projects/System/RTL/Top } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/System/Backend/Synthesis } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog ALU.v } \
    { current_design ALU } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog ClkDiv.v } \
    { current_design ClkDiv } \
    { read_verilog CLK_GATE.v } \
    { current_design CLK_GATE } \
    { read_verilog BIT_SYNC.v } \
    { current_design BIT_SYNC } \
    { read_verilog DATA_SYNC.v } \
    { current_design DATA_SYNC } \
    { read_verilog RegFile.v } \
    { current_design RegFile } \
    { read_verilog RST_SYNC.v } \
    { current_design RST_SYNC } \
    { read_verilog CTRL_RX.v } \
    { current_design CTRL_RX } \
    { read_verilog CTRL_TX.v } \
    { current_design CTRL_TX } \
    { read_verilog SYS_CTRL.v } \
    { current_design SYS_CTRL } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog data_sampling.v } \
    { current_design data_sampling } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog deserializer.v } \
    { current_design deserializer } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog edge_bit_counter.v } \
    { current_design edge_bit_counter } \
    { read_verilog par_chk.v } \
    { current_design par_chk } \
    { read_verilog stp_chk.v } \
    { current_design stp_chk } \
    { read_verilog strt_chk.v } \
    { current_design strt_chk } \
    { read_verilog UART_RX.v } \
    { current_design UART_RX } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog uart_rx_fsm.v } \
    { current_design uart_rx_fsm } \
    { read_verilog mux.v } \
    { current_design mux } \
    { read_verilog parity_calc.v } \
    { current_design parity_calc } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog Serializer.v } \
    { current_design Serializer } \
    { read_verilog UART_TX.v } \
    { current_design UART_TX } \
    { read_verilog uart_tx_fsm.v } \
    { current_design uart_tx_fsm } \
    { read_verilog UART.v } \
    { current_design UART } \
    { read_verilog SYS_TOP.v } \
    { current_design SYS_TOP } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ref_sync DATA_SYNC_0 } \
    { U1_uart_sync DATA_SYNC_0 } \
    { U0_RST_SYNC RST_SYNC_0 } \
    { U1_RST_SYNC RST_SYNC_0 } } 

guide_transformation \
  -design { ALU } \
  -type { share } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 1 src6 } \
  -output { 1 src5 } \
  -output { 1 src4 } \
  -pre_resource { { 1 } eq_73 = EQ { { src1 } { src2 } } } \
  -pre_resource { { 1 } gt_79 = UGT { { src1 } { src2 } } } \
  -pre_resource { { 1 } lt_85 = ULT { { src1 } { src2 } } } \
  -pre_assign { src6 = { eq_73.out.1 } } \
  -pre_assign { src5 = { gt_79.out.1 } } \
  -pre_assign { src4 = { lt_85.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src6 = { r69.out.5 } } \
  -post_assign { src5 = { r69.out.3 } } \
  -post_assign { src4 = { r69.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src3 } \
  -pre_resource { { 9 } add_43 = UADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src3 = { add_43.out.1 } } \
  -post_resource { { 9 } add_43 = ADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src3 = { add_43.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src9 } \
  -pre_resource { { 9 } sub_46 = USUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src9 = { sub_46.out.1 } } \
  -post_resource { { 9 } sub_46 = SUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src9 = { sub_46.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 16 src8 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -pre_assign { src8 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -post_assign { src8 = { mult_49.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 8 src7 } \
  -pre_resource { { 8 } div_52 = UDIV { { src1 } { src2 } } } \
  -pre_assign { src7 = { div_52.out.1 } } \
  -post_resource { { 8 } div_52 = UDIV { { src1 } { src2 } } } \
  -post_assign { src7 = { div_52.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 4 src93 } \
  -output { 4 src95 } \
  -pre_resource { { 4 } sub_20 = USUB { { src93 } { `b0001 } } } \
  -pre_assign { src95 = { sub_20.out.1 } } \
  -post_resource { { 4 } sub_20 = SUB { { src93 } { `b0001 } } } \
  -post_assign { src95 = { sub_20.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 4 src95 } \
  -output { 4 src97 } \
  -pre_resource { { 4 } add_21 = UADD { { src95 } { `b0001 } } } \
  -pre_assign { src97 = { add_21.out.1 } } \
  -post_resource { { 4 } add_21 = ADD { { src95 } { `b0001 } } } \
  -post_assign { src97 = { add_21.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 4 src95 } \
  -output { 4 src96 } \
  -pre_resource { { 4 } sub_22 = USUB { { src95 } { `b0001 } } } \
  -pre_assign { src96 = { sub_22.out.1 } } \
  -post_resource { { 4 } sub_22 = SUB { { src95 } { `b0001 } } } \
  -post_assign { src96 = { sub_22.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src98 } \
  -input { 4 src96 } \
  -output { 1 src99 } \
  -pre_resource { { 1 } eq_35 = EQ { { src98 ZERO 4 } { src96 } } } \
  -pre_assign { src99 = { eq_35.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_35 = CMP6 { { src98 ZERO 4 } { src96 } { 0 } } } \
  -post_assign { src99 = { eq_35.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src98 } \
  -input { 4 src95 } \
  -output { 1 src100 } \
  -pre_resource { { 1 } eq_39 = EQ { { src98 ZERO 4 } { src95 } } } \
  -pre_assign { src100 = { eq_39.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_39 = CMP6 { { src98 ZERO 4 } { src95 } { 0 } } } \
  -post_assign { src100 = { eq_39.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src98 } \
  -input { 4 src97 } \
  -output { 1 src101 } \
  -pre_resource { { 1 } eq_43 = EQ { { src98 ZERO 4 } { src97 } } } \
  -pre_assign { src101 = { eq_43.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_43 = CMP6 { { src98 ZERO 4 } { src97 } { 0 } } } \
  -post_assign { src101 = { eq_43.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 3 src117 } \
  -output { 3 src118 } \
  -pre_resource { { 3 } add_30 = UADD { { src117 } { `b001 } } } \
  -pre_assign { src118 = { add_30.out.1 } } \
  -post_resource { { 3 } add_30 = ADD { { src117 } { `b001 } } } \
  -post_assign { src118 = { add_30.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 4 src114 } \
  -output { 4 src116 } \
  -pre_resource { { 4 } add_53 = UADD { { src114 } { `b0001 } } } \
  -pre_assign { src116 = { add_53.out.1 } } \
  -post_resource { { 4 } add_53 = ADD { { src114 } { `b0001 } } } \
  -post_assign { src116 = { add_53.out.1 } } 

guide_transformation \
  -design { Serializer } \
  -type { map } \
  -input { 3 src154 } \
  -output { 3 src156 } \
  -pre_resource { { 3 } add_47 = UADD { { src154 } { `b001 } } } \
  -pre_assign { src156 = { add_47.out.1 } } \
  -post_resource { { 3 } add_47 = ADD { { src154 } { `b001 } } } \
  -post_assign { src156 = { add_47.out.1 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { share } \
  -input { 3 src185 } \
  -input { 3 src184 } \
  -output { 1 src186 } \
  -output { 1 src187 } \
  -pre_resource { { 1 } eq_37 = EQ { { src185 } { src184 } } } \
  -pre_resource { { 1 } eq_42 = EQ { { src185 } { src184 } } } \
  -pre_assign { src186 = { eq_37.out.1 } } \
  -pre_assign { src187 = { eq_42.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r64 = CMP6 { { src185 } { src184 } { 0 } } } \
  -post_assign { src186 = { r64.out.5 } } \
  -post_assign { src187 = { r64.out.5 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 3 src185 } \
  -input { 3 src182 } \
  -output { 1 src188 } \
  -pre_resource { { 1 } eq_42_2 = EQ { { src185 } { src182 } } } \
  -pre_assign { src188 = { eq_42_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_42_2 = CMP6 { { src185 } { src182 } { 0 } } } \
  -post_assign { src188 = { eq_42_2.out.5 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 3 src185 } \
  -output { 3 src189 } \
  -pre_resource { { 3 } add_49 = UADD { { src185 } { `b001 } } } \
  -pre_assign { src189 = { add_49.out.1 } } \
  -post_resource { { 3 } add_49 = ADD { { src185 } { `b001 } } } \
  -post_assign { src189 = { add_49.out.1 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 3 src182 } \
  -output { 3 src184 } \
  -pre_resource { { 3 } sub_56 = USUB { { src182 } { `b001 } } } \
  -pre_assign { src184 = { sub_56.out.1 } } \
  -post_resource { { 3 } sub_56 = SUB { { src182 } { `b001 } } } \
  -post_assign { src184 = { sub_56.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U1_uart_sync DATA_SYNC_1 } \
    { U1_RST_SYNC RST_SYNC_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ALU/div_52 ALU_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src27 } \
  -input { 8 src28 } \
  -output { 16 src29 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -pre_assign { src29 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -post_assign { src29 = { mult_49.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ALU/dp_cluster_0/mult_49 ALU_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { U0_ALU/div_52 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { U0_ALU/mult_49 } \
  -arch { csa } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output netlists/SYS_TOP.ddc } } \
    { write_file { -format verilog -hierarchy -output netlists/SYS_TOP.v } } } 

#---- Recording stopped at Thu Aug 18 04:15:43 2022

setup
