

================================================================
== Vivado HLS Report for 'relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s'
================================================================
* Date:           Tue Oct 31 15:29:31 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.114|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 6 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.26ns)   --->   "%tmp_1 = icmp sgt i32 %data_0_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_0_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 8 'trunc' 'tmp' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%res_0_V_write_assign = select i1 %tmp_1, i31 %tmp, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 9 'select' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_cast = zext i31 %res_0_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'zext' 'res_0_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.26ns)   --->   "%tmp_1_1 = icmp sgt i32 %data_1_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'icmp' 'tmp_1_1' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i32 %data_1_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'trunc' 'tmp_7' <Predicate = (tmp_1_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%res_1_V_write_assign = select i1 %tmp_1_1, i31 %tmp_7, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_cast = zext i31 %res_1_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'res_1_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.26ns)   --->   "%tmp_1_2 = icmp sgt i32 %data_2_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'tmp_1_2' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %data_2_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'trunc' 'tmp_8' <Predicate = (tmp_1_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%res_2_V_write_assign = select i1 %tmp_1_2, i31 %tmp_8, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'select' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_cast = zext i31 %res_2_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'zext' 'res_2_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.26ns)   --->   "%tmp_1_3 = icmp sgt i32 %data_3_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'tmp_1_3' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %data_3_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'trunc' 'tmp_9' <Predicate = (tmp_1_3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%res_3_V_write_assign = select i1 %tmp_1_3, i31 %tmp_9, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_cast = zext i31 %res_3_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'zext' 'res_3_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32 } undef, i32 %res_0_V_write_assign_cast, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32 } %mrv, i32 %res_1_V_write_assign_cast, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32 } %mrv_1, i32 %res_2_V_write_assign_cast, 2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32 } %mrv_2, i32 %res_3_V_write_assign_cast, 3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 26 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32 } %mrv_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_V_read_1           (read        ) [ 00]
data_2_V_read_1           (read        ) [ 00]
data_1_V_read_1           (read        ) [ 00]
data_0_V_read_1           (read        ) [ 00]
StgValue_6                (specpipeline) [ 00]
tmp_1                     (icmp        ) [ 01]
tmp                       (trunc       ) [ 00]
res_0_V_write_assign      (select      ) [ 00]
res_0_V_write_assign_cast (zext        ) [ 00]
tmp_1_1                   (icmp        ) [ 01]
tmp_7                     (trunc       ) [ 00]
res_1_V_write_assign      (select      ) [ 00]
res_1_V_write_assign_cast (zext        ) [ 00]
tmp_1_2                   (icmp        ) [ 01]
tmp_8                     (trunc       ) [ 00]
res_2_V_write_assign      (select      ) [ 00]
res_2_V_write_assign_cast (zext        ) [ 00]
tmp_1_3                   (icmp        ) [ 01]
tmp_9                     (trunc       ) [ 00]
res_3_V_write_assign      (select      ) [ 00]
res_3_V_write_assign_cast (zext        ) [ 00]
mrv                       (insertvalue ) [ 00]
mrv_1                     (insertvalue ) [ 00]
mrv_2                     (insertvalue ) [ 00]
mrv_3                     (insertvalue ) [ 00]
StgValue_27               (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="data_3_V_read_1_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="data_2_V_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="data_1_V_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="data_0_V_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="res_0_V_write_assign_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="31" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="res_0_V_write_assign_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_0_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_1_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_7_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="res_1_V_write_assign_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="res_1_V_write_assign_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_1_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_1_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_8_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="res_2_V_write_assign_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="res_2_V_write_assign_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_9_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="res_3_V_write_assign_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="res_3_V_write_assign_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_3_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mrv_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="42" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="42" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="48" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="36" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="36" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="70" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="30" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="30" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="24" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="24" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="114" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="66" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="88" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="110" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="132" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> : data_0_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> : data_1_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> : data_2_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5> : data_3_V_read | {1 }
  - Chain level:
	State 1
		res_0_V_write_assign : 1
		res_0_V_write_assign_cast : 2
		res_1_V_write_assign : 1
		res_1_V_write_assign_cast : 2
		res_2_V_write_assign : 1
		res_2_V_write_assign_cast : 2
		res_3_V_write_assign : 1
		res_3_V_write_assign_cast : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		StgValue_27 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |    res_0_V_write_assign_fu_58    |    0    |    31   |
|  select  |    res_1_V_write_assign_fu_80    |    0    |    31   |
|          |    res_2_V_write_assign_fu_102   |    0    |    31   |
|          |    res_3_V_write_assign_fu_124   |    0    |    31   |
|----------|----------------------------------|---------|---------|
|          |            tmp_1_fu_48           |    0    |    18   |
|   icmp   |           tmp_1_1_fu_70          |    0    |    18   |
|          |           tmp_1_2_fu_92          |    0    |    18   |
|          |          tmp_1_3_fu_114          |    0    |    18   |
|----------|----------------------------------|---------|---------|
|          |    data_3_V_read_1_read_fu_24    |    0    |    0    |
|   read   |    data_2_V_read_1_read_fu_30    |    0    |    0    |
|          |    data_1_V_read_1_read_fu_36    |    0    |    0    |
|          |    data_0_V_read_1_read_fu_42    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |             tmp_fu_54            |    0    |    0    |
|   trunc  |            tmp_7_fu_76           |    0    |    0    |
|          |            tmp_8_fu_98           |    0    |    0    |
|          |           tmp_9_fu_120           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |  res_0_V_write_assign_cast_fu_66 |    0    |    0    |
|   zext   |  res_1_V_write_assign_cast_fu_88 |    0    |    0    |
|          | res_2_V_write_assign_cast_fu_110 |    0    |    0    |
|          | res_3_V_write_assign_cast_fu_132 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            mrv_fu_136            |    0    |    0    |
|insertvalue|           mrv_1_fu_142           |    0    |    0    |
|          |           mrv_2_fu_148           |    0    |    0    |
|          |           mrv_3_fu_154           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   196   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   196  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   196  |
+-----------+--------+--------+
