// Seed: 182735001
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    output wand id_5,
    output supply1 id_6,
    output wor id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    output wire id_14,
    output tri id_15,
    input tri id_16,
    output wor id_17,
    output supply1 id_18,
    input tri0 id_19,
    input wor id_20,
    input tri0 id_21
);
  id_23(
      id_21, 1, id_4
  );
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7
);
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_3,
      id_6,
      id_0,
      id_6,
      id_6,
      id_3,
      id_1,
      id_6,
      id_0,
      id_1,
      id_6,
      id_7,
      id_4,
      id_3
  );
  assign modCall_1.type_27 = 0;
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
