// Seed: 3884908414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_5;
  assign id_5 = 1;
  wire id_6;
  assign id_1 = $display;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input  tri0 id_0,
    output tri  id_1,
    input  wire id_2
);
  initial $display(1, id_2);
  logic [7:0] id_4;
  supply0 id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  assign id_4[1] = id_2;
endmodule
