[1] Emery D. Berger, Kathryn S. McKinley, Robert D. Blumofe,
and Paul R. Wilson. Hoard: A Scalable Memory Allocator for
Multithreaded Applications. In Proceedings of the Symposium
on Architectural Support for Programming Languages and
Operating Systems, 2000.

[2] Shekhar Borkar and Andrew A Chien. The future of micro-
processors. Communications of the ACM, 2011.

[3] Hasan Cam, Mostafa Abd-El-Barr, and Sadiq M Sait. A high-
performance hardware-efficient memory allocation technique
and design. In Computer Design (ICCD), 1999.

[4] J. Morris Chang and Edward F Gehringer. A high perfor-
mance memory allocator for object-oriented systems. Trans-
actions on Computers, 1996.

[5] J Morris Chang, Witawas Srisa-An, and C-TD Lo. Architec-
tural support for dynamic memory management. In Computer
Design (ICCD), 2000.

[6] George O Collins Jr. Experience in automatic storage alloca-
tion. Communications of the ACM, 1961.

[7] WT Comfort. Multiword list items. Communications of the
ACM, 1964.

[8] Jason Evans. A Scalable Concurrent malloc Implementation
for FreeBSD. In Proceedings of the Technical BSD Confer-
ence, 2006.

[9] Jason Evans. Scalable memory allocation using jemalloc.
https: //goo.g1/rv12oK, 2011.

[10] T-.B. Ferreira, R. Matias, A. Macedo, and L.B. Araujo. An ex-
perimental study on memory allocators in multicore and mul-
tithreaded applications. In Parallel and Distributed Comput-
ing, Applications and Technologies (PDCAT), 2011.

[11] Sanjay Ghemawat and Paul Menage. TCMalloc: Thread-
caching malloc. http: //goog-perftools. sourceforge.
net /doc/tcmalloc .htm1, 2007.

[12] Svilen Kanev, Juan Pablo Darago, Kim Hazelwood, Tipp
Parthasarathy, Ranganathan amd Moseley, Gu-Yeon Wei, and
David Brooks. Profiling a warehouse-scale computer. In Com-
puter Architecture (ISCA), 2015.

[13] Svilen Kanev, Gu-Yeon Wei, and David Brooks. XJOSim:
power-performance modeling of mobile x86 cores. In Low-
power electronics and design (ISLPED), 2012.

[14] Kenneth C. Knowlton. A fast storage allocator. Communica-
tions of the ACM, 8(10), 1965.

[15] Sheng Li, Jung Ho Ahn, Richard D Strong, Jay B Brockman,
Dean M Tullsen, and Norman P Jouppi. McPAT: an integrated
power, area, and timing modeling framework for multicore

and manycore architectures. In Microarchitecture (MICRO),
2009.

[16] Wentong Li, Saraju P Mohanty, and Krishna Kavi. A page-
based hybrid (software-hardware) dynamic memory allocator.
Computer Architecture Letters (CAL), 2006.

[17] Wentong Li, Mehran Rezaei, Krishna Kavi, Afrin Naz, and
Philip Sweany. Feasibility of decoupling memory manage-
ment from the execution pipeline. Journal of Systems Archi-
tecture, 2007.

[18] Yandong Mao, Eddie Kohler, and Robert Morris. Cache
craftiness for fast multicore key-value storage. In EuroSys,
2012.

[19] Andrew Putnam, Adrian M Caulfield, Eric S Chung, Derek
Chiou, Kypros Constantinides, John Demme, Hadi Es-
maeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jan Gray,
et al. A reconfigurable fabric for accelerating large-scale dat-
acenter services. In Computer Architecture (ISCA), 2014.

[20] Wajahat Qadeer, Rehan Hameed, Ofer Shacham, Preethi
Venkatesan, Christos Kozyrakis, and Mark A Horowitz. Con-
volution engine: balancing efficiency & flexibility in special-
ized computing. In Computer Architecture (ISCA), 2013.

[21] Brandon Reagen, Paul Whatmough, Robert Adolf, Saketh
Rama, Hyunkwang Lee, Sae Kyu Lee, José Miguel
Hernandez-Lobato, Gu-Yeon Wei, and David Brooks. Min-
erva: Enabling low-power, highly-accurate deep neural net-
work accelerators. In Computer Architecture (ISCA), 2016.

[22] Yakun Sophia Shao, Brandon Reagen, Gu-Yeon Wei, and
David Brooks. The Aladdin Approach to Accelerator Design
and Modeling. IEEE Micro, 2015.

[23] Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad
Calder. Automatically characterizing large scale program
behavior. In Computer architecture (ISCA), 2002.

[24] CJ Stephenson. New methods for dynamic storage allocation
(fast fits). In Operating systems principles (SOSP), 1983.

[25] Supreet Jeloka and Naveen Bharathwaj Akesh and Dennis
Sylvester and David Blaauw. A 28nm Configurable Mem-
ory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell
Enabling Logic-in-Memory. Journal of Solid-State Circuits
(JSSC), 2016.

[26] M. Tadman. Fast-fit: A new hierarchical dynamic storage
allocation technique. Master’s thesis, 1978.

[27] Paul R Wilson, Mark S Johnston, Michael Neely, and David
Boles. Dynamic Storage Allocation: A Survey and Critical
Review. In International Workshop on Memory Management,
1995.