<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cirrus.h source code [linux-4.14.y/include/video/cirrus.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/video/cirrus.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-4.14.y</a>/<a href='..'>include</a>/<a href='./'>video</a>/<a href='cirrus.h.html'>cirrus.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * drivers/video/clgenfb.h - Cirrus Logic chipset constants</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 1999 Jeff Garzik &lt;jgarzik@pobox.com&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Original clgenfb author:  Frank Neumann</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Based on retz3fb.c and clgen.c:</i></td></tr>
<tr><th id="9">9</th><td><i> *      Copyright (C) 1997 Jes Sorensen</i></td></tr>
<tr><th id="10">10</th><td><i> *      Copyright (C) 1996 Frank Neumann</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> ***************************************************************</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * Format this code with GNU indent '-kr -i8 -pcs' options.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * This file is subject to the terms and conditions of the GNU General Public</i></td></tr>
<tr><th id="17">17</th><td><i> * License.  See the file COPYING in the main directory of this archive</i></td></tr>
<tr><th id="18">18</th><td><i> * for more details.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/__CLGENFB_H__">__CLGENFB_H__</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/__CLGENFB_H__" data-ref="_M/__CLGENFB_H__">__CLGENFB_H__</dfn></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/* OLD COMMENT: definitions for Piccolo/SD64 VGA controller chip   */</i></td></tr>
<tr><th id="26">26</th><td><i>/* OLD COMMENT: these definitions might most of the time also work */</i></td></tr>
<tr><th id="27">27</th><td><i>/* OLD COMMENT: for other CL-GD542x/543x based boards..            */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/*** External/General Registers ***/</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CL_POS102" data-ref="_M/CL_POS102">CL_POS102</dfn>	0x102  	/* POS102 register */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/CL_VSSM" data-ref="_M/CL_VSSM">CL_VSSM</dfn>		0x46e8 	/* Adapter Sleep */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CL_VSSM2" data-ref="_M/CL_VSSM2">CL_VSSM2</dfn>	0x3c3	/* Motherboard Sleep */</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*** VGA Sequencer Registers ***/</i></td></tr>
<tr><th id="35">35</th><td><i>/* the following are from the "extension registers" group */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR6" data-ref="_M/CL_SEQR6">CL_SEQR6</dfn>	0x6	/* Unlock ALL Extensions */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR7" data-ref="_M/CL_SEQR7">CL_SEQR7</dfn>	0x7	/* Extended Sequencer Mode */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR8" data-ref="_M/CL_SEQR8">CL_SEQR8</dfn>	0x8	/* EEPROM Control */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR9" data-ref="_M/CL_SEQR9">CL_SEQR9</dfn>	0x9	/* Scratch Pad 0 (do not access!) */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CL_SEQRA" data-ref="_M/CL_SEQRA">CL_SEQRA</dfn>	0xa	/* Scratch Pad 1 (do not access!) */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CL_SEQRB" data-ref="_M/CL_SEQRB">CL_SEQRB</dfn>	0xb	/* VCLK0 Numerator */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CL_SEQRC" data-ref="_M/CL_SEQRC">CL_SEQRC</dfn>	0xc	/* VCLK1 Numerator */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CL_SEQRD" data-ref="_M/CL_SEQRD">CL_SEQRD</dfn>	0xd	/* VCLK2 Numerator */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CL_SEQRE" data-ref="_M/CL_SEQRE">CL_SEQRE</dfn>	0xe	/* VCLK3 Numerator */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CL_SEQRF" data-ref="_M/CL_SEQRF">CL_SEQRF</dfn>	0xf	/* DRAM Control */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR10" data-ref="_M/CL_SEQR10">CL_SEQR10</dfn>	0x10	/* Graphics Cursor X Position */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR11" data-ref="_M/CL_SEQR11">CL_SEQR11</dfn>	0x11	/* Graphics Cursor Y Position */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR12" data-ref="_M/CL_SEQR12">CL_SEQR12</dfn>	0x12	/* Graphics Cursor Attributes */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR13" data-ref="_M/CL_SEQR13">CL_SEQR13</dfn>	0x13	/* Graphics Cursor Pattern Address Offset */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR14" data-ref="_M/CL_SEQR14">CL_SEQR14</dfn>	0x14	/* Scratch Pad 2 (CL-GD5426/'28 Only) (do not access!) */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR15" data-ref="_M/CL_SEQR15">CL_SEQR15</dfn>	0x15	/* Scratch Pad 3 (CL-GD5426/'28 Only) (do not access!) */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR16" data-ref="_M/CL_SEQR16">CL_SEQR16</dfn>	0x16	/* Performance Tuning (CL-GD5424/'26/'28 Only) */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR17" data-ref="_M/CL_SEQR17">CL_SEQR17</dfn>	0x17	/* Configuration ReadBack and Extended Control (CL-GF5428 Only) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR18" data-ref="_M/CL_SEQR18">CL_SEQR18</dfn>	0x18	/* Signature Generator Control (Not CL-GD5420) */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR19" data-ref="_M/CL_SEQR19">CL_SEQR19</dfn>	0x19	/* Signature Generator Result Low Byte (Not CL-GD5420) */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR1A" data-ref="_M/CL_SEQR1A">CL_SEQR1A</dfn>	0x1a	/* Signature Generator Result High Byte (Not CL-GD5420) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR1B" data-ref="_M/CL_SEQR1B">CL_SEQR1B</dfn>	0x1b	/* VCLK0 Denominator and Post-Scalar Value */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR1C" data-ref="_M/CL_SEQR1C">CL_SEQR1C</dfn>	0x1c	/* VCLK1 Denominator and Post-Scalar Value */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR1D" data-ref="_M/CL_SEQR1D">CL_SEQR1D</dfn>	0x1d	/* VCLK2 Denominator and Post-Scalar Value */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR1E" data-ref="_M/CL_SEQR1E">CL_SEQR1E</dfn>	0x1e	/* VCLK3 Denominator and Post-Scalar Value */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CL_SEQR1F" data-ref="_M/CL_SEQR1F">CL_SEQR1F</dfn>	0x1f	/* BIOS ROM write enable and MCLK Select */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/*** CRT Controller Registers ***/</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/CL_CRT22" data-ref="_M/CL_CRT22">CL_CRT22</dfn>	0x22	/* Graphics Data Latches ReadBack */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CL_CRT24" data-ref="_M/CL_CRT24">CL_CRT24</dfn>	0x24	/* Attribute Controller Toggle ReadBack */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CL_CRT26" data-ref="_M/CL_CRT26">CL_CRT26</dfn>	0x26	/* Attribute Controller Index ReadBack */</u></td></tr>
<tr><th id="67">67</th><td><i>/* the following are from the "extension registers" group */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CL_CRT19" data-ref="_M/CL_CRT19">CL_CRT19</dfn>	0x19	/* Interlace End */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CL_CRT1A" data-ref="_M/CL_CRT1A">CL_CRT1A</dfn>	0x1a	/* Interlace Control */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/CL_CRT1B" data-ref="_M/CL_CRT1B">CL_CRT1B</dfn>	0x1b	/* Extended Display Controls */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CL_CRT1C" data-ref="_M/CL_CRT1C">CL_CRT1C</dfn>	0x1c	/* Sync adjust and genlock register */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CL_CRT1D" data-ref="_M/CL_CRT1D">CL_CRT1D</dfn>	0x1d	/* Overlay Extended Control register */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CL_CRT1E" data-ref="_M/CL_CRT1E">CL_CRT1E</dfn>	0x1e	/* Another overflow register */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CL_CRT25" data-ref="_M/CL_CRT25">CL_CRT25</dfn>	0x25	/* Part Status Register */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CL_CRT27" data-ref="_M/CL_CRT27">CL_CRT27</dfn>	0x27	/* ID Register */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CL_CRT51" data-ref="_M/CL_CRT51">CL_CRT51</dfn>	0x51	/* P4 disable "flicker fixer" */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/*** Graphics Controller Registers ***/</i></td></tr>
<tr><th id="79">79</th><td><i>/* the following are from the "extension registers" group */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CL_GR9" data-ref="_M/CL_GR9">CL_GR9</dfn>		0x9	/* Offset Register 0 */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CL_GRA" data-ref="_M/CL_GRA">CL_GRA</dfn>		0xa	/* Offset Register 1 */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CL_GRB" data-ref="_M/CL_GRB">CL_GRB</dfn>		0xb	/* Graphics Controller Mode Extensions */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CL_GRC" data-ref="_M/CL_GRC">CL_GRC</dfn>		0xc	/* Color Key (CL-GD5424/'26/'28 Only) */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CL_GRD" data-ref="_M/CL_GRD">CL_GRD</dfn>		0xd	/* Color Key Mask (CL-GD5424/'26/'28 Only) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CL_GRE" data-ref="_M/CL_GRE">CL_GRE</dfn>		0xe	/* Miscellaneous Control (Cl-GD5428 Only) */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CL_GRF" data-ref="_M/CL_GRF">CL_GRF</dfn>		0xf	/* Display Compression Control register */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CL_GR10" data-ref="_M/CL_GR10">CL_GR10</dfn>		0x10	/* 16-bit Pixel BG Color High Byte (Not CL-GD5420) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CL_GR11" data-ref="_M/CL_GR11">CL_GR11</dfn>		0x11	/* 16-bit Pixel FG Color High Byte (Not CL-GD5420) */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CL_GR12" data-ref="_M/CL_GR12">CL_GR12</dfn>		0x12	/* Background Color Byte 2 Register */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CL_GR13" data-ref="_M/CL_GR13">CL_GR13</dfn>		0x13	/* Foreground Color Byte 2 Register */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CL_GR14" data-ref="_M/CL_GR14">CL_GR14</dfn>		0x14	/* Background Color Byte 3 Register */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CL_GR15" data-ref="_M/CL_GR15">CL_GR15</dfn>		0x15	/* Foreground Color Byte 3 Register */</u></td></tr>
<tr><th id="93">93</th><td><i>/* the following are CL-GD5426/'28 specific blitter registers */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CL_GR20" data-ref="_M/CL_GR20">CL_GR20</dfn>		0x20	/* BLT Width Low */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CL_GR21" data-ref="_M/CL_GR21">CL_GR21</dfn>		0x21	/* BLT Width High */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CL_GR22" data-ref="_M/CL_GR22">CL_GR22</dfn>		0x22	/* BLT Height Low */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CL_GR23" data-ref="_M/CL_GR23">CL_GR23</dfn>		0x23	/* BLT Height High */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CL_GR24" data-ref="_M/CL_GR24">CL_GR24</dfn>		0x24	/* BLT Destination Pitch Low */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CL_GR25" data-ref="_M/CL_GR25">CL_GR25</dfn>		0x25	/* BLT Destination Pitch High */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CL_GR26" data-ref="_M/CL_GR26">CL_GR26</dfn>		0x26	/* BLT Source Pitch Low */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CL_GR27" data-ref="_M/CL_GR27">CL_GR27</dfn>		0x27	/* BLT Source Pitch High */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CL_GR28" data-ref="_M/CL_GR28">CL_GR28</dfn>		0x28	/* BLT Destination Start Low */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CL_GR29" data-ref="_M/CL_GR29">CL_GR29</dfn>		0x29	/* BLT Destination Start Mid */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CL_GR2A" data-ref="_M/CL_GR2A">CL_GR2A</dfn>		0x2a	/* BLT Destination Start High */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CL_GR2C" data-ref="_M/CL_GR2C">CL_GR2C</dfn>		0x2c	/* BLT Source Start Low */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CL_GR2D" data-ref="_M/CL_GR2D">CL_GR2D</dfn>		0x2d	/* BLT Source Start Mid */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CL_GR2E" data-ref="_M/CL_GR2E">CL_GR2E</dfn>		0x2e	/* BLT Source Start High */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CL_GR2F" data-ref="_M/CL_GR2F">CL_GR2F</dfn>		0x2f	/* Picasso IV Blitter compat mode..? */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CL_GR30" data-ref="_M/CL_GR30">CL_GR30</dfn>		0x30	/* BLT Mode */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CL_GR31" data-ref="_M/CL_GR31">CL_GR31</dfn>		0x31	/* BLT Start/Status */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CL_GR32" data-ref="_M/CL_GR32">CL_GR32</dfn>		0x32	/* BLT Raster Operation */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CL_GR33" data-ref="_M/CL_GR33">CL_GR33</dfn>		0x33	/* another P4 "compat" register.. */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CL_GR34" data-ref="_M/CL_GR34">CL_GR34</dfn>		0x34	/* Transparent Color Select Low */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CL_GR35" data-ref="_M/CL_GR35">CL_GR35</dfn>		0x35	/* Transparent Color Select High */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CL_GR38" data-ref="_M/CL_GR38">CL_GR38</dfn>		0x38	/* Source Transparent Color Mask Low */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/CL_GR39" data-ref="_M/CL_GR39">CL_GR39</dfn>		0x39	/* Source Transparent Color Mask High */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/*** Attribute Controller Registers ***/</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/CL_AR33" data-ref="_M/CL_AR33">CL_AR33</dfn>		0x33	/* The "real" Pixel Panning register (?) */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CL_AR34" data-ref="_M/CL_AR34">CL_AR34</dfn>		0x34	/* TEST */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="22">endif</span> /* __CLGENFB_H__ */</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../drivers/gpu/drm/cirrus/cirrus_mode.c.html'>linux-4.14.y/drivers/gpu/drm/cirrus/cirrus_mode.c</a><br/>Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
