<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>circuitgraph.io API documentation</title>
<meta name="description" content="Functions for reading/writing CircuitGraphs" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitgraph.io</code></h1>
</header>
<section id="section-intro">
<p>Functions for reading/writing CircuitGraphs</p>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">&#34;&#34;&#34;Functions for reading/writing CircuitGraphs&#34;&#34;&#34;

import re
import os
from glob import glob
import tempfile

from pyeda.parsing import boolexpr
import pyverilog
from pyverilog.vparser.parser import VerilogParser
from pyverilog.vparser import ast as ast_types

from circuitgraph import Circuit


class SequentialElement:
    &#34;&#34;&#34;Defines a representation of a sequential element for reading/writing
    sequential circuits.&#34;&#34;&#34;

    def __init__(self, name, seq_type, io, code_def):
        &#34;&#34;&#34;
        Parameters
        ----------
        name: str
                Name of the element (the module name)
        type: str
                The type of sequential element, either &#39;ff&#39; or &#39;lat&#39;
        io: dict of str:str
                The mapping the &#39;d&#39;, &#39;q&#39;, &#39;clk&#39;, and potentially &#39;r&#39;, &#39;s&#39;
                ports to the names of the ports on the module
        code_def:
                The code defining the module, used for writing the circuit
                to verilog
        &#34;&#34;&#34;
        self.name = name
        self.seq_type = seq_type
        self.io = io
        self.code_def = code_def


default_seq_types = [
    SequentialElement(
        name=&#34;fflopd&#34;,
        seq_type=&#34;ff&#34;,
        io={&#34;d&#34;: &#34;D&#34;, &#34;q&#34;: &#34;Q&#34;, &#34;clk&#34;: &#34;CK&#34;},
        code_def=&#34;module fflopd(CK, D, Q);\n&#34;
        &#34;  input CK, D;\n&#34;
        &#34;  output Q;\n&#34;
        &#34;  wire CK, D;\n&#34;
        &#34;  wire Q;\n&#34;
        &#34;  wire next_state;\n&#34;
        &#34;  reg  qi;\n&#34;
        &#34;  assign #1 Q = qi;\n&#34;
        &#34;  assign next_state = D;\n&#34;
        &#34;  always\n&#34;
        &#34;    @(posedge CK)\n&#34;
        &#34;      qi &lt;= next_state;\n&#34;
        &#34;  initial\n&#34;
        &#34;    qi &lt;= 1&#39;b0;\n&#34;
        &#34;endmodule&#34;,
    ),
    SequentialElement(
        name=&#34;latchdrs&#34;,
        seq_type=&#34;lat&#34;,
        io={&#34;d&#34;: &#34;D&#34;, &#34;q&#34;: &#34;Q&#34;, &#34;clk&#34;: &#34;ENA&#34;, &#34;r&#34;: &#34;R&#34;, &#34;s&#34;: &#34;S&#34;},
        code_def=&#34;&#34;,
    ),
]


cadence_seq_types = [
    # Note that this is a modified version of CDN_flop with only a synchronous
    # reset that always resets to 0
    SequentialElement(
        name=&#34;CDN_flop&#34;,
        seq_type=&#34;ff&#34;,
        io={&#34;d&#34;: &#34;d&#34;, &#34;q&#34;: &#34;q&#34;, &#34;clk&#34;: &#34;clk&#34;, &#34;r&#34;: &#34;srl&#34;},
        code_def=&#34;module CDN_flop(clk, d, srl, q);\n&#34;
        &#34;  input clk, d, srl;\n&#34;
        &#34;  output q;\n&#34;
        &#34;  wire clk, d, srl;\n&#34;
        &#34;  wire q;\n&#34;
        &#34;  reg  qi;\n&#34;
        &#34;  assign #1 q = qi;\n&#34;
        &#34;  always\n&#34;
        &#34;    @(posedge clk)\n&#34;
        &#34;      if (srl)\n&#34;
        &#34;        qi &lt;= 1&#39;b0;\n&#34;
        &#34;      else if (sena)\n&#34;
        &#34;        qi &lt;= d;\n&#34;
        &#34;      end\n&#34;
        &#34;  initial\n&#34;
        &#34;    qi &lt;= 1&#39;b0;\n&#34;
        &#34;endmodule&#34;,
    )
]


def from_file(path, name=None, seq_types=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a verilog file.

    Parameters
    ----------
    path: str
            the path to the file to read from.
    name: str
            the name of the module to read if different from the filename.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    ext = path.split(&#34;.&#34;)[-1]
    if name is None:
        name = path.split(&#34;/&#34;)[-1].replace(f&#34;.{ext}&#34;, &#34;&#34;)
    with open(path, &#34;r&#34;) as f:
        netlist = f.read()
    if ext == &#34;v&#34;:
        return verilog_to_circuit(netlist, name, seq_types)
    elif ext == &#34;bench&#34;:
        return bench_to_circuit(netlist, name)
    else:
        raise ValueError(f&#34;extension {ext} not supported&#34;)


def from_lib(circuit, name=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a netlist in the `netlists`
    folder

    Parameters
    ----------
    circuit: the name of the netlist.
    name: the module name, if different from the netlist name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    path = glob(f&#34;{os.path.dirname(__file__)}/netlists/{circuit}.*&#34;)[0]
    return from_file(path, name)


def bench_to_circuit(bench, name):
    &#34;&#34;&#34;
    Creates a new Circuit from a bench string.

    Parameters
    ----------
    bench: str
            bench code.
    name: str
            the module name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    # create circuit
    c = Circuit(name=name)

    # get inputs
    in_regex = r&#34;(?:INPUT|input)\s*\((.+?)\)&#34;
    for net_str in re.findall(in_regex, bench, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.add(n, &#34;input&#34;)

    # handle gates
    regex = r&#34;(\S+)\s*=\s*(NOT|OR|NOR|AND|NAND|XOR|XNOR|not|or|nor|and|nand|not|xor|xnor)\((.+?)\)&#34;
    for net, gate, input_str in re.findall(regex, bench):
        # parse all nets
        inputs = (
            input_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        )

    # get outputs
    in_regex = r&#34;(?:OUTPUT|output)\s*\((.+?)\)&#34;
    for net_str in re.findall(in_regex, bench, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.set_output(n)

    return c


def verilog_to_circuit(verilog, name, seq_types=None):
    &#34;&#34;&#34;
    Creates a new Circuit from a verilog file.

    Parameters
    ----------
    path: str
            verilog code.
    name: str
            the module name.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    if seq_types is None:
        seq_types = default_seq_types

    c = Circuit(name=name)
    with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph&#34;) as d:
        codeparser = VerilogParser(outputdir=d, debug=False)
        ast = codeparser.parse(verilog, debug=False)
        description = ast.children()[0]

        module_def = [d for d in description.children() if d.name == name]
        if not module_def:
            raise ValueError(f&#34;Module {name} not found&#34;)
        module_def = module_def[0]
        outputs = set()
        widths = dict()
        for child in module_def.children():
            if type(child) == ast_types.Paramlist:
                if child.children():
                    raise ValueError(
                        f&#34;circuitgraph cannot parse parameters (line {child.lineno})&#34;
                    )
            # Parse portlist
            elif type(child) == ast_types.Portlist:
                for cip in [i for i in child.children() if type(i) == ast_types.Ioport]:
                    for ci in cip.children():
                        parse_io(c, ci, outputs)
            # Parse declarations
            elif type(child) == ast_types.Decl:
                if ast_types.Parameter in [type(i) for i in child.children()]:
                    raise ValueError(
                        f&#34;circuitgraph cannot parse parameters (line {child.lineno})&#34;
                    )
                for ci in [
                    i
                    for i in child.children()
                    if type(i) in [ast_types.Input, ast_types.Output]
                ]:
                    parse_io(c, ci, outputs)
            # Parse instances
            elif type(child) == ast_types.InstanceList:
                for instance in child.instances:
                    if instance.module in [
                        &#34;buf&#34;,
                        &#34;not&#34;,
                        &#34;and&#34;,
                        &#34;nand&#34;,
                        &#34;or&#34;,
                        &#34;nor&#34;,
                        &#34;xor&#34;,
                        &#34;xnor&#34;,
                    ]:
                        gate = instance.module
                        dest = parse_argument(instance.portlist[0].argname, c)
                        sources = [
                            parse_argument(i.argname, c) for i in instance.portlist[1:]
                        ]
                        c.add(dest, gate, fanin=sources, output=dest in outputs)
                    elif instance.module in [i.name for i in seq_types]:
                        if instance.portlist[0].portname is None:
                            raise ValueError(
                                &#34;circuitgraph can only parse &#34;
                                &#34;sequential instances declared &#34;
                                &#34;with port argument notation &#34;
                                f&#34;(line {instance.lineno})&#34;
                            )
                        seq_type = [i for i in seq_types if i.name == instance.module][
                            0
                        ]
                        ports = {
                            p.portname: parse_argument(p.argname, c)
                            for p in instance.portlist
                        }
                        c.add(
                            ports.get(seq_type.io.get(&#34;q&#34;)),
                            seq_type.seq_type,
                            fanin=ports.get(seq_type.io.get(&#34;d&#34;)),
                            clk=ports.get(seq_type.io.get(&#34;clk&#34;)),
                            r=ports.get(seq_type.io.get(&#34;r&#34;)),
                            s=ports.get(seq_type.io.get(&#34;s&#34;)),
                            output=ports.get(seq_type.io.get(&#34;q&#34;)) in outputs,
                        )
                    else:
                        raise ValueError(
                            &#34;circuitgraph cannot parse instance of &#34;
                            f&#34;type {instance.module} (line &#34;
                            f&#34;{instance.lineno})&#34;
                        )
            # Parse assigns
            elif type(child) == ast_types.Assign:
                dest = child.left.var
                dest = parse_argument(dest, c)
                if type(child.right.var) == ast_types.IntConst:
                    c.add(
                        dest, f&#34;{child.right.var.value[-1]}&#34;, output=dest in outputs,
                    )
                elif issubclass(type(child.right.var), ast_types.Operator):
                    parse_operator(child.right.var, c, outputs, dest=dest)
                elif issubclass(type(child.right.var), ast_types.Concat):
                    raise ValueError(
                        &#34;circuitgraph cannot parse concatenations &#34;
                        f&#34;(line {child.right.var.lineno})&#34;
                    )
                elif type(child.right.var) == ast_types.Identifier:
                    c.add(
                        dest, &#34;buf&#34;, output=dest in outputs, fanin=child.right.var.name
                    )
            else:
                raise ValueError(
                    &#34;circuitgraph cannot parse statements of type &#34;
                    f&#34;{type(child)} (line {child.lineno})&#34;
                )

    return c


def parse_io(c, ci, outputs):
    if ci.width:
        cis = [
            f&#34;{ci.name}[{i}]&#34;
            for i in range(int(ci.width.lsb.value), int(ci.width.msb.value) + 1)
        ]
        if not ci.name.startswith(&#34;\\&#34;):
            cis = [f&#34;\{i}&#34; for i in cis]
    else:
        cis = [ci.name]
    if type(ci) == ast_types.Input:
        for i in cis:
            c.add(i, &#34;input&#34;)
    elif type(ci) == ast_types.Output:
        outputs.update(set(cis))


def parse_argument(argname, circuit):
    if type(argname) == ast_types.Pointer:
        if argname.var.name.startswith(&#34;\\&#34;):
            return f&#34;{argname.var}[{argname.ptr}]&#34;
        else:
            return f&#34;\\{argname.var}[{argname.ptr}]&#34;
    elif type(argname) == ast_types.IntConst:
        circuit.add(f&#34;tie_{argname.value[-1]}&#34;, argname.value[-1])
        return f&#34;tie_{argname.value[-1]}&#34;
    elif issubclass(type(argname), ast_types.Concat):
        raise ValueError(
            f&#34;circuitgraph cannot parse concatenations (line {argname.lineno})&#34;
        )
    elif type(argname) == ast_types.Partselect:
        raise ValueError(
            &#34;circuitgrpah cannot parse part select &#34;
            f&#34;statements (line {argname.lineno})&#34;
        )
    return argname.name


def parse_operator(operator, circuit, outputs, dest=None):
    if type(operator) == ast_types.IntConst:
        circuit.add(f&#34;tie_{operator.value[-1]}&#34;, operator.value[-1])
        return f&#34;tie_{operator.value[-1]}&#34;
    elif not issubclass(type(operator), ast_types.Operator):
        return parse_argument(operator, circuit)
    fanin = [parse_operator(o, circuit, outputs) for o in operator.children()]
    op = str(operator)[1:].split()[0].lower()
    # pyverilog parses `~` as &#39;unot&#39;
    if op == &#34;unot&#34;:
        op = &#34;not&#34;
    # multibit operators (not yet parsable)
    if op.startswith(&#34;l&#34;):
        raise ValueError(
            f&#34;circuitgraph cannot parse multibit operators (line {operator.lineno})&#34;
        )
    if dest is None:
        dest = f&#34;{op}_{&#39;_&#39;.join(fanin)}&#34;
        if any(i.startswith(&#34;\\&#34;) for i in fanin):
            dest = dest.replace(&#34;\\&#34;, &#34;&#34;)
            dest = f&#34;\\{dest}&#34;
    circuit.add(dest, op, fanin=fanin, output=dest in outputs)
    return dest


def to_file(c, path, seq_types=None):
    &#34;&#34;&#34;
    Writes a `Circuit` to a verilog file.

    Parameters
    ----------
    c: Circut
            the circuit
    path: str
            the path to the file to read from.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.
    &#34;&#34;&#34;
    with open(path, &#34;w&#34;) as f:
        f.write(circuit_to_verilog(c, seq_types))


def circuit_to_verilog(c, seq_types=None):
    &#34;&#34;&#34;
    Generates a str of verilog code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into verilog.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    str
        verilog code.
    &#34;&#34;&#34;
    inputs = []
    outputs = []
    insts = []
    wires = []
    defs = set()

    if seq_types is None:
        seq_types = default_seq_types

    def sanitize_name(n):
        if n.startswith(&#34;\\&#34;):
            return f&#34;{n} &#34;
        return n

    def sanitize_instance(n):
        if n.startswith(&#34;\\&#34;):
            n_gate = n.replace(&#34;\\&#34;, &#34;&#34;)
            return f&#34;\\g_{n_gate}&#34;
        else:
            return f&#34;g_{n}&#34;

    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = &#34;, &#34;.join(sanitize_name(p) for p in c.fanin(n))
            insts.append(
                f&#34;{c.type(n)} {sanitize_instance(n)} &#34; f&#34;({sanitize_name(n)}, {fanin})&#34;
            )
            if not c.output(n):
                wires.append(n)
        elif c.type(n) in [&#34;0&#34;, &#34;1&#34;]:
            insts.append(f&#34;assign {sanitize_name(n)} = 1&#39;b{c.type(n)}&#34;)
        elif c.type(n) in [&#34;input&#34;]:
            inputs.append(n)
        elif c.type(n) in [&#34;ff&#34;, &#34;lat&#34;]:
            if not c.output(n):
                wires.append(n)

            # get template
            for s in seq_types:
                if s.seq_type == c.type(n):
                    seq = s
                    defs.add(s.code_def)
                    break

            # connect
            io = []
            if c.d(n):
                d = sanitize_name(c.d(n))
                io.append(f&#34;.{seq.io[&#39;d&#39;]}({d})&#34;)
            if c.r(n):
                r = sanitize_name(c.r(n))
                io.append(f&#34;.{seq.io[&#39;r&#39;]}({r})&#34;)
            if c.s(n):
                s = sanitize_name(c.s(n))
                io.append(f&#34;.{seq.io[&#39;s&#39;]}({s})&#34;)
            if c.clk(n):
                clk = sanitize_name(c.clk(n))
                io.append(f&#34;.{seq.io[&#39;clk&#39;]}({clk})&#34;)
            io.append(f&#34;.{seq.io[&#39;q&#39;]}({sanitize_name(n)})&#34;)
            insts.append(f&#34;{seq.name} {sanitize_instance(n)} ({&#39;, &#39;.join(io)})&#34;)

        else:
            raise ValueError(f&#34;unknown gate type: {c.type(n)}&#34;)

        if c.output(n):
            outputs.append(n)

    verilog = f&#34;module {c.name} (&#34;
    verilog += &#34;, &#34;.join(sanitize_name(i) for i in inputs + outputs)
    verilog += &#34;);\n&#34;
    verilog += &#34;&#34;.join(f&#34;  input {sanitize_name(inp)};\n&#34; for inp in inputs)
    verilog += &#34;&#34;.join(f&#34;  output {sanitize_name(out)};\n&#34; for out in outputs)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  wire {sanitize_name(wire)};\n&#34; for wire in wires)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  {inst};\n&#34; for inst in insts)
    verilog += &#34;endmodule\n&#34;
    verilog += &#34;\n&#34;
    verilog += &#34;\n&#34;.join(defs)

    return verilog</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="circuitgraph.io.bench_to_circuit"><code class="name flex">
<span>def <span class="ident">bench_to_circuit</span></span>(<span>bench, name)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new Circuit from a bench string.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>bench</code></strong> :&ensp;<code>str</code></dt>
<dd>bench code.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the module name.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def bench_to_circuit(bench, name):
    &#34;&#34;&#34;
    Creates a new Circuit from a bench string.

    Parameters
    ----------
    bench: str
            bench code.
    name: str
            the module name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    # create circuit
    c = Circuit(name=name)

    # get inputs
    in_regex = r&#34;(?:INPUT|input)\s*\((.+?)\)&#34;
    for net_str in re.findall(in_regex, bench, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.add(n, &#34;input&#34;)

    # handle gates
    regex = r&#34;(\S+)\s*=\s*(NOT|OR|NOR|AND|NAND|XOR|XNOR|not|or|nor|and|nand|not|xor|xnor)\((.+?)\)&#34;
    for net, gate, input_str in re.findall(regex, bench):
        # parse all nets
        inputs = (
            input_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        )

    # get outputs
    in_regex = r&#34;(?:OUTPUT|output)\s*\((.+?)\)&#34;
    for net_str in re.findall(in_regex, bench, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.set_output(n)

    return c</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.circuit_to_verilog"><code class="name flex">
<span>def <span class="ident">circuit_to_verilog</span></span>(<span>c, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates a str of verilog code from a <code>CircuitGraph</code>.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circuit</code></dt>
<dd>the circuit to turn into verilog.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the sequential element types.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>verilog code.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def circuit_to_verilog(c, seq_types=None):
    &#34;&#34;&#34;
    Generates a str of verilog code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into verilog.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    str
        verilog code.
    &#34;&#34;&#34;
    inputs = []
    outputs = []
    insts = []
    wires = []
    defs = set()

    if seq_types is None:
        seq_types = default_seq_types

    def sanitize_name(n):
        if n.startswith(&#34;\\&#34;):
            return f&#34;{n} &#34;
        return n

    def sanitize_instance(n):
        if n.startswith(&#34;\\&#34;):
            n_gate = n.replace(&#34;\\&#34;, &#34;&#34;)
            return f&#34;\\g_{n_gate}&#34;
        else:
            return f&#34;g_{n}&#34;

    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = &#34;, &#34;.join(sanitize_name(p) for p in c.fanin(n))
            insts.append(
                f&#34;{c.type(n)} {sanitize_instance(n)} &#34; f&#34;({sanitize_name(n)}, {fanin})&#34;
            )
            if not c.output(n):
                wires.append(n)
        elif c.type(n) in [&#34;0&#34;, &#34;1&#34;]:
            insts.append(f&#34;assign {sanitize_name(n)} = 1&#39;b{c.type(n)}&#34;)
        elif c.type(n) in [&#34;input&#34;]:
            inputs.append(n)
        elif c.type(n) in [&#34;ff&#34;, &#34;lat&#34;]:
            if not c.output(n):
                wires.append(n)

            # get template
            for s in seq_types:
                if s.seq_type == c.type(n):
                    seq = s
                    defs.add(s.code_def)
                    break

            # connect
            io = []
            if c.d(n):
                d = sanitize_name(c.d(n))
                io.append(f&#34;.{seq.io[&#39;d&#39;]}({d})&#34;)
            if c.r(n):
                r = sanitize_name(c.r(n))
                io.append(f&#34;.{seq.io[&#39;r&#39;]}({r})&#34;)
            if c.s(n):
                s = sanitize_name(c.s(n))
                io.append(f&#34;.{seq.io[&#39;s&#39;]}({s})&#34;)
            if c.clk(n):
                clk = sanitize_name(c.clk(n))
                io.append(f&#34;.{seq.io[&#39;clk&#39;]}({clk})&#34;)
            io.append(f&#34;.{seq.io[&#39;q&#39;]}({sanitize_name(n)})&#34;)
            insts.append(f&#34;{seq.name} {sanitize_instance(n)} ({&#39;, &#39;.join(io)})&#34;)

        else:
            raise ValueError(f&#34;unknown gate type: {c.type(n)}&#34;)

        if c.output(n):
            outputs.append(n)

    verilog = f&#34;module {c.name} (&#34;
    verilog += &#34;, &#34;.join(sanitize_name(i) for i in inputs + outputs)
    verilog += &#34;);\n&#34;
    verilog += &#34;&#34;.join(f&#34;  input {sanitize_name(inp)};\n&#34; for inp in inputs)
    verilog += &#34;&#34;.join(f&#34;  output {sanitize_name(out)};\n&#34; for out in outputs)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  wire {sanitize_name(wire)};\n&#34; for wire in wires)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  {inst};\n&#34; for inst in insts)
    verilog += &#34;endmodule\n&#34;
    verilog += &#34;\n&#34;
    verilog += &#34;\n&#34;.join(defs)

    return verilog</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.from_file"><code class="name flex">
<span>def <span class="ident">from_file</span></span>(<span>path, name=None, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new <code>Circuit</code> from a verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code></dt>
<dd>the path to the file to read from.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the name of the module to read if different from the filename.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the types of sequential elements in the file.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def from_file(path, name=None, seq_types=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a verilog file.

    Parameters
    ----------
    path: str
            the path to the file to read from.
    name: str
            the name of the module to read if different from the filename.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    ext = path.split(&#34;.&#34;)[-1]
    if name is None:
        name = path.split(&#34;/&#34;)[-1].replace(f&#34;.{ext}&#34;, &#34;&#34;)
    with open(path, &#34;r&#34;) as f:
        netlist = f.read()
    if ext == &#34;v&#34;:
        return verilog_to_circuit(netlist, name, seq_types)
    elif ext == &#34;bench&#34;:
        return bench_to_circuit(netlist, name)
    else:
        raise ValueError(f&#34;extension {ext} not supported&#34;)</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.from_lib"><code class="name flex">
<span>def <span class="ident">from_lib</span></span>(<span>circuit, name=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new <code>Circuit</code> from a netlist in the <code>netlists</code>
folder</p>
<h2 id="parameters">Parameters</h2>
<p>circuit: the name of the netlist.
name: the module name, if different from the netlist name.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def from_lib(circuit, name=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a netlist in the `netlists`
    folder

    Parameters
    ----------
    circuit: the name of the netlist.
    name: the module name, if different from the netlist name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    path = glob(f&#34;{os.path.dirname(__file__)}/netlists/{circuit}.*&#34;)[0]
    return from_file(path, name)</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.parse_argument"><code class="name flex">
<span>def <span class="ident">parse_argument</span></span>(<span>argname, circuit)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def parse_argument(argname, circuit):
    if type(argname) == ast_types.Pointer:
        if argname.var.name.startswith(&#34;\\&#34;):
            return f&#34;{argname.var}[{argname.ptr}]&#34;
        else:
            return f&#34;\\{argname.var}[{argname.ptr}]&#34;
    elif type(argname) == ast_types.IntConst:
        circuit.add(f&#34;tie_{argname.value[-1]}&#34;, argname.value[-1])
        return f&#34;tie_{argname.value[-1]}&#34;
    elif issubclass(type(argname), ast_types.Concat):
        raise ValueError(
            f&#34;circuitgraph cannot parse concatenations (line {argname.lineno})&#34;
        )
    elif type(argname) == ast_types.Partselect:
        raise ValueError(
            &#34;circuitgrpah cannot parse part select &#34;
            f&#34;statements (line {argname.lineno})&#34;
        )
    return argname.name</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.parse_io"><code class="name flex">
<span>def <span class="ident">parse_io</span></span>(<span>c, ci, outputs)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def parse_io(c, ci, outputs):
    if ci.width:
        cis = [
            f&#34;{ci.name}[{i}]&#34;
            for i in range(int(ci.width.lsb.value), int(ci.width.msb.value) + 1)
        ]
        if not ci.name.startswith(&#34;\\&#34;):
            cis = [f&#34;\{i}&#34; for i in cis]
    else:
        cis = [ci.name]
    if type(ci) == ast_types.Input:
        for i in cis:
            c.add(i, &#34;input&#34;)
    elif type(ci) == ast_types.Output:
        outputs.update(set(cis))</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.parse_operator"><code class="name flex">
<span>def <span class="ident">parse_operator</span></span>(<span>operator, circuit, outputs, dest=None)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def parse_operator(operator, circuit, outputs, dest=None):
    if type(operator) == ast_types.IntConst:
        circuit.add(f&#34;tie_{operator.value[-1]}&#34;, operator.value[-1])
        return f&#34;tie_{operator.value[-1]}&#34;
    elif not issubclass(type(operator), ast_types.Operator):
        return parse_argument(operator, circuit)
    fanin = [parse_operator(o, circuit, outputs) for o in operator.children()]
    op = str(operator)[1:].split()[0].lower()
    # pyverilog parses `~` as &#39;unot&#39;
    if op == &#34;unot&#34;:
        op = &#34;not&#34;
    # multibit operators (not yet parsable)
    if op.startswith(&#34;l&#34;):
        raise ValueError(
            f&#34;circuitgraph cannot parse multibit operators (line {operator.lineno})&#34;
        )
    if dest is None:
        dest = f&#34;{op}_{&#39;_&#39;.join(fanin)}&#34;
        if any(i.startswith(&#34;\\&#34;) for i in fanin):
            dest = dest.replace(&#34;\\&#34;, &#34;&#34;)
            dest = f&#34;\\{dest}&#34;
    circuit.add(dest, op, fanin=fanin, output=dest in outputs)
    return dest</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.to_file"><code class="name flex">
<span>def <span class="ident">to_file</span></span>(<span>c, path, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Writes a <code>Circuit</code> to a verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circut</code></dt>
<dd>the circuit</dd>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code></dt>
<dd>the path to the file to read from.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the types of sequential elements in the file.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def to_file(c, path, seq_types=None):
    &#34;&#34;&#34;
    Writes a `Circuit` to a verilog file.

    Parameters
    ----------
    c: Circut
            the circuit
    path: str
            the path to the file to read from.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.
    &#34;&#34;&#34;
    with open(path, &#34;w&#34;) as f:
        f.write(circuit_to_verilog(c, seq_types))</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.verilog_to_circuit"><code class="name flex">
<span>def <span class="ident">verilog_to_circuit</span></span>(<span>verilog, name, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new Circuit from a verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code></dt>
<dd>verilog code.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the module name.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the sequential element types.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def verilog_to_circuit(verilog, name, seq_types=None):
    &#34;&#34;&#34;
    Creates a new Circuit from a verilog file.

    Parameters
    ----------
    path: str
            verilog code.
    name: str
            the module name.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    if seq_types is None:
        seq_types = default_seq_types

    c = Circuit(name=name)
    with tempfile.TemporaryDirectory(prefix=&#34;circuitgraph&#34;) as d:
        codeparser = VerilogParser(outputdir=d, debug=False)
        ast = codeparser.parse(verilog, debug=False)
        description = ast.children()[0]

        module_def = [d for d in description.children() if d.name == name]
        if not module_def:
            raise ValueError(f&#34;Module {name} not found&#34;)
        module_def = module_def[0]
        outputs = set()
        widths = dict()
        for child in module_def.children():
            if type(child) == ast_types.Paramlist:
                if child.children():
                    raise ValueError(
                        f&#34;circuitgraph cannot parse parameters (line {child.lineno})&#34;
                    )
            # Parse portlist
            elif type(child) == ast_types.Portlist:
                for cip in [i for i in child.children() if type(i) == ast_types.Ioport]:
                    for ci in cip.children():
                        parse_io(c, ci, outputs)
            # Parse declarations
            elif type(child) == ast_types.Decl:
                if ast_types.Parameter in [type(i) for i in child.children()]:
                    raise ValueError(
                        f&#34;circuitgraph cannot parse parameters (line {child.lineno})&#34;
                    )
                for ci in [
                    i
                    for i in child.children()
                    if type(i) in [ast_types.Input, ast_types.Output]
                ]:
                    parse_io(c, ci, outputs)
            # Parse instances
            elif type(child) == ast_types.InstanceList:
                for instance in child.instances:
                    if instance.module in [
                        &#34;buf&#34;,
                        &#34;not&#34;,
                        &#34;and&#34;,
                        &#34;nand&#34;,
                        &#34;or&#34;,
                        &#34;nor&#34;,
                        &#34;xor&#34;,
                        &#34;xnor&#34;,
                    ]:
                        gate = instance.module
                        dest = parse_argument(instance.portlist[0].argname, c)
                        sources = [
                            parse_argument(i.argname, c) for i in instance.portlist[1:]
                        ]
                        c.add(dest, gate, fanin=sources, output=dest in outputs)
                    elif instance.module in [i.name for i in seq_types]:
                        if instance.portlist[0].portname is None:
                            raise ValueError(
                                &#34;circuitgraph can only parse &#34;
                                &#34;sequential instances declared &#34;
                                &#34;with port argument notation &#34;
                                f&#34;(line {instance.lineno})&#34;
                            )
                        seq_type = [i for i in seq_types if i.name == instance.module][
                            0
                        ]
                        ports = {
                            p.portname: parse_argument(p.argname, c)
                            for p in instance.portlist
                        }
                        c.add(
                            ports.get(seq_type.io.get(&#34;q&#34;)),
                            seq_type.seq_type,
                            fanin=ports.get(seq_type.io.get(&#34;d&#34;)),
                            clk=ports.get(seq_type.io.get(&#34;clk&#34;)),
                            r=ports.get(seq_type.io.get(&#34;r&#34;)),
                            s=ports.get(seq_type.io.get(&#34;s&#34;)),
                            output=ports.get(seq_type.io.get(&#34;q&#34;)) in outputs,
                        )
                    else:
                        raise ValueError(
                            &#34;circuitgraph cannot parse instance of &#34;
                            f&#34;type {instance.module} (line &#34;
                            f&#34;{instance.lineno})&#34;
                        )
            # Parse assigns
            elif type(child) == ast_types.Assign:
                dest = child.left.var
                dest = parse_argument(dest, c)
                if type(child.right.var) == ast_types.IntConst:
                    c.add(
                        dest, f&#34;{child.right.var.value[-1]}&#34;, output=dest in outputs,
                    )
                elif issubclass(type(child.right.var), ast_types.Operator):
                    parse_operator(child.right.var, c, outputs, dest=dest)
                elif issubclass(type(child.right.var), ast_types.Concat):
                    raise ValueError(
                        &#34;circuitgraph cannot parse concatenations &#34;
                        f&#34;(line {child.right.var.lineno})&#34;
                    )
                elif type(child.right.var) == ast_types.Identifier:
                    c.add(
                        dest, &#34;buf&#34;, output=dest in outputs, fanin=child.right.var.name
                    )
            else:
                raise ValueError(
                    &#34;circuitgraph cannot parse statements of type &#34;
                    f&#34;{type(child)} (line {child.lineno})&#34;
                )

    return c</code></pre>
</details>
</dd>
</dl>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="circuitgraph.io.SequentialElement"><code class="flex name class">
<span>class <span class="ident">SequentialElement</span></span>
<span>(</span><span>name, seq_type, io, code_def)</span>
</code></dt>
<dd>
<div class="desc"><p>Defines a representation of a sequential element for reading/writing
sequential circuits.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>Name of the element (the module name)</dd>
<dt><strong><code>type</code></strong> :&ensp;<code>str</code></dt>
<dd>The type of sequential element, either 'ff' or 'lat'</dd>
<dt><strong><code>io</code></strong> :&ensp;<code>dict</code> of <code>str:str</code></dt>
<dd>The mapping the 'd', 'q', 'clk', and potentially 'r', 's'
ports to the names of the ports on the module</dd>
</dl>
<p>code_def:
The code defining the module, used for writing the circuit
to verilog</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class SequentialElement:
    &#34;&#34;&#34;Defines a representation of a sequential element for reading/writing
    sequential circuits.&#34;&#34;&#34;

    def __init__(self, name, seq_type, io, code_def):
        &#34;&#34;&#34;
        Parameters
        ----------
        name: str
                Name of the element (the module name)
        type: str
                The type of sequential element, either &#39;ff&#39; or &#39;lat&#39;
        io: dict of str:str
                The mapping the &#39;d&#39;, &#39;q&#39;, &#39;clk&#39;, and potentially &#39;r&#39;, &#39;s&#39;
                ports to the names of the ports on the module
        code_def:
                The code defining the module, used for writing the circuit
                to verilog
        &#34;&#34;&#34;
        self.name = name
        self.seq_type = seq_type
        self.io = io
        self.code_def = code_def</code></pre>
</details>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<header>
<img src="circuitgraph.png" alt="" style="margin-bottom: 31px;">
<a class="github-button" href="https://github.com/circuitgraph/circuitgraph"><b>GitHub</b></a>
</header>
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitgraph" href="index.html">circuitgraph</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="two-column">
<li><code><a title="circuitgraph.io.bench_to_circuit" href="#circuitgraph.io.bench_to_circuit">bench_to_circuit</a></code></li>
<li><code><a title="circuitgraph.io.circuit_to_verilog" href="#circuitgraph.io.circuit_to_verilog">circuit_to_verilog</a></code></li>
<li><code><a title="circuitgraph.io.from_file" href="#circuitgraph.io.from_file">from_file</a></code></li>
<li><code><a title="circuitgraph.io.from_lib" href="#circuitgraph.io.from_lib">from_lib</a></code></li>
<li><code><a title="circuitgraph.io.parse_argument" href="#circuitgraph.io.parse_argument">parse_argument</a></code></li>
<li><code><a title="circuitgraph.io.parse_io" href="#circuitgraph.io.parse_io">parse_io</a></code></li>
<li><code><a title="circuitgraph.io.parse_operator" href="#circuitgraph.io.parse_operator">parse_operator</a></code></li>
<li><code><a title="circuitgraph.io.to_file" href="#circuitgraph.io.to_file">to_file</a></code></li>
<li><code><a title="circuitgraph.io.verilog_to_circuit" href="#circuitgraph.io.verilog_to_circuit">verilog_to_circuit</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="circuitgraph.io.SequentialElement" href="#circuitgraph.io.SequentialElement">SequentialElement</a></code></h4>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>