INFO: [XSIM 43-3496] Using init file passed via -initfile option "L:/Xilinx_201802/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx_201802/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sobel_filter_top glbl -prj sobel_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile L:/Xilinx_201802/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sobel_filter -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_axi_s_inter_pix_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inter_pix_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_axi_s_out_pix_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_pix_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter_mac_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter_mac_bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_filter_mac_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sobel_filter_CTRL_BUS_s_axi
Compiling module xil_defaultlib.sobel_filter_mac_bkb_DSP48_0
Compiling module xil_defaultlib.sobel_filter_mac_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_filter
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_inter_pix_V_V
Compiling module xil_defaultlib.AESL_axi_s_out_pix_V_V
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.apatb_sobel_filter_top
Compiling module work.glbl
Built simulation snapshot sobel_filter
