$comment
	File created using the following command:
		vcd file questao02.msim.vcd -direction
$end
$date
	Tue Jun 27 16:30:34 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module questao02_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " cicloclk $end
$var wire 1 # b $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + cicloclk~combout $end
$var wire 1 , a~combout $end
$var wire 1 - b~reg0feeder_combout $end
$var wire 1 . b~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
$end
#18000
1"
1+
0$
#36000
0"
0+
1$
#54000
1"
1+
0$
#72000
0"
0+
1$
#90000
1"
1+
0$
#98000
1!
1,
1$
1-
#108000
0"
0+
0$
#126000
1"
1+
1$
1.
1#
#144000
0"
0+
0$
#162000
1"
1+
1$
#180000
0"
0+
0$
#196000
0!
0,
1$
0-
#198000
1"
1+
0$
0.
0#
#216000
0"
0+
1$
#234000
1"
1+
0$
#252000
0"
0+
1$
#270000
1"
1+
0$
#288000
0"
0+
1$
#294000
1!
1,
0$
1-
#306000
1"
1+
1$
1.
1#
#324000
0"
0+
0$
#342000
1"
1+
1$
#360000
0"
0+
0$
#378000
1"
1+
1$
#392000
0!
0,
0$
0-
#396000
0"
0+
1$
#414000
1"
1+
0$
0.
0#
#432000
0"
0+
1$
#450000
1"
1+
0$
#468000
0"
0+
1$
#486000
1"
1+
0$
#490000
1!
1,
1$
1-
#504000
0"
0+
0$
#522000
1"
1+
1$
1.
1#
#540000
0"
0+
0$
#558000
1"
1+
1$
#576000
0"
0+
0$
#588000
0!
0,
1$
0-
#594000
1"
1+
0$
0.
0#
#612000
0"
0+
1$
#630000
1"
1+
0$
#648000
0"
0+
1$
#666000
1"
1+
0$
#684000
0"
0+
1$
#686000
1!
1,
0$
1-
#702000
1"
1+
1$
1.
1#
#720000
0"
0+
0$
#738000
1"
1+
1$
#756000
0"
0+
0$
#774000
1"
1+
1$
#784000
0!
0,
0$
0-
#792000
0"
0+
1$
#810000
1"
1+
0$
0.
0#
#828000
0"
0+
1$
#846000
1"
1+
0$
#864000
0"
0+
1$
#882000
1!
1"
1,
1+
0$
1-
#900000
0"
0+
1$
#918000
1"
1+
0$
1.
1#
#936000
0"
0+
1$
#954000
1"
1+
0$
#972000
0"
0+
1$
#980000
0!
0,
0$
0-
#990000
1"
1+
1$
0.
0#
#1000000
