Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 17 17:14:50 2021
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.119        0.000                      0                  149        0.145        0.000                      0                  149        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.119        0.000                      0                  149        0.145        0.000                      0                  149        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.916ns (26.845%)  route 2.496ns (73.155%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.150     8.057 r  BCD_ALU/DIV/Q_temp[3]_i_1__0/O
                         net (fo=8, routed)           0.680     8.737    BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[4]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.409    14.856    BCD_ALU/DIV/Q_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.916ns (26.845%)  route 2.496ns (73.155%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.150     8.057 r  BCD_ALU/DIV/Q_temp[3]_i_1__0/O
                         net (fo=8, routed)           0.680     8.737    BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.409    14.856    BCD_ALU/DIV/Q_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.916ns (26.845%)  route 2.496ns (73.155%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.150     8.057 r  BCD_ALU/DIV/Q_temp[3]_i_1__0/O
                         net (fo=8, routed)           0.680     8.737    BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[6]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.409    14.856    BCD_ALU/DIV/Q_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.916ns (26.845%)  route 2.496ns (73.155%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.150     8.057 r  BCD_ALU/DIV/Q_temp[3]_i_1__0/O
                         net (fo=8, routed)           0.680     8.737    BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[7]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_CE)      -0.409    14.856    BCD_ALU/DIV/Q_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.890ns (26.865%)  route 2.423ns (73.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.031 r  BCD_ALU/DIV/Q_temp[7]_i_1__0/O
                         net (fo=4, routed)           0.607     8.638    BCD_ALU/DIV/Q_temp[7]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[4]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    BCD_ALU/DIV/Q_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.890ns (26.865%)  route 2.423ns (73.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.031 r  BCD_ALU/DIV/Q_temp[7]_i_1__0/O
                         net (fo=4, routed)           0.607     8.638    BCD_ALU/DIV/Q_temp[7]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    BCD_ALU/DIV/Q_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.890ns (26.865%)  route 2.423ns (73.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.031 r  BCD_ALU/DIV/Q_temp[7]_i_1__0/O
                         net (fo=4, routed)           0.607     8.638    BCD_ALU/DIV/Q_temp[7]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[6]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    BCD_ALU/DIV/Q_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.890ns (26.865%)  route 2.423ns (73.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.031 r  BCD_ALU/DIV/Q_temp[7]_i_1__0/O
                         net (fo=4, routed)           0.607     8.638    BCD_ALU/DIV/Q_temp[7]_i_1__0_n_0
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.602    15.025    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[7]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.429    14.836    BCD_ALU/DIV/Q_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.916ns (28.300%)  route 2.321ns (71.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.150     8.057 r  BCD_ALU/DIV/Q_temp[3]_i_1__0/O
                         net (fo=8, routed)           0.504     8.562    BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.601    15.024    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[0]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.373    14.916    BCD_ALU/DIV/Q_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 BCD_ALU/DIV/Q_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.916ns (28.300%)  route 2.321ns (71.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.722     5.325    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  BCD_ALU/DIV/Q_temp_reg[2]/Q
                         net (fo=3, routed)           0.837     6.679    BCD_ALU/DIV/Q_temp_reg_n_0_[2]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0/O
                         net (fo=2, routed)           0.302     7.105    BCD_ALU/DIV/FSM_onehot_ps_state[2]_i_2__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  BCD_ALU/DIV/division_temp[7]_i_1/O
                         net (fo=11, routed)          0.678     7.907    BCD_ALU/DIV/division_temp
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.150     8.057 r  BCD_ALU/DIV/Q_temp[3]_i_1__0/O
                         net (fo=8, routed)           0.504     8.562    BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.601    15.024    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[1]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.373    14.916    BCD_ALU/DIV/Q_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BCD_ALU/DIV/FSM_onehot_ps_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/FSM_onehot_ps_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[2]/Q
                         net (fo=10, routed)          0.079     1.741    BCD_ALU/DIV/FSM_onehot_ps_state_reg_n_0_[2]
    SLICE_X7Y92          FDRE                                         r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.075     1.596    BCD_ALU/DIV/FSM_onehot_ps_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BCD_ALU/MULITPLY/P_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/Product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/MULITPLY/P_temp_reg[0]/Q
                         net (fo=2, routed)           0.131     1.793    BCD_ALU/MULITPLY/P_temp_reg[0]
    SLICE_X2Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[0]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.059     1.620    BCD_ALU/MULITPLY/Product_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BCD_ALU/MULITPLY/P_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/Product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.463%)  route 0.128ns (47.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/MULITPLY/P_temp_reg[5]/Q
                         net (fo=2, routed)           0.128     1.790    BCD_ALU/MULITPLY/P_temp_reg[5]
    SLICE_X2Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[5]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.052     1.613    BCD_ALU/MULITPLY/Product_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 BCD_ALU/MULITPLY/P_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/Product_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/MULITPLY/P_temp_reg[4]/Q
                         net (fo=2, routed)           0.132     1.794    BCD_ALU/MULITPLY/P_temp_reg[4]
    SLICE_X5Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[4]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.072     1.609    BCD_ALU/MULITPLY/Product_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BCD_ALU/MULITPLY/P_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/Product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/MULITPLY/P_temp_reg[3]/Q
                         net (fo=2, routed)           0.130     1.792    BCD_ALU/MULITPLY/P_temp_reg[3]
    SLICE_X5Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  BCD_ALU/MULITPLY/Product_reg[3]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.070     1.604    BCD_ALU/MULITPLY/Product_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 BCD_ALU/DIV/division_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Division_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.324%)  route 0.139ns (49.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.601     1.520    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  BCD_ALU/DIV/division_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  BCD_ALU/DIV/division_temp_reg[3]/Q
                         net (fo=5, routed)           0.139     1.801    BCD_ALU/DIV/division_temp_reg[3]
    SLICE_X4Y89          FDRE                                         r  BCD_ALU/DIV/Division_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  BCD_ALU/DIV/Division_reg[3]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070     1.603    BCD_ALU/DIV/Division_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BCD_ALU/DIV/FSM_onehot_ps_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.200%)  route 0.151ns (44.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[1]/Q
                         net (fo=8, routed)           0.151     1.813    BCD_ALU/DIV/FSM_onehot_ps_state_reg_n_0_[1]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  BCD_ALU/DIV/Q_temp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    BCD_ALU/DIV/Q_temp[0]_i_1__0_n_0
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.121     1.658    BCD_ALU/DIV/Q_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 BCD_ALU/DIV/FSM_onehot_ps_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/Q_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.874%)  route 0.153ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/DIV/FSM_onehot_ps_state_reg[1]/Q
                         net (fo=8, routed)           0.153     1.815    BCD_ALU/DIV/FSM_onehot_ps_state_reg_n_0_[1]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.860 r  BCD_ALU/DIV/Q_temp[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.860    BCD_ALU/DIV/Q_temp[3]_i_2__0_n_0
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  BCD_ALU/DIV/Q_temp_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.121     1.658    BCD_ALU/DIV/Q_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 BCD_ALU/DIV/division_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/DIV/division_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.064%)  route 0.152ns (44.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.602     1.521    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  BCD_ALU/DIV/division_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_ALU/DIV/division_temp_reg[1]/Q
                         net (fo=7, routed)           0.152     1.814    BCD_ALU/DIV/division_temp_reg[1]
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  BCD_ALU/DIV/division_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    BCD_ALU/DIV/plusOp[5]
    SLICE_X5Y89          FDRE                                         r  BCD_ALU/DIV/division_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    BCD_ALU/DIV/top_clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  BCD_ALU/DIV/division_temp_reg[5]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     1.649    BCD_ALU/DIV/division_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/Q_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.206%)  route 0.157ns (45.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg[1]/Q
                         net (fo=12, routed)          0.157     1.820    BCD_ALU/MULITPLY/ps_state[1]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.865 r  BCD_ALU/MULITPLY/Q_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    BCD_ALU/MULITPLY/Q_temp[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.873     2.038    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092     1.650    BCD_ALU/MULITPLY/Q_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     BCD_ALU/DIV/D_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     BCD_ALU/DIV/D_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     BCD_ALU/DIV/D_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     BCD_ALU/DIV/D_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     BCD_ALU/DIV/Division_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     BCD_ALU/DIV/division_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     BCD_ALU/DIV/division_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     BCD_ALU/MULITPLY/M_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     BCD_ALU/MULITPLY/Product_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     BCD_ALU/MULITPLY/Product_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SS/v_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SS/v_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     SS/v_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     SS/v_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     SS/v_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     BCD_ALU/DIV/D_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     BCD_ALU/DIV/D_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_ALU/DIV/D_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_ALU/DIV/D_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_ALU/DIV/D_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BCD_ALU/DIV/Division_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BCD_ALU/DIV/Division_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     BCD_ALU/DIV/Division_reg[2]/C



