/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * W^X Shadow Memory KPM Module - Page Table Operations
 *
 * Page table manipulation, PTE operations, TLB flush.
 *
 * Copyright (C) 2024
 */

#include "wxshadow_internal.h"

/* ========== Page table index calculation ========== */

/*
 * pte_index - calculate PTE index from address
 */
static inline unsigned long pte_index(unsigned long addr)
{
    return (addr >> PAGE_SHIFT) & (512 - 1);  /* PTRS_PER_PTE = 512 for 4K pages */
}

/*
 * Page table index calculation macros
 * ARM64 page table levels (4KB pages, 48-bit VA):
 *   PGD: bits 47:39 (pgdir_shift = 39)
 *   PUD: bits 38:30 (pud_shift = 30)
 *   PMD: bits 29:21 (pmd_shift = 21)
 *   PTE: bits 20:12 (pte_shift = 12)
 */
static inline unsigned long pgd_index(unsigned long addr)
{
    int pxd_bits = wx_page_shift - 3;
    int pgdir_shift = wx_page_shift + (wx_page_level - 1) * pxd_bits;
    return (addr >> pgdir_shift) & ((1UL << pxd_bits) - 1);
}

static inline unsigned long pud_index(unsigned long addr)
{
    int pxd_bits = wx_page_shift - 3;
    int pud_shift = wx_page_shift + (wx_page_level - 2) * pxd_bits;
    return (addr >> pud_shift) & ((1UL << pxd_bits) - 1);
}

static inline unsigned long pmd_index(unsigned long addr)
{
    int pxd_bits = wx_page_shift - 3;
    int pmd_shift = wx_page_shift + 1 * pxd_bits;
    return (addr >> pmd_shift) & ((1UL << pxd_bits) - 1);
}

/* ========== Page table descriptor types ========== */

#define PXD_TYPE_MASK   0x3UL
#define PXD_TYPE_SECT   0x1UL   /* Block/Section entry */
#define PXD_TYPE_TABLE  0x3UL   /* Table entry */

static inline bool pmd_sect(u64 pmd)
{
    return (pmd & PXD_TYPE_MASK) == PXD_TYPE_SECT;
}

static inline bool pmd_table(u64 pmd)
{
    return (pmd & PXD_TYPE_MASK) == PXD_TYPE_TABLE;
}

/*
 * pxd_page_vaddr - get virtual address of next-level table from page table entry
 */
static inline unsigned long pxd_page_vaddr(u64 pxd_val)
{
    unsigned long pa = pxd_val & 0x0000FFFFFFFFF000UL;
    return phys_to_virt_safe(pa);
}

/* ========== Page table offset functions ========== */

/*
 * wxshadow_pgd_offset - get PGD entry pointer for address
 */
static inline void *wxshadow_pgd_offset(void *mm, unsigned long addr)
{
    void *pgd = mm_pgd(mm);
    if (!pgd) return NULL;
    return (void *)((u64 *)pgd + pgd_index(addr));
}

/*
 * wxshadow_pud_offset - get PUD entry pointer from P4D/PGD entry
 */
static inline void *wxshadow_pud_offset(void *p4d, unsigned long addr)
{
    u64 p4d_val;
    unsigned long pud_base;

    if (!p4d || !is_kva((unsigned long)p4d))
        return NULL;
    if (!safe_read_u64((unsigned long)p4d, &p4d_val))
        return NULL;
    if (!p4d_val)
        return NULL;

    pud_base = pxd_page_vaddr(p4d_val);
    if (!is_kva(pud_base))
        return NULL;

    return (void *)((u64 *)pud_base + pud_index(addr));
}

/*
 * wxshadow_pmd_offset - get PMD entry pointer from PUD entry
 */
static inline void *wxshadow_pmd_offset(void *pud, unsigned long addr)
{
    u64 pud_val;
    unsigned long pa, pmd_base;

    if (!pud || !is_kva((unsigned long)pud))
        return NULL;
    if (!safe_read_u64((unsigned long)pud, &pud_val))
        return NULL;
    if (!pud_val)
        return NULL;

    pa = pud_val & 0x0000FFFFFFFFF000UL;

    pmd_base = pxd_page_vaddr(pud_val);
    if (!is_kva(pmd_base))
        return NULL;
    return (void *)((u64 *)pmd_base + pmd_index(addr));
}

/*
 * pmd_page_vaddr - get virtual address of PTE table from PMD entry
 */
static inline unsigned long pmd_page_vaddr(u64 pmd)
{
    unsigned long pa = pmd & 0x0000FFFFFFFFF000UL;
    return phys_to_virt_safe(pa);
}

/*
 * pte_offset_kernel_local - get PTE pointer from PMD
 */
static inline u64 *pte_offset_kernel_local(void *pmd, unsigned long addr)
{
    u64 pmd_val;
    unsigned long pte_table_vaddr;

    if (!pmd || !is_kva((unsigned long)pmd))
        return NULL;
    if (!safe_read_u64((unsigned long)pmd, &pmd_val))
        return NULL;

    pte_table_vaddr = pmd_page_vaddr(pmd_val);
    if (!is_kva(pte_table_vaddr))
        return NULL;

    return (u64 *)(pte_table_vaddr + pte_index(addr) * sizeof(u64));
}

/* ========== PMD split (huge page → PTE table) ========== */

/*
 * wxshadow_try_split_pmd - split PMD block mapping via kernel's __split_huge_pmd.
 *
 * Call from process context before get_user_pte() when the target address
 * may be in a THP (2MB block) mapping.  If the PMD is already a table
 * entry (normal pages), this is a no-op.
 *
 * @mm:   mm_struct pointer
 * @vma:  vm_area_struct covering addr (from find_vma)
 * @addr: target virtual address
 *
 * Returns 0 on success (or no split needed), negative errno on failure.
 */
int wxshadow_try_split_pmd(void *mm, void *vma, unsigned long addr)
{
    void *pgd, *pud = NULL, *pmd;
    u64 pgd_val, pud_val = 0, pmd_val;

    if (!mm || !vma)
        return 0;

    /* Walk page tables to PMD level */
    pgd = wxshadow_pgd_offset(mm, addr);
    if (!pgd || !is_kva((unsigned long)pgd))
        return 0;
    if (!safe_read_u64((unsigned long)pgd, &pgd_val) || pgd_val == 0)
        return 0;

    if (wx_page_level == 4) {
        pud = wxshadow_pud_offset(pgd, addr);
        if (!pud)
            return 0;
        if (!safe_read_u64((unsigned long)pud, &pud_val) || pud_val == 0)
            return 0;
        pmd = wxshadow_pmd_offset(pud, addr);
    } else {
        pmd = wxshadow_pmd_offset(pgd, addr);
    }
    if (!pmd)
        return 0;
    if (!safe_read_u64((unsigned long)pmd, &pmd_val) || pmd_val == 0)
        return 0;

    /* Not a block mapping — nothing to do */
    if (!pmd_sect(pmd_val))
        return 0;

    if (!kfunc___split_huge_pmd) {
        pr_err("wxshadow: addr %lx is in PMD block but __split_huge_pmd not available\n", addr);
        return -38;  /* ENOSYS */
    }

    {
        int pxd_bits = wx_page_shift - 3;
        unsigned long pmd_shift_val = wx_page_shift + 1 * pxd_bits;
        unsigned long block_mask = ~((1UL << pmd_shift_val) - 1);

        pr_info("wxshadow: splitting PMD block at %lx via __split_huge_pmd\n",
                addr & block_mask);
        kfunc___split_huge_pmd(vma, pmd, addr & block_mask, false, NULL);
    }

    /* Verify split succeeded */
    if (!safe_read_u64((unsigned long)pmd, &pmd_val))
        return -14;
    if (pmd_sect(pmd_val)) {
        pr_err("wxshadow: PMD still block after __split_huge_pmd for addr %lx\n", addr);
        return -1;
    }

    pr_info("wxshadow: PMD split succeeded for addr %lx\n", addr);
    return 0;
}

/* ========== PTE operations ========== */

/*
 * Temporary bounded diagnostics for device bring-up.  A failed walk used to
 * collapse into a single "get_user_pte failed" message, which made it
 * impossible to tell whether Pixel/GKI rejected the mm->pgd offset, the
 * descriptor type, or the physical-to-linear mapping.  Keep this bounded so
 * a bad target cannot flood dmesg during a stress run.
 */
static int wxshadow_pte_diag_budget = 24;

static inline void wxshadow_pte_diag(const char *stage, void *mm,
                                     unsigned long addr, unsigned long ptr,
                                     u64 value)
{
    if (wxshadow_pte_diag_budget <= 0)
        return;
    wxshadow_pte_diag_budget--;
    pr_err("wxshadow: [pte-diag] stage=%s mm=%px addr=%lx ptr=%lx value=%llx level=%d shift=%d pgd_off=0x%x\n",
           stage, mm, addr, ptr, value, wx_page_level, wx_page_shift,
           mm_struct_offset.pgd_offset);
}

/*
 * Get PTE for a user address (lockless)
 *
 * NOTE: We operate without holding page_table_lock. This is safe because:
 * 1. We're modifying user-space PTEs, not kernel PTEs
 * 2. We use atomic set_pte_at() + flush_tlb_page() operations
 * 3. Our global_lock protects our shadow page state
 * 4. Worst case of a race is a spurious page fault, which we handle gracefully
 */
u64 *get_user_pte(void *mm, unsigned long addr, void **ptlp)
{
    void *pgd, *pud, *pmd;
    u64 *pte;
    u64 pgd_val, pud_val, pmd_val;

    pgd = wxshadow_pgd_offset(mm, addr);
    if (!pgd || !is_kva((unsigned long)pgd)) {
        wxshadow_pte_diag("pgd_ptr", mm, addr, (unsigned long)pgd, 0);
        return NULL;
    }
    if (!safe_read_u64((unsigned long)pgd, &pgd_val)) {
        wxshadow_pte_diag("pgd_read", mm, addr, (unsigned long)pgd, 0);
        return NULL;
    }
    if (pgd_val == 0) {
        wxshadow_pte_diag("pgd_empty", mm, addr, (unsigned long)pgd, pgd_val);
        return NULL;
    }

    if (wx_page_level == 4) {
        /* 4-level page tables: PGD -> PUD -> PMD -> PTE */
        pud = wxshadow_pud_offset(pgd, addr);
        if (!pud) {
            wxshadow_pte_diag("pud_ptr", mm, addr, (unsigned long)pgd, pgd_val);
            return NULL;
        }
        if (!safe_read_u64((unsigned long)pud, &pud_val)) {
            wxshadow_pte_diag("pud_read", mm, addr, (unsigned long)pud, 0);
            return NULL;
        }
        if (pud_val == 0) {
            wxshadow_pte_diag("pud_empty", mm, addr, (unsigned long)pud, pud_val);
            return NULL;
        }

        pmd = wxshadow_pmd_offset(pud, addr);
    } else {
        /* 3-level page tables: PGD -> PMD -> PTE (no PUD) */
        pmd = wxshadow_pmd_offset(pgd, addr);
    }
    if (!pmd) {
        wxshadow_pte_diag("pmd_ptr", mm, addr, (unsigned long)pud, pud_val);
        return NULL;
    }
    if (!safe_read_u64((unsigned long)pmd, &pmd_val)) {
        wxshadow_pte_diag("pmd_read", mm, addr, (unsigned long)pmd, 0);
        return NULL;
    }
    if (pmd_val == 0) {
        wxshadow_pte_diag("pmd_empty", mm, addr, (unsigned long)pmd, pmd_val);
        return NULL;
    }

    /* Block mapping: caller should have called wxshadow_try_split_pmd() first */
    if (pmd_sect(pmd_val)) {
        wxshadow_pte_diag("pmd_block", mm, addr, (unsigned long)pmd, pmd_val);
        pr_warn("wxshadow: addr 0x%lx is PMD block, call wxshadow_try_split_pmd() first\n", addr);
        return NULL;
    }
    if (!pmd_table(pmd_val)) {
        wxshadow_pte_diag("pmd_type", mm, addr, (unsigned long)pmd, pmd_val);
        pr_warn("wxshadow: invalid PMD type for address 0x%lx: 0x%llx\n", addr, pmd_val);
        return NULL;
    }

    /* Get PTE pointer */
    pte = pte_offset_kernel_local(pmd, addr);
    if (!pte || !is_kva((unsigned long)pte)) {
        wxshadow_pte_diag("pte_ptr", mm, addr, (unsigned long)pte, pmd_val);
        return NULL;
    }

    /* ptlp is ignored - we operate locklessly */
    if (ptlp)
        *ptlp = NULL;

    return pte;
}

/*
 * Release PTE (no-op in lockless mode)
 */
void pte_unmap_unlock(u64 *pte, void *ptl)
{
    (void)pte;
    (void)ptl;
    /* No lock to release in lockless mode */
}

/*
 * set_pte - write PTE value with proper barriers
 */
static inline void set_pte(u64 *ptep, u64 pte)
{
    *(volatile u64 *)ptep = pte;
}

/*
 * Raw PTE write helper.
 * Callers should use the page-aware helpers below so the per-page pte_lock
 * is always paired with the actual write.
 */
static void wxshadow_set_pte_at_raw(void *mm, unsigned long addr, u64 *ptep,
                                    u64 pte)
{
    set_pte(ptep, pte);
}

/*
 * Get ASID from mm->context.id
 * Returns 0 if offset not detected or mm is NULL
 */
static inline u64 mm_get_asid(void *mm)
{
    u64 context_id;

    if (!mm || mm_context_id_offset < 0)
        return 0;

    context_id = *(u64 *)((char *)mm + mm_context_id_offset);

    /* ASID is typically in low 16 bits of context.id
     * Some kernels may use different formats, but low bits are most common
     */
    return context_id & 0xFFFF;
}

/*
 * ARM64 TLBI instruction fallback
 *
 * When kernel flush_tlb_page functions are not available, we use
 * TLBI instructions directly.
 *
 * TLBI instruction variants:
 * - VALE1IS: VA, Last level, EL1, Inner Shareable (precise, needs ASID)
 * - VAALE1IS: VA, All ASIDs, Last level, EL1, Inner Shareable (broadcast)
 * - VMALLE1IS: All entries, EL1, Inner Shareable (full flush)
 *
 * TLBI operand format: {ASID[63:48], VA[47:12]}
 */
static void wxshadow_tlbi_page(void *mm, unsigned long uaddr)
{
    u64 asid = mm_get_asid(mm);
    u64 tlbi_val;
    int mode = tlb_flush_mode;
    const char *mode_str;

    /*
     * Barrier ordering — mirrors kernel flush_tlb_page() (arm64):
     * the PTE store MUST be visible to other cores' page-table walkers
     * BEFORE we invalidate. Without this dsb ishst, the TLBI can
     * complete before the PTE write lands; a racing core then re-walks
     * the table, caches the OLD translation AFTER the invalidation,
     * and executes a permanently stale page (mixed shadow/original
     * execution -> register/pointer corruption). msm-4.19 uses this
     * fallback path (no kernel flush function), 5.10 GKI does not.
     */
    asm volatile("dsb ishst" : : : "memory");

    /* Build TLBI operand: ASID in bits [63:48], VA>>12 in bits [43:0] */
    tlbi_val = (asid << 48) | ((uaddr >> 12) & 0xFFFFFFFFFFFFUL);

    switch (mode) {
    case WX_TLB_MODE_PRECISE:
        /* Force precise mode - use ASID even if 0 (may not work correctly) */
        asm volatile("tlbi vale1is, %0" : : "r"(tlbi_val) : "memory");
        mode_str = "precise";
        break;

    case WX_TLB_MODE_BROADCAST:
        /* Force broadcast mode - flush all ASIDs for this VA */
        asm volatile("tlbi vaale1is, %0" : : "r"(uaddr >> 12) : "memory");
        mode_str = "broadcast";
        break;

    case WX_TLB_MODE_FULL:
        /* Full TLB flush - most expensive but guaranteed to work */
        asm volatile("tlbi vmalle1is" : : : "memory");
        mode_str = "full";
        break;

    case WX_TLB_MODE_AUTO:
    default:
        /*
         * Auto mode: prefer the all-ASID broadcast. vaale1is is immune
         * to ASID-width/encoding mismatches (8/16-bit ASID hardware,
         * context.id formats) and only marginally broader than the
         * precise variant. ASID-precise is only used when explicitly
         * requested via WX_TLB_MODE_PRECISE.
         */
        asm volatile("tlbi vaale1is, %0" : : "r"(uaddr >> 12) : "memory");
        mode_str = "auto-broadcast";
        break;
    }

    /* Ensure TLB invalidation completes before continuing */
    asm volatile("dsb ish" : : : "memory");
    asm volatile("isb" : : : "memory");
}

/*
 * flush_tlb_page - flush single TLB entry
 *
 * Priority:
 * 1. kfunc_flush_tlb_page (kernel function)
 * 2. kfunc___flush_tlb_range (fallback kernel function)
 * 3. TLBI instruction (final fallback)
 */
void wxshadow_flush_tlb_page(void *mm, void *vma, unsigned long uaddr)
{
    if (kfunc_flush_tlb_page) {
        kfunc_flush_tlb_page(vma, uaddr);
    } else if (kfunc___flush_tlb_range) {
        /* __flush_tlb_range(vma, start, end, stride, last_level, tlb_level)
         * last_level=true: only invalidate last-level PTE
         * tlb_level=3: PTE level for 4K pages
         */
        kfunc___flush_tlb_range(vma, uaddr, uaddr + PAGE_SIZE, PAGE_SIZE, true, 3);
    } else {
        /* Final fallback: use TLBI instruction directly */
        wxshadow_tlbi_page(mm, uaddr);
    }
}

/* Build a PTE value */
u64 make_pte(unsigned long pfn, u64 prot)
{
    return (pfn << PAGE_SHIFT) | prot | PTE_VALID | PTE_TYPE_PAGE |
           PTE_AF | PTE_SHARED | PTE_NG | PTE_ATTRINDX_NORMAL;
}

static inline u64 wxshadow_replace_pte_pfn(u64 pte_template,
                                           unsigned long pfn)
{
    u64 entry = pte_template;

    entry &= ~0x0000FFFFFFFFF000UL;
    entry |= (pfn << PAGE_SHIFT) & 0x0000FFFFFFFFF000UL;
    entry |= PTE_VALID | PTE_TYPE_PAGE;
    return entry;
}

static inline u64 wxshadow_get_original_pte_template(
    struct wxshadow_page *page)
{
    if (page && page->pte_original)
        return page->pte_original;
    if (page && page->pfn_original)
        return make_pte(page->pfn_original, PTE_USER | PTE_RDONLY);
    return 0;
}

static inline u64 wxshadow_build_restore_original_pte(
    struct wxshadow_page *page)
{
    return wxshadow_get_original_pte_template(page);
}

static inline u64 wxshadow_build_hidden_original_pte(
    struct wxshadow_page *page)
{
    u64 entry = wxshadow_get_original_pte_template(page);

    if (!entry || !page || !page->pfn_original)
        return 0;

    entry = wxshadow_replace_pte_pfn(entry, page->pfn_original);
    entry |= PTE_USER | PTE_RDONLY | PTE_UXN;
    return entry;
}

static inline u64 wxshadow_build_stepping_original_pte(
    struct wxshadow_page *page)
{
    u64 entry = wxshadow_get_original_pte_template(page);

    if (!entry || !page || !page->pfn_original)
        return 0;

    entry = wxshadow_replace_pte_pfn(entry, page->pfn_original);
    entry |= PTE_USER | PTE_RDONLY;
    entry &= ~PTE_UXN;
    return entry;
}

static int wxshadow_write_pte_raw(void *mm, void *vma, unsigned long addr,
                                  u64 *ptep, u64 pte, bool flush_tlb)
{
    if (!mm) {
        pr_err("wxshadow: [switch] mm is NULL for addr=%lx\n", addr);
        return -1;
    }

    if (!ptep) {
        pr_err("wxshadow: [switch] pte pointer is NULL for addr=%lx\n", addr);
        return -1;
    }

    wxshadow_set_pte_at_raw(mm, addr, ptep, pte);
    if (flush_tlb)
        wxshadow_flush_tlb_page(mm, vma, addr);

    return 0;
}

static int wxshadow_page_write_pte_locked(struct wxshadow_page *page, void *mm,
                                          void *vma, unsigned long addr,
                                          u64 *ptep, u64 pte, bool flush_tlb)
{
    if (!page)
        return -1;

    return wxshadow_write_pte_raw(mm, vma, addr, ptep, pte, flush_tlb);
}

static int wxshadow_page_switch_mapping_locked(struct wxshadow_page *page,
                                               void *vma, unsigned long addr,
                                               unsigned long target_pfn,
                                               u64 prot)
{
    /* page->mm is captured from the syscall caller when the shadow page is
     * created.  Do not recover it from a guessed vm_area_struct offset here:
     * Pixel 6/GKI 6.1 moved vm_mm compared with the old 4.19 layout. */
    void *mm = page ? page->mm : NULL;
    u64 *pte;
    u64 entry;

    if (!page)
        return -1;

    if (!mm) {
        pr_err("wxshadow: [switch] vma_mm returned NULL\n");
        return -1;
    }

    pte = get_user_pte(mm, addr, NULL);
    if (!pte) {
        pr_err("wxshadow: [switch] get_user_pte failed for addr=%lx\n", addr);
        return -1;
    }

    entry = make_pte(target_pfn, prot);
    return wxshadow_page_write_pte_locked(page, mm, vma, addr, pte, entry,
                                          true);
}

int wxshadow_page_activate_shadow_locked(struct wxshadow_page *page, void *vma,
                                         unsigned long addr)
{
    int ret;
    unsigned long shadow_pfn;

    if (!page)
        return -1;

    spin_lock(&global_lock);
    if (page->dead || page->release_pending ||
        page->logical_release_pending || !page->pfn_shadow) {
        spin_unlock(&global_lock);
        return -2;
    }
    shadow_pfn = page->pfn_shadow;
    spin_unlock(&global_lock);

    ret = wxshadow_page_switch_mapping_locked(page, vma, addr, shadow_pfn, 0);
    if (ret == 0) {
        wxshadow_flush_icache_page(addr);
        spin_lock(&global_lock);
        if (!page->dead)
            page->state = WX_STATE_SHADOW_X;
        spin_unlock(&global_lock);
    }

    return ret;
}

int wxshadow_page_activate_shadow(struct wxshadow_page *page, void *vma,
                                  unsigned long addr)
{
    int ret;

    if (!page)
        return -1;

    wxshadow_page_pte_lock(page);
    ret = wxshadow_page_activate_shadow_locked(page, vma, addr);

    wxshadow_page_pte_unlock(page);
    return ret;
}

int wxshadow_page_enter_original(struct wxshadow_page *page, void *vma,
                                 unsigned long addr)
{
    int ret;
    u64 entry;

    if (!page)
        return -1;

    wxshadow_page_pte_lock(page);

    spin_lock(&global_lock);
    if (page->dead || page->release_pending ||
        page->logical_release_pending ||
        page->state != WX_STATE_SHADOW_X ||
        !page->pfn_original) {
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return -2;
    }
    entry = wxshadow_build_hidden_original_pte(page);
    spin_unlock(&global_lock);

    if (!entry) {
        wxshadow_page_pte_unlock(page);
        return -2;
    }

    ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr,
                                         get_user_pte(page->mm, addr, NULL),
                                         entry, true);
    if (ret == 0) {
        spin_lock(&global_lock);
        if (!page->dead)
            page->state = WX_STATE_ORIGINAL;
        spin_unlock(&global_lock);
    }

    wxshadow_page_pte_unlock(page);
    return ret;
}

int wxshadow_page_resume_shadow(struct wxshadow_page *page, void *vma,
                                unsigned long addr)
{
    int ret;
    unsigned long shadow_pfn;

    if (!page)
        return -1;

    wxshadow_page_pte_lock(page);

    spin_lock(&global_lock);
    if (page->dead || page->release_pending ||
        page->logical_release_pending ||
        page->state != WX_STATE_ORIGINAL ||
        !page->pfn_shadow) {
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return -2;
    }
    shadow_pfn = page->pfn_shadow;
    spin_unlock(&global_lock);

    ret = wxshadow_page_switch_mapping_locked(page, vma, addr, shadow_pfn, 0);
    if (ret == 0) {
        wxshadow_flush_icache_page(addr);
        spin_lock(&global_lock);
        if (!page->dead)
            page->state = WX_STATE_SHADOW_X;
        spin_unlock(&global_lock);
    }

    wxshadow_page_pte_unlock(page);
    return ret;
}

int wxshadow_page_begin_stepping(struct wxshadow_page *page, void *vma,
                                 unsigned long addr, void *task)
{
    int ret;
    u64 entry;

    if (!page || !task)
        return -1;

    wxshadow_page_pte_lock(page);

    spin_lock(&global_lock);
    if (page->dead || page->release_pending ||
        page->logical_release_pending ||
        page->state != WX_STATE_SHADOW_X ||
        !page->pfn_original) {
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return page->dead || page->release_pending ||
               page->logical_release_pending ? -16 : -2;
    }
    entry = wxshadow_build_stepping_original_pte(page);
    page->state = WX_STATE_STEPPING;
    page->stepping_task = task;
    spin_unlock(&global_lock);

    if (!entry) {
        spin_lock(&global_lock);
        if (!page->dead && page->state == WX_STATE_STEPPING &&
            page->stepping_task == task) {
            page->state = WX_STATE_SHADOW_X;
            page->stepping_task = NULL;
        }
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return -2;
    }

    ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr,
                                         get_user_pte(page->mm, addr, NULL),
                                         entry, true);
    if (ret == 0) {
        wxshadow_flush_icache_page(addr);
    } else {
        spin_lock(&global_lock);
        if (!page->dead && page->state == WX_STATE_STEPPING &&
            page->stepping_task == task) {
            page->state = WX_STATE_SHADOW_X;
            page->stepping_task = NULL;
        }
        spin_unlock(&global_lock);
    }

    wxshadow_page_pte_unlock(page);
    return ret;
}

int wxshadow_page_finish_stepping(struct wxshadow_page *page, void *vma,
                                  unsigned long addr, void *task)
{
    int ret;
    unsigned long shadow_pfn;
    bool release_pending;
    bool logical_release_pending;
    bool was_in_list = false;
    u64 original_entry;

    if (!page || !task)
        return -1;

    wxshadow_page_pte_lock(page);

    spin_lock(&global_lock);
    if (page->dead || page->state != WX_STATE_STEPPING ||
        page->stepping_task != task) {
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return -2;
    }
    release_pending = page->release_pending;
    logical_release_pending = page->logical_release_pending;
    if (!release_pending && !page->pfn_shadow) {
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return -2;
    }

    if (release_pending) {
        spin_unlock(&global_lock);

        original_entry = wxshadow_build_restore_original_pte(page);
        if (!original_entry) {
            wxshadow_page_pte_unlock(page);
            return -2;
        }

        ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr,
                                             get_user_pte(page->mm, addr,
                                                          NULL),
                                             original_entry, true);
        if (ret == 0)
            wxshadow_flush_icache_page(addr);

        spin_lock(&global_lock);
        if (ret == 0 && page->state == WX_STATE_STEPPING &&
            page->stepping_task == task && page->release_pending) {
            page->dead = true;
            page->release_pending = false;
            page->logical_release_pending = false;
            page->state = WX_STATE_NONE;
            page->stepping_task = NULL;
            page->pfn_shadow = 0;
            was_in_list = !list_empty(&page->list);
            if (was_in_list)
                list_del_init(&page->list);
        } else if (ret == 0) {
            ret = -2;
        }
        spin_unlock(&global_lock);

        if (ret == 0 && was_in_list)
            wxshadow_page_put(page);

        wxshadow_page_pte_unlock(page);
        return ret == 0 ? 1 : ret;
    }

    if (logical_release_pending) {
        spin_unlock(&global_lock);

        original_entry = wxshadow_build_restore_original_pte(page);
        if (!original_entry) {
            wxshadow_page_pte_unlock(page);
            return -2;
        }

        ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr,
                                             get_user_pte(page->mm, addr,
                                                          NULL),
                                             original_entry, true);
        if (ret == 0)
            wxshadow_flush_icache_page(addr);

        spin_lock(&global_lock);
        if (ret == 0 && page->state == WX_STATE_STEPPING &&
            page->stepping_task == task && page->logical_release_pending &&
            !page->dead) {
            page->logical_release_pending = false;
            page->state = WX_STATE_DORMANT;
            page->stepping_task = NULL;
        } else if (ret == 0) {
            ret = -2;
        }
        spin_unlock(&global_lock);

        wxshadow_page_pte_unlock(page);
        return ret == 0 ? 1 : ret;
    }

    shadow_pfn = page->pfn_shadow;
    spin_unlock(&global_lock);

    ret = wxshadow_page_switch_mapping_locked(page, vma, addr, shadow_pfn, 0);
    if (ret == 0) {
        wxshadow_flush_icache_page(addr);
        spin_lock(&global_lock);
        if (page->state == WX_STATE_STEPPING &&
            page->stepping_task == task) {
            page->state = WX_STATE_SHADOW_X;
            page->stepping_task = NULL;
        } else {
            ret = -2;
        }
        spin_unlock(&global_lock);
    }

    wxshadow_page_pte_unlock(page);
    return ret;
}

int wxshadow_page_enter_dormant_locked(struct wxshadow_page *page, void *vma,
                                       unsigned long addr)
{
    int ret;
    u64 entry;

    if (!page || !vma || !page->pfn_original)
        return -1;

    entry = wxshadow_build_restore_original_pte(page);
    if (!entry)
        return -1;

    ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr,
                                         get_user_pte(page->mm, addr, NULL),
                                         entry, true);
    if (ret == 0) {
        wxshadow_flush_icache_page(addr);
        spin_lock(&global_lock);
        if (!page->dead) {
            page->state = WX_STATE_DORMANT;
            page->stepping_task = NULL;
        }
        spin_unlock(&global_lock);
    }

    return ret;
}

int wxshadow_page_restore_original_for_teardown_locked(
    struct wxshadow_page *page, void *vma, unsigned long addr)
{
    int ret;
    u64 entry;

    if (!page || !vma || !page->pfn_original)
        return -1;

    entry = wxshadow_build_restore_original_pte(page);
    if (!entry)
        return -1;

    ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr,
                                         get_user_pte(page->mm, addr, NULL),
                                         entry, true);
    if (ret == 0)
        wxshadow_flush_icache_page(addr);

    return ret;
}

int wxshadow_page_begin_gup_hide(struct wxshadow_page *page, void *mm,
                                 unsigned long addr, u64 **out_ptep,
                                 u64 *out_orig_pte)
{
    u64 *ptep;
    u64 orig_pte;
    unsigned long current_pfn;
    u64 hidden_entry;

    if (!page || !mm || !out_ptep || !out_orig_pte)
        return -1;

    wxshadow_page_pte_lock(page);

    spin_lock(&global_lock);
    if (page->dead || page->logical_release_pending ||
        page->state != WX_STATE_SHADOW_X ||
        !page->pfn_shadow || !page->pfn_original) {
        spin_unlock(&global_lock);
        wxshadow_page_pte_unlock(page);
        return -2;
    }
    hidden_entry = wxshadow_build_restore_original_pte(page);
    spin_unlock(&global_lock);

    if (!hidden_entry) {
        wxshadow_page_pte_unlock(page);
        return -2;
    }

    ptep = get_user_pte(mm, addr, NULL);
    if (!ptep) {
        wxshadow_page_pte_unlock(page);
        return -1;
    }

    orig_pte = *(volatile u64 *)ptep;
    if (!(orig_pte & PTE_VALID)) {
        wxshadow_page_pte_unlock(page);
        return -1;
    }

    current_pfn = (orig_pte & 0x0000FFFFFFFFF000UL) >> PAGE_SHIFT;
    if (current_pfn != page->pfn_shadow) {
        wxshadow_page_pte_unlock(page);
        return -2;
    }

    if (wxshadow_page_write_pte_locked(page, mm, NULL, addr, ptep,
                                       hidden_entry,
                                       false) != 0) {
        wxshadow_page_pte_unlock(page);
        return -1;
    }

    *out_ptep = ptep;
    *out_orig_pte = orig_pte;
    return 0;
}

int wxshadow_page_finish_gup_hide(struct wxshadow_page *page, void *vma,
                                  unsigned long addr, u64 *ptep, u64 orig_pte)
{
    int ret = 0;

    if (!page)
        return -1;

    spin_lock(&global_lock);
    if (page->dead) {
        spin_unlock(&global_lock);
        goto out_unlock;
    }
    spin_unlock(&global_lock);

    if (!vma || !ptep) {
        ret = -1;
        goto out_unlock;
    }

    ret = wxshadow_page_write_pte_locked(page, page->mm, vma, addr, ptep,
                                         orig_pte, true);

out_unlock:
    wxshadow_page_pte_unlock(page);
    return ret;
}

int wxshadow_page_restore_child_original_locked(struct wxshadow_page *page,
                                                void *child_mm,
                                                unsigned long addr)
{
    u64 *pte;
    u64 entry;

    if (!page || !child_mm || !page->pfn_original)
        return -1;

    pte = get_user_pte(child_mm, addr, NULL);
    if (!pte || !(*pte & PTE_VALID))
        return -1;

    entry = wxshadow_build_restore_original_pte(page);
    if (!entry)
        return -1;

    return wxshadow_page_write_pte_locked(page, child_mm, NULL, addr, pte,
                                          entry,
                                          false);
}
