$date
	Sat Jan 31 10:07:32 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module autonomous_digital_systemTB $end
$var wire 8 ! accumulator [7:0] $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 8 $ ALUToAccumulator [7:0] $end
$var wire 2 % Command [1:0] $end
$var wire 6 & Value [5:0] $end
$var wire 1 ' clock $end
$var wire 8 ( instructionFromMemory [7:0] $end
$var wire 1 ) reset $end
$var reg 8 * ProgramCounter [7:0] $end
$var reg 8 + accumulator [7:0] $end
$scope module ALU1 $end
$var wire 8 , AccumulatorToALU [7:0] $end
$var wire 2 - Command [1:0] $end
$var wire 6 . Value [5:0] $end
$var reg 8 / ToAccumulator [7:0] $end
$upscope $end
$scope module memory1 $end
$var wire 8 0 addressFromPC [7:0] $end
$var reg 8 1 instruction [7:0] $end
$upscope $end
$scope module instruction_decoder1 $end
$var wire 8 2 instruction [7:0] $end
$var reg 2 3 CommandFromDecoder [1:0] $end
$var reg 6 4 ValueFromDecoder [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 4
b0 3
b11 2
b11 1
b0 0
b11 /
b11 .
b0 -
b0 ,
b0 +
b0 *
1)
b11 (
0'
b11 &
b0 %
b11 $
1#
0"
b0 !
$end
#5000
1"
1'
#10000
0"
0'
0#
0)
#15000
b1010 /
b1010 $
b111 4
b111 &
b111 .
b1 3
b1 %
b1 -
b1000111 1
b1000111 (
b1000111 2
b1 *
b1 0
b11 +
b11 !
b11 ,
1"
1'
#20000
0"
0'
#25000
b100 4
b100 &
b100 .
b10 3
b10 %
b10 -
b10000100 1
b10000100 (
b10000100 2
b0 /
b0 $
b10 *
b10 0
b1010 +
b1010 !
b1010 ,
1"
1'
#30000
0"
0'
#35000
b0 +
b0 !
b0 ,
1"
1'
#40000
0"
0'
