#ChipScope Core Inserter Project File Version 3.0
#Wed Jan 24 16:31:04 CST 2024
Project.device.designInputFile=F\:\\02git\\HighSpeedAcquisitionCard\\PRO\\FPGA13pro\\sdram_rw_test_cs.ngc
Project.device.designOutputFile=F\:\\02git\\HighSpeedAcquisitionCard\\PRO\\FPGA13pro\\sdram_rw_test_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=F\:\\02git\\HighSpeedAcquisitionCard\\PRO\\FPGA13pro\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=1
Project.filter<0>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_50m
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=ad_data_in_0_IBUF
Project.unit<0>.dataChannel<10>=ad_data_in_10_IBUF
Project.unit<0>.dataChannel<11>=ad_data_in_11_IBUF
Project.unit<0>.dataChannel<12>=ad_data_in_12_IBUF
Project.unit<0>.dataChannel<13>=ad_data_in_13_IBUF
Project.unit<0>.dataChannel<14>=ad_data_in_14_IBUF
Project.unit<0>.dataChannel<15>=ad_data_in_15_IBUF
Project.unit<0>.dataChannel<1>=ad_data_in_1_IBUF
Project.unit<0>.dataChannel<2>=ad_data_in_2_IBUF
Project.unit<0>.dataChannel<3>=ad_data_in_3_IBUF
Project.unit<0>.dataChannel<4>=ad_data_in_4_IBUF
Project.unit<0>.dataChannel<5>=ad_data_in_5_IBUF
Project.unit<0>.dataChannel<6>=ad_data_in_6_IBUF
Project.unit<0>.dataChannel<7>=ad_data_in_7_IBUF
Project.unit<0>.dataChannel<8>=ad_data_in_8_IBUF
Project.unit<0>.dataChannel<9>=ad_data_in_9_IBUF
Project.unit<0>.dataDepth=32768
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=16
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=rd_data<0>
Project.unit<0>.triggerChannel<0><10>=rd_data<10>
Project.unit<0>.triggerChannel<0><11>=rd_data<11>
Project.unit<0>.triggerChannel<0><12>=rd_data<12>
Project.unit<0>.triggerChannel<0><13>=rd_data<13>
Project.unit<0>.triggerChannel<0><14>=rd_data<14>
Project.unit<0>.triggerChannel<0><15>=rd_data<15>
Project.unit<0>.triggerChannel<0><1>=rd_data<1>
Project.unit<0>.triggerChannel<0><2>=rd_data<2>
Project.unit<0>.triggerChannel<0><3>=rd_data<3>
Project.unit<0>.triggerChannel<0><4>=rd_data<4>
Project.unit<0>.triggerChannel<0><5>=rd_data<5>
Project.unit<0>.triggerChannel<0><6>=rd_data<6>
Project.unit<0>.triggerChannel<0><7>=rd_data<7>
Project.unit<0>.triggerChannel<0><8>=rd_data<8>
Project.unit<0>.triggerChannel<0><9>=rd_data<9>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=16
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
