$date
	Fri Jan 28 07:44:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_8x1_tb $end
$scope module mux_test $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 % in4 $end
$var wire 1 & in5 $end
$var wire 1 ' in6 $end
$var wire 1 ( in7 $end
$var wire 3 ) select [2:0] $end
$var reg 1 * out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
b101 )
0(
0'
1&
1%
1$
0#
0"
0!
$end
#5
b100 )
1#
1"
#10
b111 )
1(
#15
0*
b110 )
0"
#20
b1 )
0(
1'
0%
0$
#25
b10 )
1$
1"
0#
1(
#30
