
*** Running vivado
    with args -log Edge_Core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Edge_Core.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Edge_Core.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.281 ; gain = 10.926 ; free physical = 113703 ; free virtual = 377335
Command: synth_design -top Edge_Core -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8773
WARNING: [Synth 8-2611] redeclaration of ansi port CP0_TimerIntMatch is not allowed [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:332]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 113821 ; free virtual = 377471
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Edge_Core' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:51]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/hazard_unit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (1#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/hazard_unit.v:43]
INFO: [Synth 8-6157] synthesizing module 'Coprocessor0' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/Coprocessor0.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/Coprocessor0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Coprocessor0' (2#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/Coprocessor0.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:506]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/adder.v:41]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/adder.v:41]
WARNING: [Synth 8-7071] port 'cout' of module 'adder' is unconnected for instance 'pcplus4' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:511]
WARNING: [Synth 8-7023] instance 'pcplus4' of module 'adder' has 5 connections declared, but only 4 given [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:511]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6157] synthesizing module 'if_id_pipereg' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/if_id_pipereg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'if_id_pipereg' (5#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/if_id_pipereg.v:41]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/controller.v:111]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/controller.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/controller.v:206]
INFO: [Synth 8-6157] synthesizing module 'alu_decoder' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/alu_decoder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'alu_decoder' (6#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/alu_decoder.v:80]
INFO: [Synth 8-6157] synthesizing module 'shifter_decoder' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_decoder.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_decoder.v:69]
INFO: [Synth 8-6155] done synthesizing module 'shifter_decoder' (7#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_decoder.v:56]
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/controller.v:111]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/sign_extend.v:41]
	Parameter N bound to: 32 - type: integer 
	Parameter INSize bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (9#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/sign_extend.v:41]
INFO: [Synth 8-6157] synthesizing module 'sign_extend__parameterized0' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/sign_extend.v:41]
	Parameter N bound to: 32 - type: integer 
	Parameter INSize bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sign_extend__parameterized0' (9#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/sign_extend.v:41]
INFO: [Synth 8-6157] synthesizing module 'zero_extend' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/zero_extend.v:41]
	Parameter N bound to: 32 - type: integer 
	Parameter INSize bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zero_extend' (10#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/zero_extend.v:41]
INFO: [Synth 8-6157] synthesizing module 'zero_extend__parameterized0' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/zero_extend.v:41]
	Parameter N bound to: 32 - type: integer 
	Parameter INSize bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zero_extend__parameterized0' (10#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/zero_extend.v:41]
INFO: [Synth 8-6157] synthesizing module 'mux_WBResult' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mux_WBResult.v:47]
INFO: [Synth 8-6155] done synthesizing module 'mux_WBResult' (11#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mux_WBResult.v:47]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/regfile.v:41]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (12#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/regfile.v:41]
INFO: [Synth 8-6157] synthesizing module 'sign_extend__parameterized1' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/sign_extend.v:41]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend__parameterized1' (12#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/sign_extend.v:41]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mux2.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mux2.v:41]
INFO: [Synth 8-6157] synthesizing module 'id_ex_pipereg' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/id_ex_pipereg.v:41]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized5' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized5' (13#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/register.v:41]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_pipereg' (14#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/id_ex_pipereg.v:41]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mux2.v:41]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (14#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mux2.v:41]
INFO: [Synth 8-6157] synthesizing module 'mult_unit' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mult_unit.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mult_unit' (15#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mult_unit.v:41]
INFO: [Synth 8-6157] synthesizing module 'div_unit' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/div_unit.v:41]
INFO: [Synth 8-6155] done synthesizing module 'div_unit' (16#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/div_unit.v:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:859]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/alu.v:42]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/alu.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu' (17#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/alu.v:42]
INFO: [Synth 8-6157] synthesizing module 'shift_unit' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shift_unit.v:46]
INFO: [Synth 8-6157] synthesizing module 'shifter_left' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_left.v:41]
INFO: [Synth 8-6155] done synthesizing module 'shifter_left' (18#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_left.v:41]
INFO: [Synth 8-6157] synthesizing module 'shifter_right_logical' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_right_logical.v:41]
INFO: [Synth 8-6155] done synthesizing module 'shifter_right_logical' (19#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_right_logical.v:41]
INFO: [Synth 8-6157] synthesizing module 'shifter_right_arithmetic' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_right_arithmetic.v:41]
INFO: [Synth 8-6155] done synthesizing module 'shifter_right_arithmetic' (20#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shifter_right_arithmetic.v:41]
INFO: [Synth 8-6155] done synthesizing module 'shift_unit' (21#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shift_unit.v:46]
INFO: [Synth 8-6157] synthesizing module 'shift_left2' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shift_left.v:41]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2' (22#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/shift_left.v:41]
WARNING: [Synth 8-7071] port 'cout' of module 'adder' is unconnected for instance 'pcbranch_value' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:926]
WARNING: [Synth 8-7023] instance 'pcbranch_value' of module 'adder' has 5 connections declared, but only 4 given [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:926]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_pipereg' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/ex_mem_pipereg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_pipereg' (23#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/ex_mem_pipereg.v:41]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_pipereg' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mem_wb_pipereg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_pipereg' (24#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/mem_wb_pipereg.v:41]
WARNING: [Synth 8-7071] port 'MemRefSize_in' of module 'mem_wb_pipereg' is unconnected for instance 'MEM_WB_REG' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1025]
WARNING: [Synth 8-7071] port 'CP0_din_out' of module 'mem_wb_pipereg' is unconnected for instance 'MEM_WB_REG' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1025]
WARNING: [Synth 8-7071] port 'MemRefSize_out' of module 'mem_wb_pipereg' is unconnected for instance 'MEM_WB_REG' [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1025]
WARNING: [Synth 8-7023] instance 'MEM_WB_REG' of module 'mem_wb_pipereg' has 43 connections declared, but only 40 given [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:1075]
WARNING: [Synth 8-3848] Net CP0_raD in module/entity Edge_Core does not have driver. [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:117]
WARNING: [Synth 8-3848] Net CP0_doutD in module/entity Edge_Core does not have driver. [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:119]
WARNING: [Synth 8-3848] Net CP0_dinD in module/entity Edge_Core does not have driver. [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:120]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Core' (25#1) [/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.srcs/sources_1/imports/Verilog/edge_core.v:51]
WARNING: [Synth 8-7129] Port a[31] in module shift_left2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module shift_left2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module regfile is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[31] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[30] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[29] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[28] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[27] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[26] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[20] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[19] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[18] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[17] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[16] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[14] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[13] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[12] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module hazard_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 113048 ; free virtual = 376701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 112936 ; free virtual = 376589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.246 ; gain = 8.008 ; free physical = 112931 ; free virtual = 376584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 113628 ; free virtual = 377282
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 61    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 37    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 21    
	   4 Input   32 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   7 Input    2 Bit        Muxes := 1     
	  24 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP y0, operation Mode is: A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP y0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP y0, operation Mode is: A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP y0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
WARNING: [Synth 8-7129] Port Instruction[31] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[30] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[29] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[28] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[27] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[26] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[20] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[19] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[18] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[17] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[16] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[15] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[14] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[13] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[12] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[11] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module hazard_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113365 ; free virtual = 377024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|Edge_Core   | rf/rf_reg  | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_unit   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_unit   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_unit   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_unit   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113349 ; free virtual = 377009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|Edge_Core   | rf/rf_reg  | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113356 ; free virtual = 377016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113352 ; free virtual = 377011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113352 ; free virtual = 377011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   651|
|3     |DSP48E1  |     7|
|4     |LUT1     |   157|
|5     |LUT2     |   184|
|6     |LUT3     |  2172|
|7     |LUT4     |   128|
|8     |LUT5     |   386|
|9     |LUT6     |   728|
|10    |MUXF7    |   128|
|11    |MUXF8    |    64|
|12    |RAM32M   |    10|
|13    |RAM32X1D |     4|
|14    |FDRE     |  1858|
|15    |IBUF     |    68|
|16    |OBUF     |   100|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------+----------------------------+------+
|      |Instance                 |Module                      |Cells |
+------+-------------------------+----------------------------+------+
|1     |top                      |                            |  6646|
|2     |  EX_MEM_REG             |ex_mem_pipereg              |   412|
|3     |    ALUout               |register_49                 |    88|
|4     |    BHW                  |register__parameterized5_50 |     3|
|5     |    Branch               |register__parameterized2_51 |     1|
|6     |    CP0_Inst             |register__parameterized3_52 |     1|
|7     |    CP0_wa               |register__parameterized1_53 |     5|
|8     |    Jump                 |register__parameterized2_54 |    33|
|9     |    JumpR                |register__parameterized2_55 |    57|
|10    |    MemRefSize           |register__parameterized3_56 |     2|
|11    |    MemWrite             |register__parameterized2_57 |     1|
|12    |    PCBranch             |register_58                 |    39|
|13    |    PCJump               |register_59                 |    25|
|14    |    RegWrite             |register__parameterized2_60 |     1|
|15    |    WBResultSelect       |register__parameterized3_61 |     2|
|16    |    WriteData            |register_62                 |    33|
|17    |    WriteReg             |register__parameterized1_63 |    15|
|18    |    breakEx              |register__parameterized2_64 |     1|
|19    |    divbyZero            |register__parameterized2_65 |     1|
|20    |    hi                   |register_66                 |    32|
|21    |    link                 |register__parameterized2_67 |     1|
|22    |    lo                   |register_68                 |    32|
|23    |    opcode               |register__parameterized0_69 |     9|
|24    |    pcplus4              |register_70                 |    26|
|25    |    sign                 |register__parameterized2_71 |     1|
|26    |    syscallEx            |register__parameterized2_72 |     1|
|27    |    undefinedEx          |register__parameterized2_73 |     1|
|28    |    zero                 |register__parameterized2_74 |     1|
|29    |  ID_EX_REG              |id_ex_pipereg               |   676|
|30    |    ALUControl           |register__parameterized4    |    80|
|31    |    ALUSrcB              |register__parameterized2_18 |    12|
|32    |    BHW                  |register__parameterized5_19 |     3|
|33    |    Branch               |register__parameterized2_20 |     1|
|34    |    CP0_Inst             |register__parameterized3_21 |     1|
|35    |    IR                   |register_22                 |    11|
|36    |    Jump                 |register__parameterized2_23 |     1|
|37    |    JumpR                |register__parameterized2_24 |     1|
|38    |    MemRefSize           |register__parameterized3_25 |     2|
|39    |    MemWrite             |register__parameterized2_26 |     1|
|40    |    MulDivRF             |register__parameterized3_27 |    67|
|41    |    PCplus4              |register_28                 |    32|
|42    |    Rd                   |register__parameterized1_29 |    11|
|43    |    RegDst               |register__parameterized2_30 |     1|
|44    |    RegWrite             |register__parameterized2_31 |     1|
|45    |    Rs                   |register__parameterized1_32 |    75|
|46    |    Rt                   |register__parameterized1_33 |     9|
|47    |    ShiftAmtVar          |register__parameterized2_34 |     1|
|48    |    Shift_type           |register__parameterized3_35 |    13|
|49    |    Shifter_or_ALU       |register__parameterized2_36 |     1|
|50    |    UpperImm             |register__parameterized2_37 |     1|
|51    |    WBResultSelect       |register__parameterized3_38 |     5|
|52    |    breakEx              |register__parameterized2_39 |     1|
|53    |    divbyZero            |register__parameterized2_40 |     1|
|54    |    hiEN                 |register__parameterized2_41 |     1|
|55    |    link                 |register__parameterized2_42 |     1|
|56    |    loEN                 |register__parameterized2_43 |     1|
|57    |    opcode               |register__parameterized0    |     7|
|58    |    rd1                  |register_44                 |   217|
|59    |    rd2                  |register_45                 |    59|
|60    |    sign_imm             |register_46                 |    56|
|61    |    syscallEx            |register__parameterized2_47 |     1|
|62    |    undefinedEx          |register__parameterized2_48 |     1|
|63    |  IF_ID_REG              |if_id_pipereg               |   135|
|64    |    IR                   |register_16                 |   103|
|65    |    PC_4                 |register_17                 |    32|
|66    |  Imm_Signed_or_UnSgined |mux2                        |     1|
|67    |  MEM_WB_REG             |mem_wb_pipereg              |   500|
|68    |    ALUout               |register_4                  |    32|
|69    |    BHW                  |register__parameterized5    |     3|
|70    |    CP0_Inst             |register__parameterized3    |     3|
|71    |    CP0_wa               |register__parameterized1    |    83|
|72    |    ReadData             |register_5                  |    32|
|73    |    RegWrite             |register__parameterized2    |     1|
|74    |    WBResultSelect       |register__parameterized3_6  |    63|
|75    |    WriteReg             |register__parameterized1_7  |    14|
|76    |    breakEx              |register__parameterized2_8  |    14|
|77    |    divbyZero            |register__parameterized2_9  |     2|
|78    |    hi                   |register_10                 |    32|
|79    |    link                 |register__parameterized2_11 |    14|
|80    |    lo                   |register_12                 |    32|
|81    |    pcplus4              |register_13                 |   172|
|82    |    syscallEx            |register__parameterized2_14 |     2|
|83    |    undefinedEx          |register__parameterized2_15 |     1|
|84    |  Rd2_or_SignImm         |mux2_0                      |    36|
|85    |  WBResult               |mux_WBResult                |    11|
|86    |  alu                    |alu                         |    30|
|87    |    adder                |adder_3                     |     8|
|88    |  aluout_or_shifterout   |mux2_1                      |    48|
|89    |  cp0                    |Coprocessor0                |  1604|
|90    |  div_unit               |div_unit                    |  2803|
|91    |  mult_unit              |mult_unit                   |    63|
|92    |  pc                     |register                    |    32|
|93    |  pcbranch_value         |adder                       |    38|
|94    |  pcplus4                |adder_2                     |     9|
|95    |  rf                     |regfile                     |    79|
+------+-------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377010
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377010
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 113351 ; free virtual = 377010
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 113442 ; free virtual = 377100
INFO: [Netlist 29-17] Analyzing 864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 113358 ; free virtual = 377015
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: a26a41aa
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 113564 ; free virtual = 377221
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/edge/project_1/project_1.runs/synth_1/Edge_Core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Edge_Core_utilization_synth.rpt -pb Edge_Core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 11:54:02 2022...
