;buildInfoPackage: chisel3, version: 3.4-SNAPSHOT, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Mux2 : 
  module Mux2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip sel : UInt<1>, flip in0 : UInt<1>, flip in1 : UInt<1>, out : UInt<1>}
    
    node _io_out_T = and(io.sel, io.in1) @[Mux2.scala 18:21]
    node _io_out_T_1 = not(io.sel) @[Mux2.scala 18:34]
    node _io_out_T_2 = and(_io_out_T_1, io.in0) @[Mux2.scala 18:42]
    node _io_out_T_3 = or(_io_out_T, _io_out_T_2) @[Mux2.scala 18:31]
    io.out <= _io_out_T_3 @[Mux2.scala 18:10]
    
