#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bb3920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bb3ab0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1b9b3c0 .functor NOT 1, L_0x1bfd4d0, C4<0>, C4<0>, C4<0>;
L_0x1b8f830 .functor XOR 2, L_0x1bfd060, L_0x1bfd220, C4<00>, C4<00>;
L_0x1b8fa10 .functor XOR 2, L_0x1b8f830, L_0x1bfd360, C4<00>, C4<00>;
v0x1beb440_0 .net *"_ivl_10", 1 0, L_0x1bfd360;  1 drivers
v0x1beb540_0 .net *"_ivl_12", 1 0, L_0x1b8fa10;  1 drivers
v0x1beb620_0 .net *"_ivl_2", 1 0, L_0x1bfcfc0;  1 drivers
v0x1beb6e0_0 .net *"_ivl_4", 1 0, L_0x1bfd060;  1 drivers
v0x1beb7c0_0 .net *"_ivl_6", 1 0, L_0x1bfd220;  1 drivers
v0x1beb8f0_0 .net *"_ivl_8", 1 0, L_0x1b8f830;  1 drivers
v0x1beb9d0_0 .var "clk", 0 0;
v0x1beba70_0 .net "f_dut", 0 0, v0x1bea880_0;  1 drivers
v0x1bebb10_0 .net "f_ref", 0 0, L_0x1bfc500;  1 drivers
v0x1bebc40_0 .net "g_dut", 0 0, v0x1bea920_0;  1 drivers
v0x1bebce0_0 .net "g_ref", 0 0, L_0x1bbfec0;  1 drivers
v0x1bebd80_0 .net "resetn", 0 0, v0x1bea0d0_0;  1 drivers
v0x1bebe20_0 .var/2u "stats1", 223 0;
v0x1bebec0_0 .var/2u "strobe", 0 0;
v0x1bebf60_0 .net "tb_match", 0 0, L_0x1bfd4d0;  1 drivers
v0x1bec000_0 .net "tb_mismatch", 0 0, L_0x1b9b3c0;  1 drivers
v0x1bec0c0_0 .net "x", 0 0, v0x1bea1a0_0;  1 drivers
v0x1bec270_0 .net "y", 0 0, v0x1bea2a0_0;  1 drivers
E_0x1bab900/0 .event negedge, v0x1be9740_0;
E_0x1bab900/1 .event posedge, v0x1be9740_0;
E_0x1bab900 .event/or E_0x1bab900/0, E_0x1bab900/1;
L_0x1bfcfc0 .concat [ 1 1 0 0], L_0x1bbfec0, L_0x1bfc500;
L_0x1bfd060 .concat [ 1 1 0 0], L_0x1bbfec0, L_0x1bfc500;
L_0x1bfd220 .concat [ 1 1 0 0], v0x1bea920_0, v0x1bea880_0;
L_0x1bfd360 .concat [ 1 1 0 0], L_0x1bbfec0, L_0x1bfc500;
L_0x1bfd4d0 .cmp/eeq 2, L_0x1bfcfc0, L_0x1b8fa10;
S_0x1bb3c40 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1b72a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1b72a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1b72ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1b72b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1b72b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1b72b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1b72bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1b72c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1b72c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1bbf650 .functor OR 1, L_0x1bfc7d0, L_0x1bfca80, C4<0>, C4<0>;
L_0x1bbfec0 .functor OR 1, L_0x1bbf650, L_0x1bfcd40, C4<0>, C4<0>;
v0x1bbf010_0 .net *"_ivl_0", 31 0, L_0x1bec390;  1 drivers
L_0x7f1d267430a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1bbf760_0 .net *"_ivl_11", 27 0, L_0x7f1d267430a8;  1 drivers
L_0x7f1d267430f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1bbf800_0 .net/2u *"_ivl_12", 31 0, L_0x7f1d267430f0;  1 drivers
v0x1bbffd0_0 .net *"_ivl_14", 0 0, L_0x1bfc7d0;  1 drivers
v0x1bc00a0_0 .net *"_ivl_16", 31 0, L_0x1bfc940;  1 drivers
L_0x7f1d26743138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b8f8a0_0 .net *"_ivl_19", 27 0, L_0x7f1d26743138;  1 drivers
L_0x7f1d26743180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1b8fa80_0 .net/2u *"_ivl_20", 31 0, L_0x7f1d26743180;  1 drivers
v0x1be8fc0_0 .net *"_ivl_22", 0 0, L_0x1bfca80;  1 drivers
v0x1be9080_0 .net *"_ivl_25", 0 0, L_0x1bbf650;  1 drivers
v0x1be9140_0 .net *"_ivl_26", 31 0, L_0x1bfcca0;  1 drivers
L_0x7f1d267431c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1be9220_0 .net *"_ivl_29", 27 0, L_0x7f1d267431c8;  1 drivers
L_0x7f1d26743018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1be9300_0 .net *"_ivl_3", 27 0, L_0x7f1d26743018;  1 drivers
L_0x7f1d26743210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1be93e0_0 .net/2u *"_ivl_30", 31 0, L_0x7f1d26743210;  1 drivers
v0x1be94c0_0 .net *"_ivl_32", 0 0, L_0x1bfcd40;  1 drivers
L_0x7f1d26743060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1be9580_0 .net/2u *"_ivl_4", 31 0, L_0x7f1d26743060;  1 drivers
v0x1be9660_0 .net *"_ivl_8", 31 0, L_0x1bfc690;  1 drivers
v0x1be9740_0 .net "clk", 0 0, v0x1beb9d0_0;  1 drivers
v0x1be9800_0 .net "f", 0 0, L_0x1bfc500;  alias, 1 drivers
v0x1be98c0_0 .net "g", 0 0, L_0x1bbfec0;  alias, 1 drivers
v0x1be9980_0 .var "next", 3 0;
v0x1be9a60_0 .net "resetn", 0 0, v0x1bea0d0_0;  alias, 1 drivers
v0x1be9b20_0 .var "state", 3 0;
v0x1be9c00_0 .net "x", 0 0, v0x1bea1a0_0;  alias, 1 drivers
v0x1be9cc0_0 .net "y", 0 0, v0x1bea2a0_0;  alias, 1 drivers
E_0x1bac060 .event anyedge, v0x1be9b20_0, v0x1be9c00_0, v0x1be9cc0_0;
E_0x1b879f0 .event posedge, v0x1be9740_0;
L_0x1bec390 .concat [ 4 28 0 0], v0x1be9b20_0, L_0x7f1d26743018;
L_0x1bfc500 .cmp/eq 32, L_0x1bec390, L_0x7f1d26743060;
L_0x1bfc690 .concat [ 4 28 0 0], v0x1be9b20_0, L_0x7f1d267430a8;
L_0x1bfc7d0 .cmp/eq 32, L_0x1bfc690, L_0x7f1d267430f0;
L_0x1bfc940 .concat [ 4 28 0 0], v0x1be9b20_0, L_0x7f1d26743138;
L_0x1bfca80 .cmp/eq 32, L_0x1bfc940, L_0x7f1d26743180;
L_0x1bfcca0 .concat [ 4 28 0 0], v0x1be9b20_0, L_0x7f1d267431c8;
L_0x1bfcd40 .cmp/eq 32, L_0x1bfcca0, L_0x7f1d26743210;
S_0x1be9e40 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1bea010_0 .net "clk", 0 0, v0x1beb9d0_0;  alias, 1 drivers
v0x1bea0d0_0 .var "resetn", 0 0;
v0x1bea1a0_0 .var "x", 0 0;
v0x1bea2a0_0 .var "y", 0 0;
E_0x1babb60 .event negedge, v0x1be9740_0;
S_0x1bea3a0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1bb3ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
v0x1bea6b0_0 .net "clk", 0 0, v0x1beb9d0_0;  alias, 1 drivers
v0x1bea7a0_0 .var/i "counter", 31 0;
v0x1bea880_0 .var "f", 0 0;
v0x1bea920_0 .var "g", 0 0;
v0x1bea9e0_0 .net "resetn", 0 0, v0x1bea0d0_0;  alias, 1 drivers
v0x1beab20_0 .var "state", 2 0;
v0x1beac00_0 .net "x", 0 0, v0x1bea1a0_0;  alias, 1 drivers
v0x1beacf0_0 .var "x_reg1", 0 0;
v0x1beadb0_0 .var "x_reg2", 0 0;
v0x1beaf00_0 .net "y", 0 0, v0x1bea2a0_0;  alias, 1 drivers
v0x1beafa0_0 .var "y_reg1", 0 0;
v0x1beb060_0 .var "y_reg2", 0 0;
E_0x1bea650/0 .event negedge, v0x1be9a60_0;
E_0x1bea650/1 .event posedge, v0x1be9740_0;
E_0x1bea650 .event/or E_0x1bea650/0, E_0x1bea650/1;
S_0x1beb220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1bb3ab0;
 .timescale -12 -12;
E_0x1bcb070 .event anyedge, v0x1bebec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bebec0_0;
    %nor/r;
    %assign/vec4 v0x1bebec0_0, 0;
    %wait E_0x1bcb070;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1be9e40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea2a0_0, 0, 1;
    %wait E_0x1b879f0;
    %wait E_0x1b879f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bea0d0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1babb60;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1bea0d0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1bea2a0_0, 0;
    %assign/vec4 v0x1bea1a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1bb3c40;
T_2 ;
    %wait E_0x1b879f0;
    %load/vec4 v0x1be9a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1be9b20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1be9980_0;
    %assign/vec4 v0x1be9b20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1bb3c40;
T_3 ;
Ewait_0 .event/or E_0x1bac060, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1be9b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1be9c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1be9c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1be9c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1be9cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1be9cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1be9980_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1bea3a0;
T_4 ;
    %wait E_0x1bea650;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1beab20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x1beac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1bea7a0_0, 0;
T_4.13 ;
T_4.12 ;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x1beac00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
T_4.17 ;
T_4.16 ;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v0x1beac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
T_4.21 ;
T_4.20 ;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x1beac00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
T_4.25 ;
T_4.24 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x1beaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
T_4.30 ;
T_4.28 ;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x1beaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea920_0, 0;
T_4.33 ;
T_4.32 ;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.36;
T_4.35 ;
    %load/vec4 v0x1beaf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
T_4.37 ;
T_4.36 ;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1beab20_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bea3a0;
T_5 ;
    %wait E_0x1bea650;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beacf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beadb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1beac00_0;
    %assign/vec4 v0x1beacf0_0, 0;
    %load/vec4 v0x1beacf0_0;
    %assign/vec4 v0x1beadb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1bea3a0;
T_6 ;
    %wait E_0x1bea650;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beb060_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1beaf00_0;
    %assign/vec4 v0x1beafa0_0, 0;
    %load/vec4 v0x1beafa0_0;
    %assign/vec4 v0x1beb060_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1bea3a0;
T_7 ;
    %wait E_0x1bea650;
    %load/vec4 v0x1bea9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1bea7a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1beab20_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v0x1beadb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x1beacf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x1beac00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1bea7a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1bea7a0_0, 0;
    %load/vec4 v0x1bea7a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea920_0, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1beab20_0;
    %cmpi/e 6, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v0x1beafa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.12, 10;
    %load/vec4 v0x1beb060_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x1beaf00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea920_0, 0;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1bb3ab0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1beb9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bebec0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1bb3ab0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1beb9d0_0;
    %inv;
    %store/vec4 v0x1beb9d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1bb3ab0;
T_10 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bea010_0, v0x1bec000_0, v0x1beb9d0_0, v0x1bebd80_0, v0x1bec0c0_0, v0x1bec270_0, v0x1bebb10_0, v0x1beba70_0, v0x1bebce0_0, v0x1bebc40_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1bb3ab0;
T_11 ;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1bb3ab0;
T_12 ;
    %wait E_0x1bab900;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bebe20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
    %load/vec4 v0x1bebf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bebe20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1bebb10_0;
    %load/vec4 v0x1bebb10_0;
    %load/vec4 v0x1beba70_0;
    %xor;
    %load/vec4 v0x1bebb10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1bebce0_0;
    %load/vec4 v0x1bebce0_0;
    %load/vec4 v0x1bebc40_0;
    %xor;
    %load/vec4 v0x1bebce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1bebe20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bebe20_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/2013_q2bfsm/iter6/response0/top_module.sv";
