#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000090cf90 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000010bf8e0_0 .var "clk", 0 0;
v0000000001070c20_0 .net "clk_16", 0 0, L_0000000001070cc0;  1 drivers
v0000000001071940_0 .net "clk_2", 0 0, L_0000000001070b80;  1 drivers
v00000000010719e0_0 .net "clk_4", 0 0, L_00000000010711c0;  1 drivers
v0000000001071080_0 .net "clk_8", 0 0, L_00000000010713a0;  1 drivers
v0000000001070ae0_0 .var "rst", 0 0;
S_000000000090d120 .scope module, "DUT" "clkd" 2 7, 3 1 0, S_000000000090cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_2";
    .port_info 3 /OUTPUT 1 "clk_4";
    .port_info 4 /OUTPUT 1 "clk_8";
    .port_info 5 /OUTPUT 1 "clk_16";
v000000000090ba20_0 .net "clk", 0 0, v00000000010bf8e0_0;  1 drivers
v0000000000906b30_0 .net "clk_16", 0 0, L_0000000001070cc0;  alias, 1 drivers
v000000000090b740_0 .net "clk_2", 0 0, L_0000000001070b80;  alias, 1 drivers
v000000000090ac00_0 .net "clk_4", 0 0, L_00000000010711c0;  alias, 1 drivers
v000000000090d2b0_0 .net "clk_8", 0 0, L_00000000010713a0;  alias, 1 drivers
v000000000090d350_0 .var "count", 3 0;
v00000000010bf840_0 .net "rst", 0 0, v0000000001070ae0_0;  1 drivers
E_000000000090a0b0 .event posedge, v000000000090ba20_0;
L_0000000001070b80 .part v000000000090d350_0, 0, 1;
L_00000000010711c0 .part v000000000090d350_0, 1, 1;
L_00000000010713a0 .part v000000000090d350_0, 2, 1;
L_0000000001070cc0 .part v000000000090d350_0, 3, 1;
    .scope S_000000000090d120;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000090d350_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000000000090d120;
T_1 ;
    %wait E_000000000090a0b0;
    %load/vec4 v00000000010bf840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000090d350_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000090d350_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000090d350_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000090cf90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bf8e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000000000090cf90;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000010bf8e0_0;
    %inv;
    %assign/vec4 v00000000010bf8e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000090cf90;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "clkd.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000090cf90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001070ae0_0, 0, 1;
    %delay 480, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001070ae0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "design-test.v";
    "design.v";
