// Seed: 2224201910
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7, id_8;
  assign id_8 = module_0;
endmodule
module module_1 (
    output tri id_0
    , id_14,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3
    , id_15,
    input supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output supply1 id_11,
    output uwire id_12
);
  wire id_16;
  assign id_14 = 1;
  module_0(
      id_6, id_12, id_2, id_3, id_1, id_1
  );
  wire id_17;
  wire id_18;
  wire id_19;
  supply1 id_20 = id_15;
endmodule
