# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../My_Risc.srcs/sources_1/new/Register_B.vhd" \
"../../../../My_Risc.srcs/sim_1/new/Register_B_tb.vhd" \

# Do not sort compile order
nosort
