// Seed: 1562908811
module module_0 #(
    parameter id_1 = 32'd29
);
  final $unsigned(14);
  ;
  logic _id_1, id_2, id_3;
  logic [1 : id_1] id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_2[-1'd0] = 1'b0;
endmodule
