Project Information                 e:\vhdl designs\hamblened2\chap8\scomp.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 01/19/2002 11:29:29

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


SCOMP


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

scomp     EPF10K70RC240-2  2      40     0    4096      22 %    249      6  %

User Pins:                 2      40     0  



Project Information                 e:\vhdl designs\hamblened2\chap8\scomp.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~9,
           state~8,
           state~7,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                        reset_pc = B"000000000", 
                           fetch = B"110000000", 
                          decode = B"101000000", 
                     execute_add = B"100100000", 
                    execute_load = B"100010000", 
                   execute_store = B"100001000", 
                  execute_store3 = B"100000100", 
                  execute_store2 = B"100000010", 
                    execute_jump = B"100000001"
);



Project Information                 e:\vhdl designs\hamblened2\chap8\scomp.rpt

** EMBEDDED ARRAYS **


|LPM_RAM_DQ:memory|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "program.mif";
         )
         OF SEGMENTS (
               |LPM_RAM_DQ:memory|altram:sram|segment0_15,
               |LPM_RAM_DQ:memory|altram:sram|segment0_14,
               |LPM_RAM_DQ:memory|altram:sram|segment0_13,
               |LPM_RAM_DQ:memory|altram:sram|segment0_12,
               |LPM_RAM_DQ:memory|altram:sram|segment0_11,
               |LPM_RAM_DQ:memory|altram:sram|segment0_10,
               |LPM_RAM_DQ:memory|altram:sram|segment0_9,
               |LPM_RAM_DQ:memory|altram:sram|segment0_8,
               |LPM_RAM_DQ:memory|altram:sram|segment0_7,
               |LPM_RAM_DQ:memory|altram:sram|segment0_6,
               |LPM_RAM_DQ:memory|altram:sram|segment0_5,
               |LPM_RAM_DQ:memory|altram:sram|segment0_4,
               |LPM_RAM_DQ:memory|altram:sram|segment0_3,
               |LPM_RAM_DQ:memory|altram:sram|segment0_2,
               |LPM_RAM_DQ:memory|altram:sram|segment0_1,
               |LPM_RAM_DQ:memory|altram:sram|segment0_0
);




Project Information                 e:\vhdl designs\hamblened2\chap8\scomp.rpt

** FILE HIERARCHY **



|lpm_add_sub:394|
|lpm_add_sub:394|addcore:adder|
|lpm_add_sub:394|altshift:result_ext_latency_ffs|
|lpm_add_sub:394|altshift:carry_ext_latency_ffs|
|lpm_add_sub:394|altshift:oflow_ext_latency_ffs|
|lpm_compare:609|
|lpm_compare:609|comptree:comparator|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:609|altshift:aeb_ext_lat_ffs|
|lpm_compare:609|altshift:agb_ext_lat_ffs|
|lpm_compare:610|
|lpm_compare:610|comptree:comparator|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:610|altshift:aeb_ext_lat_ffs|
|lpm_compare:610|altshift:agb_ext_lat_ffs|
|lpm_add_sub:709|
|lpm_add_sub:709|addcore:adder|
|lpm_add_sub:709|altshift:result_ext_latency_ffs|
|lpm_add_sub:709|altshift:carry_ext_latency_ffs|
|lpm_add_sub:709|altshift:oflow_ext_latency_ffs|
|lpm_ram_dq:memory|
|lpm_ram_dq:memory|altram:sram|


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

***** Logic for device 'scomp' compiled without errors.




Device: EPF10K70RC240-2

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                  p p                                    
                                                                                                                  r r                                    
                                                                                                                  o o                                    
                                                                                                r                 g g                                    
                                                                                                e                 r r       r                            
                                                                                                g                 a a       e                            
                                                                                                i                 m m       g                            
                                                                                                s                 _ _       i                            
                                                                                                t                 c c       s                            
                                                                                                e                 o o       t                            
                                                                                                r                 u u       e                            
                                                                                                _                 n n       r                            
                                R R R R R R R R   R R R R R R R   R R R R R R R   R R R       R A R R   R R R R R t t   R R _ R R R R   R R R R R R R R  
                                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       E C E E   E E E E E e e   E E A E E E E   E E E E E E E E  
                                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G S _ S S V S S S S S r r G S S C S S S S V S S S S S S S S  
                                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N E o E E C E E E E E _ _ N E E _ E E E E C E E E E E E E E  
                                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D R u R R C R R R R R o o D R R o R R R R C R R R R R R R R  
                                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I V t V V I V V V V V u u I V V u V V V V I V V V V V V V V  
                                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N E 1 E E N E E E E E t t N E E t E E E E N E E E E E E E E  
                                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T D 0 D D T D D D D D 7 0 T D D 1 D D D D T D D D D D D D D  
                              --------------------------------------------------------------------------------------------------------------------------_ 
                             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
                      #TCK |  1                                                                                                                         180 | ^DATA0 
                ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
                     ^nCEO |  3                                                                                                                         178 | ^nCE 
                      #TDO |  4                                                                                                                         177 | #TDI 
                    VCCINT |  5                                                                                                                         176 | GNDINT 
      program_counter_out5 |  6                                                                                                                         175 | register_AC_out8 
 memory_data_register_out8 |  7                                                                                                                         174 | program_counter_out6 
      program_counter_out2 |  8                                                                                                                         173 | memory_data_register_out15 
 memory_data_register_out2 |  9                                                                                                                         172 | memory_data_register_out3 
                    GNDINT | 10                                                                                                                         171 | program_counter_out3 
      program_counter_out4 | 11                                                                                                                         170 | VCCINT 
                  RESERVED | 12                                                                                                                         169 | RESERVED 
                  RESERVED | 13                                                                                                                         168 | RESERVED 
                  RESERVED | 14                                                                                                                         167 | memory_data_register_out6 
memory_data_register_out12 | 15                                                                                                                         166 | RESERVED 
                    VCCINT | 16                                                                                                                         165 | GNDINT 
                  RESERVED | 17                                                                                                                         164 | register_AC_out14 
                  RESERVED | 18                                                                                                                         163 | memory_data_register_out1 
                  RESERVED | 19                                                                                                                         162 | register_AC_out15 
                  RESERVED | 20                                                                                                                         161 | register_AC_out3 
          register_AC_out0 | 21                                                                                                                         160 | VCCINT 
                    GNDINT | 22                                                                                                                         159 | register_AC_out6 
 memory_data_register_out0 | 23                                                                                                                         158 | register_AC_out4 
memory_data_register_out11 | 24                                                                                                                         157 | register_AC_out5 
 memory_data_register_out4 | 25                                                                                                                         156 | register_AC_out7 
                  RESERVED | 26                                                                                                                         155 | GNDINT 
                    VCCINT | 27                                                                                                                         154 | RESERVED 
                  RESERVED | 28                                                                                                                         153 | RESERVED 
 memory_data_register_out7 | 29                                                                                                                         152 | RESERVED 
                  RESERVED | 30                                                                                                                         151 | register_AC_out12 
                  RESERVED | 31                                                     EPF10K70RC240-2                                                     150 | VCCINT 
                    GNDINT | 32                                                                                                                         149 | memory_data_register_out10 
 memory_data_register_out5 | 33                                                                                                                         148 | memory_data_register_out9 
                  RESERVED | 34                                                                                                                         147 | RESERVED 
                  RESERVED | 35                                                                                                                         146 | RESERVED 
                  RESERVED | 36                                                                                                                         145 | GNDINT 
                    VCCINT | 37                                                                                                                         144 | RESERVED 
memory_data_register_out14 | 38                                                                                                                         143 | RESERVED 
                  RESERVED | 39                                                                                                                         142 | RESERVED 
                  RESERVED | 40                                                                                                                         141 | RESERVED 
                  RESERVED | 41                                                                                                                         140 | VCCINT 
                    GNDINT | 42                                                                                                                         139 | RESERVED 
                  RESERVED | 43                                                                                                                         138 | RESERVED 
                  RESERVED | 44                                                                                                                         137 | RESERVED 
                  RESERVED | 45                                                                                                                         136 | memory_data_register_out13 
                  RESERVED | 46                                                                                                                         135 | GNDINT 
                    VCCINT | 47                                                                                                                         134 | RESERVED 
                  RESERVED | 48                                                                                                                         133 | RESERVED 
                  RESERVED | 49                                                                                                                         132 | RESERVED 
                  RESERVED | 50                                                                                                                         131 | RESERVED 
                  RESERVED | 51                                                                                                                         130 | VCCINT 
                    GNDINT | 52                                                                                                                         129 | RESERVED 
                  RESERVED | 53                                                                                                                         128 | RESERVED 
                  RESERVED | 54                                                                                                                         127 | RESERVED 
                  RESERVED | 55                                                                                                                         126 | RESERVED 
                  RESERVED | 56                                                                                                                         125 | GNDINT 
                    VCCINT | 57                                                                                                                         124 | ^MSEL0 
                      #TMS | 58                                                                                                                         123 | ^MSEL1 
                     #TRST | 59                                                                                                                         122 | VCCINT 
                  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
                           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                             \--------------------------------------------------------------------------------------------------------------------------- 
                                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V G c r G R R V R R R R R R R G R r R r R R R V r R R R R R r p  
                                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C N l e N E E C E E E E E E E N E e E e E E E C e E E E E E e r  
                                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C D o s D S S C S S S S S S S D S g S g S S S C g S S S S S g o  
                                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I I c e I E E I E E E E E E E I E i E i E E E I i E E E E E i g  
                                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N N k t N R R N R R R R R R R N R s R s R R R N s R R R R R s r  
                                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T T     T V V T V V V V V V V T V t V t V V V T t V V V V V t a  
                                E E E E E E E E   E E E E E E E   E E E E E E E   E E E           E E   E E E E E E E   E e E e E E E   e E E E E E e m  
                                D D D D D D D D   D D D D D D D   D D D D D D D   D D D           D D   D D D D D D D   D r D r D D D   r D D D D D r _  
                                                                                                                          _   _         _           _ c  
                                                                                                                          A   A         A           A o  
                                                                                                                          C   C         C           C u  
                                                                                                                          _   _         _           _ n  
                                                                                                                          o   o         o           o t  
                                                                                                                          u   u         u           u e  
                                                                                                                          t   t         t           t r  
                                                                                                                          1   2         1           9 _  
                                                                                                                          1             3             o  
                                                                                                                                                      u  
                                                                                                                                                      t  
                                                                                                                                                      1  
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         
                                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A2       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
A3       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
A5       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
A6       8/ 8(100%)   5/ 8( 62%)   4/ 8( 50%)    1/2    1/2       8/26( 30%)   
A8       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
A11      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
A17      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
A19      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      11/26( 42%)   
A22      8/ 8(100%)   6/ 8( 75%)   6/ 8( 75%)    1/2    1/2       5/26( 19%)   
A23      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
A24      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
C1       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
C2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
C4       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
C8       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
C9       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
C10      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
C11      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
C13      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
C14      3/ 8( 37%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       6/26( 23%)   
C15      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
C16      8/ 8(100%)   4/ 8( 50%)   3/ 8( 37%)    1/2    1/2       9/26( 34%)   
C19      5/ 8( 62%)   3/ 8( 37%)   3/ 8( 37%)    1/2    1/2       7/26( 26%)   
C21      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
C22      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
C24      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
C25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
C26      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
D6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
D10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
D11      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
D15      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D22      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
E2       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
F11      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
C53      8/8 (100%)   6/8 ( 75%)   8/8 (100%)    1/2    2/2      17/26( 65%)   
D53      8/8 (100%)   6/8 ( 75%)   5/8 ( 62%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            40/183    ( 21%)
Total logic cells used:                        249/3744   (  6%)
Total embedded cells used:                      16/72     ( 22%)
Total EABs used:                                 2/9      ( 22%)
Average fan-in:                                 3.42/4    ( 85%)
Total fan-in:                                 853/14976   (  5%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     40
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    249
Total flipflops required:                       58
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                7

Synthesized logic cells:                       139/3744   (  3%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   8   8   0   8   8   0   8   0   0   8   0   0   0   0   0   8   0   8   0   0   8   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     88/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      8   8   0   1   0   0   0   8   8   8   8   0   7   3   8   8   0   0   5   0   8   8   0   8   8   7   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    119/8  
 D:      0   0   0   0   0   8   0   0   0   8   8   0   0   0   8   0   0   0   0   0   0   8   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     40/8  
 E:      0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 F:      0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8  17   8   1   8  16   0  16   8  16  25   0   7   3  16   8   8   0  13   0   8  24   8  16   8   7  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    249/16 



Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  23      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out0
 163      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out1
   9      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out2
 172      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out3
  25      -     -    D    --     OUTPUT                0    1    0    0  memory_data_register_out4
  33      -     -    E    --     OUTPUT                0    1    0    0  memory_data_register_out5
 167      -     -    B    --     OUTPUT                0    1    0    0  memory_data_register_out6
  29      -     -    D    --     OUTPUT                0    1    0    0  memory_data_register_out7
   7      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out8
 148      -     -    F    --     OUTPUT                0    1    0    0  memory_data_register_out9
 149      -     -    E    --     OUTPUT                0    1    0    0  memory_data_register_out10
  24      -     -    C    --     OUTPUT                0    1    0    0  memory_data_register_out11
  15      -     -    B    --     OUTPUT                0    1    0    0  memory_data_register_out12
 136      -     -    H    --     OUTPUT                0    1    0    0  memory_data_register_out13
  38      -     -    F    --     OUTPUT                0    1    0    0  memory_data_register_out14
 173      -     -    A    --     OUTPUT                0    1    0    0  memory_data_register_out15
 198      -     -    -    18     OUTPUT                0    1    0    0  program_counter_out0
 120      -     -    -    01     OUTPUT                0    1    0    0  program_counter_out1
   8      -     -    A    --     OUTPUT                0    1    0    0  program_counter_out2
 171      -     -    A    --     OUTPUT                0    1    0    0  program_counter_out3
  11      -     -    A    --     OUTPUT                0    1    0    0  program_counter_out4
   6      -     -    A    --     OUTPUT                0    1    0    0  program_counter_out5
 174      -     -    A    --     OUTPUT                0    1    0    0  program_counter_out6
 199      -     -    -    20     OUTPUT                0    1    0    0  program_counter_out7
  21      -     -    C    --     OUTPUT                0    1    0    0  register_AC_out0
 194      -     -    -    15     OUTPUT                0    1    0    0  register_AC_out1
 108      -     -    -    12     OUTPUT                0    1    0    0  register_AC_out2
 161      -     -    C    --     OUTPUT                0    1    0    0  register_AC_out3
 158      -     -    D    --     OUTPUT                0    1    0    0  register_AC_out4
 157      -     -    D    --     OUTPUT                0    1    0    0  register_AC_out5
 159      -     -    D    --     OUTPUT                0    1    0    0  register_AC_out6
 156      -     -    D    --     OUTPUT                0    1    0    0  register_AC_out7
 175      -     -    A    --     OUTPUT                0    1    0    0  register_AC_out8
 119      -     -    -    02     OUTPUT                0    1    0    0  register_AC_out9
 208      -     -    -    25     OUTPUT                0    1    0    0  register_AC_out10
 106      -     -    -    14     OUTPUT                0    1    0    0  register_AC_out11
 151      -     -    E    --     OUTPUT                0    1    0    0  register_AC_out12
 113      -     -    -    08     OUTPUT                0    1    0    0  register_AC_out13
 164      -     -    C    --     OUTPUT                0    1    0    0  register_AC_out14
 162      -     -    C    --     OUTPUT                0    1    0    0  register_AC_out15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      7     -    A    11       AND2                0    2    0    4  |LPM_ADD_SUB:394|addcore:adder|:121
   -      2     -    A    11       AND2                0    2    0    1  |LPM_ADD_SUB:394|addcore:adder|:125
   -      3     -    A    11       AND2                0    3    0    1  |LPM_ADD_SUB:394|addcore:adder|:129
   -      1     -    A    11       AND2                0    4    0    3  |LPM_ADD_SUB:394|addcore:adder|:133
   -      5     -    A    17       AND2                0    2    0    1  |LPM_ADD_SUB:394|addcore:adder|:137
   -      7     -    A    19        OR2                0    4    0    1  |LPM_ADD_SUB:394|addcore:adder|:155
   -      8     -    C    11        OR2                0    4    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry1
   -      1     -    C    21        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry2
   -      4     -    C    21        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry3
   -      1     -    D    06        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry4
   -      4     -    D    06        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry5
   -      1     -    D    15        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry6
   -      2     -    D    15        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry7
   -      1     -    C    01        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry8
   -      4     -    C    01        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry9
   -      2     -    C    26        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry10
   -      1     -    C    13        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry11
   -      2     -    C    08        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry12
   -      8     -    C    08        OR2                0    3    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry13
   -      1     -    C    25        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder|pcarry14
   -      1     -    C    11        OR2    s           0    3    0    1  |LPM_ADD_SUB:709|addcore~adder.result1~1 (|LPM_ADD_SUB:709|addcore:adder|~178~1)
   -      3     -    C    11        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result2 (|LPM_ADD_SUB:709|addcore:adder|:179)
   -      2     -    C    21        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result3 (|LPM_ADD_SUB:709|addcore:adder|:180)
   -      3     -    D    11        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result4 (|LPM_ADD_SUB:709|addcore:adder|:181)
   -      2     -    D    06        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result5 (|LPM_ADD_SUB:709|addcore:adder|:182)
   -      3     -    D    10        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result6 (|LPM_ADD_SUB:709|addcore:adder|:183)
   -      3     -    D    15        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result7 (|LPM_ADD_SUB:709|addcore:adder|:184)
   -      3     -    C    22        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result8 (|LPM_ADD_SUB:709|addcore:adder|:185)
   -      2     -    C    01        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result9 (|LPM_ADD_SUB:709|addcore:adder|:186)
   -      1     -    C    26        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result10 (|LPM_ADD_SUB:709|addcore:adder|:187)
   -      3     -    C    13        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result11 (|LPM_ADD_SUB:709|addcore:adder|:188)
   -      2     -    C    10        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result12 (|LPM_ADD_SUB:709|addcore:adder|:189)
   -      3     -    C    08        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result13 (|LPM_ADD_SUB:709|addcore:adder|:190)
   -      2     -    C    25        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result14 (|LPM_ADD_SUB:709|addcore:adder|:191)
   -      3     -    C    25        OR2                0    3    0    1  |LPM_ADD_SUB:709|addcore:adder.result15 (|LPM_ADD_SUB:709|addcore:adder|:192)
   -      5     -    C    09       AND2    s           0    3    0    1  |LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      1     -    C    14       AND2                0    4    0    5  |LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      -     2    C    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:memory.Q0 (|LPM_RAM_DQ:memory|altram:sram|segment0_0)
   -      -     5    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q1 (|LPM_RAM_DQ:memory|altram:sram|segment0_1)
   -      -     1    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q2 (|LPM_RAM_DQ:memory|altram:sram|segment0_2)
   -      -     3    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q3 (|LPM_RAM_DQ:memory|altram:sram|segment0_3)
   -      -     1    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q4 (|LPM_RAM_DQ:memory|altram:sram|segment0_4)
   -      -     2    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q5 (|LPM_RAM_DQ:memory|altram:sram|segment0_5)
   -      -     7    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q6 (|LPM_RAM_DQ:memory|altram:sram|segment0_6)
   -      -     4    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q7 (|LPM_RAM_DQ:memory|altram:sram|segment0_7)
   -      -     5    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q8 (|LPM_RAM_DQ:memory|altram:sram|segment0_8)
   -      -     6    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q9 (|LPM_RAM_DQ:memory|altram:sram|segment0_9)
   -      -     6    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q10 (|LPM_RAM_DQ:memory|altram:sram|segment0_10)
   -      -     8    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q11 (|LPM_RAM_DQ:memory|altram:sram|segment0_11)
   -      -     8    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q12 (|LPM_RAM_DQ:memory|altram:sram|segment0_12)
   -      -     3    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q13 (|LPM_RAM_DQ:memory|altram:sram|segment0_13)
   -      -     7    C    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:memory.Q14 (|LPM_RAM_DQ:memory|altram:sram|segment0_14)
   -      -     4    C    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:memory.Q15 (|LPM_RAM_DQ:memory|altram:sram|segment0_15)
   -      1     -    F    11       SOFT    s   !r      1    0    0   25  reset~1~fit~out1
   -      1     -    E    02       SOFT    s   !       1    0    0   24  reset~1
   -      8     -    C    16       DFFE   +            0    4    0    1  state~1
   -      8     -    A    22       DFFE   +            0    1    0   35  state~2
   -      1     -    C    19       DFFE   +            0    1    0   25  state~3
   -      3     -    C    16       DFFE   +            0    4    0   35  state~4
   -      2     -    C    16       DFFE   +            0    4    0   25  state~5
   -      5     -    C    16       DFFE   +            0    4    0   38  state~6
   -      5     -    A    22       SOFT    s    r      0    1    0   26  state~7~fit~out1
   -      6     -    A    22       SOFT    s    r      0    1    0   25  state~7~fit~out2
   -      7     -    A    22       DFFE   +            0    1    0    2  state~7
   -      1     -    A    22       SOFT    s    r      0    1    0   24  state~8~fit~out1
   -      2     -    A    22       SOFT    s    r      0    1    0   23  state~8~fit~out2
   -      1     -    C    16       DFFE   +            0    4    0    2  state~8
   -      6     -    A    06       SOFT    s    r      0    1    0   23  state~9~fit~out1
   -      8     -    A    06       SOFT    s    r      0    1    0   23  state~9~fit~out2
   -      7     -    C    24       AND2    s           0    4    0    1  state~9~2
   -      4     -    A    06       DFFE   +            0    0    0    2  state~9
   -      4     -    C    25       DFFE   +            0    3    1    5  register_AC15 (:43)
   -      1     -    C    09       DFFE   +            0    3    1    6  register_AC14 (:44)
   -      1     -    C    08       DFFE   +            0    3    1    6  register_AC13 (:45)
   -      6     -    C    10       DFFE   +            0    3    1    6  register_AC12 (:46)
   -      2     -    C    13       DFFE   +            0    3    1    6  register_AC11 (:47)
   -      5     -    C    26       DFFE   +            0    3    1    6  register_AC10 (:48)
   -      5     -    C    01       DFFE   +            0    3    1    6  register_AC9 (:49)
   -      1     -    C    22       DFFE   +            0    3    1    6  register_AC8 (:50)
   -      8     -    D    15       DFFE   +            0    3    1    6  register_AC7 (:51)
   -      1     -    D    10       DFFE   +            0    3    1    6  register_AC6 (:52)
   -      5     -    D    06       DFFE   +            0    3    1    6  register_AC5 (:53)
   -      4     -    D    11       DFFE   +            0    3    1    6  register_AC4 (:54)
   -      8     -    C    21       DFFE   +            0    3    1    6  register_AC3 (:55)
   -      2     -    C    11       DFFE   +            0    3    1    6  register_AC2 (:56)
   -      1     -    C    15       DFFE   +            0    3    1    6  register_AC1 (:57)
   -      8     -    C    02       DFFE   +            0    4    1    5  register_AC0 (:58)
   -      4     -    D    22       DFFE   +            0    3    0   18  memory_address_register7 (:59)
   -      1     -    A    03       DFFE   +            0    3    0   18  memory_address_register6 (:60)
   -      1     -    A    23       DFFE   +            0    3    0   18  memory_address_register5 (:61)
   -      1     -    A    06       DFFE   +            0    3    0   18  memory_address_register4 (:62)
   -      1     -    A    24       DFFE   +            0    3    0   18  memory_address_register3 (:63)
   -      2     -    A    08       DFFE   +            0    3    0   18  memory_address_register2 (:64)
   -      4     -    A    03       DFFE   +            0    3    0   18  memory_address_register1 (:65)
   -      2     -    C    24       DFFE   +            0    3    0   18  memory_address_register0 (:66)
   -      2     -    A    06       DFFE   +            0    4    0   17  memory_write (:68)
   -      4     -    A    19       DFFE   +            0    3    1    5  program_counter7 (:85)
   -      2     -    A    17       DFFE   +            0    3    1    6  program_counter6 (:86)
   -      1     -    A    19       DFFE   +            0    3    1    7  program_counter5 (:87)
   -      8     -    A    05       DFFE   +            0    3    1    6  program_counter4 (:88)
   -      8     -    A    17       DFFE   +            0    3    1    7  program_counter3 (:89)
   -      5     -    A    11       DFFE   +            0    3    1    8  program_counter2 (:90)
   -      4     -    A    02       DFFE   +            0    3    1    6  program_counter1 (:91)
   -      6     -    A    17       DFFE   +            0    3    1    6  program_counter0 (:92)
   -      2     -    C    09       DFFE   +            0    3    0    1  instruction_register15 (:93)
   -      3     -    C    09       DFFE   +            0    3    0    1  instruction_register14 (:94)
   -      1     -    C    04       DFFE   +            0    3    0    1  instruction_register13 (:95)
   -      5     -    C    10       DFFE   +            0    3    0    1  instruction_register12 (:96)
   -      3     -    C    14       DFFE   +            0    3    0    1  instruction_register11 (:97)
   -      2     -    C    14       DFFE   +            0    3    0    1  instruction_register10 (:98)
   -      7     -    C    16       DFFE   +            0    3    0    5  instruction_register9 (:99)
   -      8     -    C    22       DFFE   +            0    4    0    5  instruction_register8 (:100)
   -      5     -    D    22       DFFE   +            0    3    0    2  instruction_register7 (:101)
   -      4     -    D    10       DFFE   +            0    3    0    2  instruction_register6 (:102)
   -      5     -    A    23       DFFE   +            0    3    0    2  instruction_register5 (:103)
   -      2     -    D    11       DFFE   +            0    3    0    2  instruction_register4 (:104)
   -      5     -    A    24       DFFE   +            0    3    0    2  instruction_register3 (:105)
   -      5     -    A    08       DFFE   +            0    3    0    2  instruction_register2 (:106)
   -      5     -    C    15       DFFE   +            0    3    0    2  instruction_register1 (:107)
   -      1     -    C    02       DFFE   +            0    3    0    2  instruction_register0 (:108)
   -      1     -    C    10       AND2    s   !       0    2    0    7  ~1166~1
   -      4     -    C    16       AND2                0    2    0    1  :1215
   -      6     -    C    16        OR2    s           0    4    0    1  ~1220~1
   -      2     -    C    22        OR2    s           0    3    0    1  ~1247~1
   -      1     -    D    22       AND2                0    2    0    2  :1269
   -      3     -    A    06        OR2    s           0    3    0    9  ~1274~1
   -      3     -    D    22        OR2    s           0    4    0    1  ~1274~2
   -      4     -    C    19       AND2                0    2    0    2  :1296
   -      2     -    D    10        OR2    s           0    4    0    1  ~1301~1
   -      2     -    A    23       AND2                0    2    0    2  :1323
   -      3     -    A    23        OR2    s           0    4    0    1  ~1328~1
   -      2     -    C    19       AND2                0    2    0    2  :1350
   -      1     -    D    11        OR2    s           0    4    0    1  ~1355~1
   -      3     -    A    24       AND2                0    2    0    2  :1377
   -      4     -    A    24        OR2    s           0    4    0    1  ~1382~1
   -      1     -    A    08       AND2                0    2    0    2  :1404
   -      3     -    A    08        OR2    s           0    4    0    1  ~1409~1
   -      8     -    C    15       AND2                0    2    0    2  :1431
   -      2     -    C    15        OR2    s           0    4    0    1  ~1436~1
   -      5     -    C    19       AND2                0    2    0    2  :1458
   -      2     -    C    02        OR2    s           0    4    0    1  ~1463~1
   -      5     -    A    19        OR2    s           0    4    0    1  ~1478~1
   -      6     -    A    19        OR2    s           0    4    0    1  ~1484~1
   -      8     -    A    19        OR2    s           0    3    0    1  ~1487~1
   -      8     -    A    03        OR2    s           0    4    0    1  ~1505~1
   -      2     -    A    03        OR2    s           0    4    0    1  ~1511~1
   -      7     -    A    17        OR2    s           0    4    0    1  ~1514~1
   -      3     -    A    22        OR2    s           0    4    0    1  ~1532~1
   -      2     -    A    19        OR2    s           0    4    0    1  ~1538~1
   -      3     -    A    19        OR2    s           0    4    0    1  ~1541~1
   -      5     -    A    05        OR2    s           0    4    0    1  ~1559~1
   -      6     -    A    05        OR2    s           0    4    0    1  ~1565~1
   -      7     -    A    05        OR2    s           0    4    0    1  ~1568~1
   -      1     -    A    17        OR2    s           0    4    0    1  ~1586~1
   -      3     -    A    17        OR2    s           0    4    0    1  ~1592~1
   -      4     -    A    17        OR2    s           0    4    0    1  ~1595~1
   -      4     -    A    11        OR2    s           0    4    0    1  ~1613~1
   -      6     -    A    11        OR2    s           0    4    0    1  ~1619~1
   -      8     -    A    11        OR2    s           0    4    0    1  ~1622~1
   -      6     -    A    02        OR2    s           0    4    0    1  ~1640~1
   -      7     -    A    02        OR2    s           0    4    0    1  ~1646~1
   -      8     -    A    02        OR2    s           0    4    0    1  ~1649~1
   -      8     -    C    24        OR2    s           0    4    0    1  ~1681~1
   -      4     -    A    22        OR2    s           0    4    0    1  ~1681~2
   -      4     -    C    24        OR2    s           0    4    0    1  ~1681~3
   -      2     -    D    22        OR2    s           0    4    0    2  ~1693~1
   -      6     -    D    22        OR2    s           0    4    0    1  ~1694~1
   -      7     -    D    22        OR2                0    4    0    1  :1702
   -      8     -    D    22        OR2    s           0    4    0    1  ~1703~1
   -      3     -    A    03        OR2    s           0    4    0    2  ~1720~1
   -      5     -    A    03        OR2    s           0    4    0    1  ~1721~1
   -      6     -    A    03        OR2                0    4    0    1  :1729
   -      7     -    A    03        OR2    s           0    4    0    1  ~1730~1
   -      4     -    A    23        OR2    s           0    4    0    2  ~1747~1
   -      6     -    A    23        OR2    s           0    4    0    1  ~1748~1
   -      7     -    A    23        OR2                0    4    0    1  :1756
   -      8     -    A    23        OR2    s           0    4    0    1  ~1757~1
   -      1     -    A    05        OR2    s           0    4    0    2  ~1774~1
   -      2     -    A    05        OR2    s           0    4    0    1  ~1775~1
   -      3     -    A    05        OR2                0    4    0    1  :1783
   -      4     -    A    05        OR2    s           0    4    0    1  ~1784~1
   -      2     -    A    24        OR2    s           0    4    0    2  ~1801~1
   -      6     -    A    24        OR2    s           0    4    0    1  ~1802~1
   -      7     -    A    24        OR2                0    4    0    1  :1810
   -      8     -    A    24        OR2    s           0    4    0    1  ~1811~1
   -      4     -    A    08        OR2    s           0    4    0    2  ~1828~1
   -      6     -    A    08        OR2    s           0    4    0    1  ~1829~1
   -      7     -    A    08        OR2                0    4    0    1  :1837
   -      8     -    A    08        OR2    s           0    4    0    1  ~1838~1
   -      2     -    A    02        OR2    s           0    4    0    2  ~1855~1
   -      3     -    A    02        OR2    s           0    4    0    1  ~1856~1
   -      5     -    A    02        OR2                0    4    0    1  :1864
   -      1     -    A    02        OR2    s           0    4    0    1  ~1865~1
   -      1     -    C    24        OR2    s           0    4    0    2  ~1882~1
   -      3     -    C    24        OR2    s           0    4    0    1  ~1883~1
   -      5     -    C    24        OR2                0    4    0    1  :1891
   -      6     -    C    24        OR2    s           0    4    0    1  ~1892~1
   -      5     -    C    25        OR2    s           0    4    0    1  ~1904~1
   -      6     -    C    25        OR2    s           0    4    0    1  ~1910~1
   -      7     -    C    25        OR2    s           0    3    0    1  ~1913~1
   -      8     -    C    25        OR2    s           0    4    0    1  ~1919~1
   -      4     -    C    09        OR2    s           0    4    0    1  ~1931~1
   -      6     -    C    09        OR2    s           0    4    0    1  ~1937~1
   -      7     -    C    09        OR2    s           0    3    0    1  ~1940~1
   -      8     -    C    09        OR2    s           0    4    0    1  ~1946~1
   -      4     -    C    08        OR2    s           0    4    0    1  ~1958~1
   -      5     -    C    08        OR2    s           0    4    0    1  ~1964~1
   -      6     -    C    08        OR2    s           0    3    0    1  ~1967~1
   -      7     -    C    08        OR2    s           0    4    0    1  ~1973~1
   -      3     -    C    10        OR2    s           0    4    0    1  ~1985~1
   -      4     -    C    10        OR2    s           0    4    0    1  ~1991~1
   -      7     -    C    10        OR2    s           0    3    0    1  ~1994~1
   -      8     -    C    10        OR2    s           0    4    0    1  ~2000~1
   -      4     -    C    13        OR2    s           0    4    0    1  ~2012~1
   -      5     -    C    13        OR2    s           0    4    0    1  ~2018~1
   -      6     -    C    13        OR2    s           0    3    0    1  ~2021~1
   -      7     -    C    13        OR2    s           0    4    0    1  ~2027~1
   -      3     -    C    26        OR2    s           0    4    0    1  ~2039~1
   -      4     -    C    26        OR2    s           0    4    0    1  ~2045~1
   -      6     -    C    26        OR2    s           0    3    0    1  ~2048~1
   -      7     -    C    26        OR2    s           0    4    0    1  ~2054~1
   -      3     -    C    01        OR2    s           0    4    0    1  ~2066~1
   -      6     -    C    01        OR2    s           0    4    0    1  ~2072~1
   -      7     -    C    01        OR2    s           0    3    0    1  ~2075~1
   -      8     -    C    01        OR2    s           0    4    0    1  ~2081~1
   -      4     -    C    22        OR2    s           0    4    0    1  ~2093~1
   -      5     -    C    22        OR2    s           0    4    0    1  ~2099~1
   -      6     -    C    22        OR2    s           0    3    0    1  ~2102~1
   -      7     -    C    22        OR2    s           0    4    0    1  ~2108~1
   -      4     -    D    15        OR2    s           0    4    0    1  ~2120~1
   -      5     -    D    15        OR2    s           0    4    0    1  ~2126~1
   -      6     -    D    15        OR2    s           0    3    0    1  ~2129~1
   -      7     -    D    15        OR2    s           0    4    0    1  ~2135~1
   -      5     -    D    10        OR2    s           0    4    0    1  ~2147~1
   -      6     -    D    10        OR2    s           0    4    0    1  ~2153~1
   -      7     -    D    10        OR2    s           0    3    0    1  ~2156~1
   -      8     -    D    10        OR2    s           0    4    0    1  ~2162~1
   -      3     -    D    06        OR2    s           0    4    0    1  ~2174~1
   -      6     -    D    06        OR2    s           0    4    0    1  ~2180~1
   -      7     -    D    06        OR2    s           0    3    0    1  ~2183~1
   -      8     -    D    06        OR2    s           0    4    0    1  ~2189~1
   -      5     -    D    11        OR2    s           0    4    0    1  ~2201~1
   -      6     -    D    11        OR2    s           0    4    0    1  ~2207~1
   -      7     -    D    11        OR2    s           0    3    0    1  ~2210~1
   -      8     -    D    11        OR2    s           0    4    0    1  ~2216~1
   -      3     -    C    21        OR2    s           0    4    0    1  ~2228~1
   -      5     -    C    21        OR2    s           0    4    0    1  ~2234~1
   -      6     -    C    21        OR2    s           0    3    0    1  ~2237~1
   -      7     -    C    21        OR2    s           0    4    0    1  ~2243~1
   -      4     -    C    11        OR2    s           0    4    0    1  ~2255~1
   -      5     -    C    11        OR2    s           0    4    0    1  ~2261~1
   -      6     -    C    11        OR2    s           0    3    0    1  ~2264~1
   -      7     -    C    11        OR2    s           0    4    0    1  ~2270~1
   -      3     -    C    15        OR2    s           0    4    0    1  ~2282~1
   -      4     -    C    15        OR2    s           0    4    0    1  ~2288~1
   -      6     -    C    15        OR2    s           0    4    0    1  ~2291~1
   -      7     -    C    15        OR2    s           0    4    0    1  ~2297~1
   -      3     -    C    02       AND2    s   !       0    4    0    2  ~2329~1
   -      4     -    C    02        OR2    s           0    3    0    1  ~2329~2
   -      5     -    C    02        OR2    s           0    4    0    1  ~2329~3
   -      6     -    C    02       AND2    s           0    3    0    1  ~2329~4
   -      7     -    C    02        OR2    s           0    4    0    1  ~2329~5
   -      5     -    A    06        OR2    s           0    4    0    1  ~2356~1
   -      7     -    A    06        OR2    s           0    4    0    1  ~2356~2
   -      3     -    C    19        OR2    s           0    4    0    1  ~2374~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      15/208(  7%)    33/104( 31%)     0/104(  0%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
B:       1/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
C:      21/208( 10%)    47/104( 45%)     0/104(  0%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
D:      12/208(  5%)    29/104( 27%)     0/104(  0%)    0/16(  0%)      6/16( 37%)     0/16(  0%)
E:       2/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
F:       1/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       1/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      7/24( 29%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      9/24( 37%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       74         clock


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:        e:\vhdl designs\hamblened2\chap8\scomp.rpt
scomp

** EQUATIONS **

clock    : INPUT;
reset    : INPUT;

-- Node name is ':108' = 'instruction_register0' 
-- Equation name is 'instruction_register0', location is LC1_C2, type is buried.
instruction_register0 = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ001 =  instruction_register0 &  _LC3_A6
         #  _LC2_C2;

-- Node name is ':107' = 'instruction_register1' 
-- Equation name is 'instruction_register1', location is LC5_C15, type is buried.
instruction_register1 = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ002 =  instruction_register1 &  _LC3_A6
         #  _LC2_C15;

-- Node name is ':106' = 'instruction_register2' 
-- Equation name is 'instruction_register2', location is LC5_A8, type is buried.
instruction_register2 = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ003 =  instruction_register2 &  _LC3_A6
         #  _LC3_A8;

-- Node name is ':105' = 'instruction_register3' 
-- Equation name is 'instruction_register3', location is LC5_A24, type is buried.
instruction_register3 = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ004 =  instruction_register3 &  _LC3_A6
         #  _LC4_A24;

-- Node name is ':104' = 'instruction_register4' 
-- Equation name is 'instruction_register4', location is LC2_D11, type is buried.
instruction_register4 = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ005 =  instruction_register4 &  _LC3_A6
         #  _LC1_D11;

-- Node name is ':103' = 'instruction_register5' 
-- Equation name is 'instruction_register5', location is LC5_A23, type is buried.
instruction_register5 = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ006 =  instruction_register5 &  _LC3_A6
         #  _LC3_A23;

-- Node name is ':102' = 'instruction_register6' 
-- Equation name is 'instruction_register6', location is LC4_D10, type is buried.
instruction_register6 = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ007 =  instruction_register6 &  _LC3_A6
         #  _LC2_D10;

-- Node name is ':101' = 'instruction_register7' 
-- Equation name is 'instruction_register7', location is LC5_D22, type is buried.
instruction_register7 = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ008 =  instruction_register7 &  _LC3_A6
         #  _LC3_D22;

-- Node name is ':100' = 'instruction_register8' 
-- Equation name is 'instruction_register8', location is LC8_C22, type is buried.
instruction_register8 = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ009 =  _LC2_C22
         #  _EC5_D & !_LC1_C10;

-- Node name is ':99' = 'instruction_register9' 
-- Equation name is 'instruction_register9', location is LC7_C16, type is buried.
instruction_register9 = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ010 =  instruction_register9 &  _LC3_A6
         #  _LC6_C16;

-- Node name is ':98' = 'instruction_register10' 
-- Equation name is 'instruction_register10', location is LC2_C14, type is buried.
instruction_register10 = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ011 =  instruction_register10 &  _LC1_C10
         #  _EC6_C & !_LC1_C10;

-- Node name is ':97' = 'instruction_register11' 
-- Equation name is 'instruction_register11', location is LC3_C14, type is buried.
instruction_register11 = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ012 =  instruction_register11 &  _LC1_C10
         #  _EC8_C & !_LC1_C10;

-- Node name is ':96' = 'instruction_register12' 
-- Equation name is 'instruction_register12', location is LC5_C10, type is buried.
instruction_register12 = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ013 =  instruction_register12 &  _LC1_C10
         #  _EC8_D & !_LC1_C10;

-- Node name is ':95' = 'instruction_register13' 
-- Equation name is 'instruction_register13', location is LC1_C4, type is buried.
instruction_register13 = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ014 =  instruction_register13 &  _LC1_C10
         #  _EC3_D & !_LC1_C10;

-- Node name is ':94' = 'instruction_register14' 
-- Equation name is 'instruction_register14', location is LC3_C9, type is buried.
instruction_register14 = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ015 =  instruction_register14 &  _LC1_C10
         #  _EC7_C & !_LC1_C10;

-- Node name is ':93' = 'instruction_register15' 
-- Equation name is 'instruction_register15', location is LC2_C9, type is buried.
instruction_register15 = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ016 =  instruction_register15 &  _LC1_C10
         #  _EC4_C & !_LC1_C10;

-- Node name is ':66' = 'memory_address_register0' 
-- Equation name is 'memory_address_register0', location is LC2_C24, type is buried.
memory_address_register0 = DFFE( _EQ017, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ017 =  _LC6_C24 &  _LC8_A6;

-- Node name is ':65' = 'memory_address_register1' 
-- Equation name is 'memory_address_register1', location is LC4_A3, type is buried.
memory_address_register1 = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ018 =  _LC1_A2 &  _LC8_A6;

-- Node name is ':64' = 'memory_address_register2' 
-- Equation name is 'memory_address_register2', location is LC2_A8, type is buried.
memory_address_register2 = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ019 =  _LC8_A6 &  _LC8_A8;

-- Node name is ':63' = 'memory_address_register3' 
-- Equation name is 'memory_address_register3', location is LC1_A24, type is buried.
memory_address_register3 = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ020 =  _LC8_A6 &  _LC8_A24;

-- Node name is ':62' = 'memory_address_register4' 
-- Equation name is 'memory_address_register4', location is LC1_A6, type is buried.
memory_address_register4 = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ021 =  _LC4_A5 &  _LC8_A6;

-- Node name is ':61' = 'memory_address_register5' 
-- Equation name is 'memory_address_register5', location is LC1_A23, type is buried.
memory_address_register5 = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ022 =  _LC8_A6 &  _LC8_A23;

-- Node name is ':60' = 'memory_address_register6' 
-- Equation name is 'memory_address_register6', location is LC1_A3, type is buried.
memory_address_register6 = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ023 =  _LC7_A3 &  _LC8_A6;

-- Node name is ':59' = 'memory_address_register7' 
-- Equation name is 'memory_address_register7', location is LC4_D22, type is buried.
memory_address_register7 = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC, !_LC1_E2);
  _EQ024 =  _LC8_A6 &  _LC8_D22;

-- Node name is 'memory_data_register_out0' 
-- Equation name is 'memory_data_register_out0', type is output 
memory_data_register_out0 =  _EC2_C;

-- Node name is 'memory_data_register_out1' 
-- Equation name is 'memory_data_register_out1', type is output 
memory_data_register_out1 =  _EC5_C;

-- Node name is 'memory_data_register_out2' 
-- Equation name is 'memory_data_register_out2', type is output 
memory_data_register_out2 =  _EC1_C;

-- Node name is 'memory_data_register_out3' 
-- Equation name is 'memory_data_register_out3', type is output 
memory_data_register_out3 =  _EC3_C;

-- Node name is 'memory_data_register_out4' 
-- Equation name is 'memory_data_register_out4', type is output 
memory_data_register_out4 =  _EC1_D;

-- Node name is 'memory_data_register_out5' 
-- Equation name is 'memory_data_register_out5', type is output 
memory_data_register_out5 =  _EC2_D;

-- Node name is 'memory_data_register_out6' 
-- Equation name is 'memory_data_register_out6', type is output 
memory_data_register_out6 =  _EC7_D;

-- Node name is 'memory_data_register_out7' 
-- Equation name is 'memory_data_register_out7', type is output 
memory_data_register_out7 =  _EC4_D;

-- Node name is 'memory_data_register_out8' 
-- Equation name is 'memory_data_register_out8', type is output 
memory_data_register_out8 =  _EC5_D;

-- Node name is 'memory_data_register_out9' 
-- Equation name is 'memory_data_register_out9', type is output 
memory_data_register_out9 =  _EC6_D;

-- Node name is 'memory_data_register_out10' 
-- Equation name is 'memory_data_register_out10', type is output 
memory_data_register_out10 =  _EC6_C;

-- Node name is 'memory_data_register_out11' 
-- Equation name is 'memory_data_register_out11', type is output 
memory_data_register_out11 =  _EC8_C;

-- Node name is 'memory_data_register_out12' 
-- Equation name is 'memory_data_register_out12', type is output 
memory_data_register_out12 =  _EC8_D;

-- Node name is 'memory_data_register_out13' 
-- Equation name is 'memory_data_register_out13', type is output 
memory_data_register_out13 =  _EC3_D;

-- Node name is 'memory_data_register_out14' 
-- Equation name is 'memory_data_register_out14', type is output 
memory_data_register_out14 =  _EC7_C;

-- Node name is 'memory_data_register_out15' 
-- Equation name is 'memory_data_register_out15', type is output 
memory_data_register_out15 =  _EC4_C;

-- Node name is ':68' = 'memory_write' 
-- Equation name is 'memory_write', location is LC2_A6, type is buried.
memory_write = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ025 = !_LC2_A22 &  _LC7_A6 &  _LC8_A6;

-- Node name is 'program_counter_out0' 
-- Equation name is 'program_counter_out0', type is output 
program_counter_out0 =  program_counter0;

-- Node name is 'program_counter_out1' 
-- Equation name is 'program_counter_out1', type is output 
program_counter_out1 =  program_counter1;

-- Node name is 'program_counter_out2' 
-- Equation name is 'program_counter_out2', type is output 
program_counter_out2 =  program_counter2;

-- Node name is 'program_counter_out3' 
-- Equation name is 'program_counter_out3', type is output 
program_counter_out3 =  program_counter3;

-- Node name is 'program_counter_out4' 
-- Equation name is 'program_counter_out4', type is output 
program_counter_out4 =  program_counter4;

-- Node name is 'program_counter_out5' 
-- Equation name is 'program_counter_out5', type is output 
program_counter_out5 =  program_counter5;

-- Node name is 'program_counter_out6' 
-- Equation name is 'program_counter_out6', type is output 
program_counter_out6 =  program_counter6;

-- Node name is 'program_counter_out7' 
-- Equation name is 'program_counter_out7', type is output 
program_counter_out7 =  program_counter7;

-- Node name is ':92' = 'program_counter0' 
-- Equation name is 'program_counter0', location is LC6_A17, type is buried.
program_counter0 = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ026 =  _LC4_C24 &  _LC6_A6;

-- Node name is ':91' = 'program_counter1' 
-- Equation name is 'program_counter1', location is LC4_A2, type is buried.
program_counter1 = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ027 =  _LC6_A6 &  _LC8_A2;

-- Node name is ':90' = 'program_counter2' 
-- Equation name is 'program_counter2', location is LC5_A11, type is buried.
program_counter2 = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ028 =  _LC6_A6 &  _LC8_A11;

-- Node name is ':89' = 'program_counter3' 
-- Equation name is 'program_counter3', location is LC8_A17, type is buried.
program_counter3 = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ029 =  _LC4_A17 &  _LC6_A6;

-- Node name is ':88' = 'program_counter4' 
-- Equation name is 'program_counter4', location is LC8_A5, type is buried.
program_counter4 = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ030 =  _LC6_A6 &  _LC7_A5;

-- Node name is ':87' = 'program_counter5' 
-- Equation name is 'program_counter5', location is LC1_A19, type is buried.
program_counter5 = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ031 =  _LC3_A19 &  _LC6_A6;

-- Node name is ':86' = 'program_counter6' 
-- Equation name is 'program_counter6', location is LC2_A17, type is buried.
program_counter6 = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ032 =  _LC6_A6 &  _LC7_A17;

-- Node name is ':85' = 'program_counter7' 
-- Equation name is 'program_counter7', location is LC4_A19, type is buried.
program_counter7 = DFFE( _EQ033, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ033 =  _LC6_A6 &  _LC8_A19;

-- Node name is 'register_AC_out0' 
-- Equation name is 'register_AC_out0', type is output 
register_AC_out0 =  register_AC0;

-- Node name is 'register_AC_out1' 
-- Equation name is 'register_AC_out1', type is output 
register_AC_out1 =  register_AC1;

-- Node name is 'register_AC_out2' 
-- Equation name is 'register_AC_out2', type is output 
register_AC_out2 =  register_AC2;

-- Node name is 'register_AC_out3' 
-- Equation name is 'register_AC_out3', type is output 
register_AC_out3 =  register_AC3;

-- Node name is 'register_AC_out4' 
-- Equation name is 'register_AC_out4', type is output 
register_AC_out4 =  register_AC4;

-- Node name is 'register_AC_out5' 
-- Equation name is 'register_AC_out5', type is output 
register_AC_out5 =  register_AC5;

-- Node name is 'register_AC_out6' 
-- Equation name is 'register_AC_out6', type is output 
register_AC_out6 =  register_AC6;

-- Node name is 'register_AC_out7' 
-- Equation name is 'register_AC_out7', type is output 
register_AC_out7 =  register_AC7;

-- Node name is 'register_AC_out8' 
-- Equation name is 'register_AC_out8', type is output 
register_AC_out8 =  register_AC8;

-- Node name is 'register_AC_out9' 
-- Equation name is 'register_AC_out9', type is output 
register_AC_out9 =  register_AC9;

-- Node name is 'register_AC_out10' 
-- Equation name is 'register_AC_out10', type is output 
register_AC_out10 =  register_AC10;

-- Node name is 'register_AC_out11' 
-- Equation name is 'register_AC_out11', type is output 
register_AC_out11 =  register_AC11;

-- Node name is 'register_AC_out12' 
-- Equation name is 'register_AC_out12', type is output 
register_AC_out12 =  register_AC12;

-- Node name is 'register_AC_out13' 
-- Equation name is 'register_AC_out13', type is output 
register_AC_out13 =  register_AC13;

-- Node name is 'register_AC_out14' 
-- Equation name is 'register_AC_out14', type is output 
register_AC_out14 =  register_AC14;

-- Node name is 'register_AC_out15' 
-- Equation name is 'register_AC_out15', type is output 
register_AC_out15 =  register_AC15;

-- Node name is ':58' = 'register_AC0' 
-- Equation name is 'register_AC0', location is LC8_C2, type is buried.
register_AC0 = DFFE( _EQ034, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ034 =  _LC5_C2 &  _LC8_A6
         #  _LC7_C2 &  _LC8_A6;

-- Node name is ':57' = 'register_AC1' 
-- Equation name is 'register_AC1', location is LC1_C15, type is buried.
register_AC1 = DFFE( _EQ035, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ035 =  _LC6_A6 &  _LC7_C15;

-- Node name is ':56' = 'register_AC2' 
-- Equation name is 'register_AC2', location is LC2_C11, type is buried.
register_AC2 = DFFE( _EQ036, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ036 =  _LC6_A6 &  _LC7_C11;

-- Node name is ':55' = 'register_AC3' 
-- Equation name is 'register_AC3', location is LC8_C21, type is buried.
register_AC3 = DFFE( _EQ037, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ037 =  _LC6_A6 &  _LC7_C21;

-- Node name is ':54' = 'register_AC4' 
-- Equation name is 'register_AC4', location is LC4_D11, type is buried.
register_AC4 = DFFE( _EQ038, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ038 =  _LC6_A6 &  _LC8_D11;

-- Node name is ':53' = 'register_AC5' 
-- Equation name is 'register_AC5', location is LC5_D6, type is buried.
register_AC5 = DFFE( _EQ039, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ039 =  _LC6_A6 &  _LC8_D6;

-- Node name is ':52' = 'register_AC6' 
-- Equation name is 'register_AC6', location is LC1_D10, type is buried.
register_AC6 = DFFE( _EQ040, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ040 =  _LC6_A6 &  _LC8_D10;

-- Node name is ':51' = 'register_AC7' 
-- Equation name is 'register_AC7', location is LC8_D15, type is buried.
register_AC7 = DFFE( _EQ041, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ041 =  _LC6_A6 &  _LC7_D15;

-- Node name is ':50' = 'register_AC8' 
-- Equation name is 'register_AC8', location is LC1_C22, type is buried.
register_AC8 = DFFE( _EQ042, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ042 =  _LC6_A6 &  _LC7_C22;

-- Node name is ':49' = 'register_AC9' 
-- Equation name is 'register_AC9', location is LC5_C1, type is buried.
register_AC9 = DFFE( _EQ043, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ043 =  _LC6_A6 &  _LC8_C1;

-- Node name is ':48' = 'register_AC10' 
-- Equation name is 'register_AC10', location is LC5_C26, type is buried.
register_AC10 = DFFE( _EQ044, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ044 =  _LC6_A6 &  _LC7_C26;

-- Node name is ':47' = 'register_AC11' 
-- Equation name is 'register_AC11', location is LC2_C13, type is buried.
register_AC11 = DFFE( _EQ045, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ045 =  _LC6_A6 &  _LC7_C13;

-- Node name is ':46' = 'register_AC12' 
-- Equation name is 'register_AC12', location is LC6_C10, type is buried.
register_AC12 = DFFE( _EQ046, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ046 =  _LC6_A6 &  _LC8_C10;

-- Node name is ':45' = 'register_AC13' 
-- Equation name is 'register_AC13', location is LC1_C8, type is buried.
register_AC13 = DFFE( _EQ047, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ047 =  _LC6_A6 &  _LC7_C8;

-- Node name is ':44' = 'register_AC14' 
-- Equation name is 'register_AC14', location is LC1_C9, type is buried.
register_AC14 = DFFE( _EQ048, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ048 =  _LC6_A6 &  _LC8_C9;

-- Node name is ':43' = 'register_AC15' 
-- Equation name is 'register_AC15', location is LC4_C25, type is buried.
register_AC15 = DFFE( _EQ049, GLOBAL( clock),  VCC,  VCC, !_LC1_F11);
  _EQ049 =  _LC6_A6 &  _LC8_C25;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC1_F11, type is buried.
-- synthesized logic cell 
!_LC1_F11 = _LC1_F11~NOT;
_LC1_F11~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_E2, type is buried.
-- synthesized logic cell 
!_LC1_E2 = _LC1_E2~NOT;
_LC1_E2~NOT = LCELL(!reset);

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC8_C16, type is buried.
state~1  = DFFE( _EQ050, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ050 =  instruction_register8 &  instruction_register9 &  _LC1_C14 & 
              _LC6_A22;

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC8_A22, type is buried.
state~2  = DFFE( state~4, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC1_C19, type is buried.
state~3  = DFFE( state~2, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC3_C16, type is buried.
state~4  = DFFE( _EQ051, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ051 =  instruction_register8 & !instruction_register9 &  _LC1_C14 & 
              _LC6_A22;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC2_C16, type is buried.
state~5  = DFFE( _EQ052, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ052 = !instruction_register8 &  instruction_register9 &  _LC1_C14 & 
              _LC6_A22;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC5_C16, type is buried.
state~6  = DFFE( _EQ053, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ053 = !instruction_register8 & !instruction_register9 &  _LC1_C14 & 
              _LC6_A22;

-- Node name is 'state~7~fit~out1' 
-- Equation name is 'state~7~fit~out1', location is LC5_A22, type is buried.
-- synthesized logic cell 
_LC5_A22 = LCELL( state~7);

-- Node name is 'state~7~fit~out2' 
-- Equation name is 'state~7~fit~out2', location is LC6_A22, type is buried.
-- synthesized logic cell 
_LC6_A22 = LCELL( state~7);

-- Node name is 'state~7' 
-- Equation name is 'state~7', location is LC7_A22, type is buried.
state~7  = DFFE( _LC2_A22, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~8~fit~out1' 
-- Equation name is 'state~8~fit~out1', location is LC1_A22, type is buried.
-- synthesized logic cell 
_LC1_A22 = LCELL( state~8);

-- Node name is 'state~8~fit~out2' 
-- Equation name is 'state~8~fit~out2', location is LC2_A22, type is buried.
-- synthesized logic cell 
_LC2_A22 = LCELL( state~8);

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC1_C16, type is buried.
state~8  = DFFE( _EQ054, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ054 =  _LC3_C19
         #  state~6
         # !_LC8_A6
         #  state~1;

-- Node name is 'state~9~fit~out1' 
-- Equation name is 'state~9~fit~out1', location is LC6_A6, type is buried.
-- synthesized logic cell 
_LC6_A6  = LCELL( state~9);

-- Node name is 'state~9~fit~out2' 
-- Equation name is 'state~9~fit~out2', location is LC8_A6, type is buried.
-- synthesized logic cell 
_LC8_A6  = LCELL( state~9);

-- Node name is 'state~9~2' 
-- Equation name is 'state~9~2', location is LC7_C24, type is buried.
-- synthesized logic cell 
_LC7_C24 = LCELL( _EQ055);
  _EQ055 =  _LC1_C24 & !state~2 & !state~4 & !state~6;

-- Node name is 'state~9' 
-- Equation name is 'state~9', location is LC4_A6, type is buried.
state~9  = DFFE( VCC, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_A11', type is buried 
_LC7_A11 = LCELL( _EQ056);
  _EQ056 =  program_counter0 &  program_counter1;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _EQ057);
  _EQ057 =  _LC7_A11 &  program_counter2;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = LCELL( _EQ058);
  _EQ058 =  _LC7_A11 &  program_counter2 &  program_counter3;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = LCELL( _EQ059);
  _EQ059 =  _LC7_A11 &  program_counter2 &  program_counter3 & 
              program_counter4;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ060);
  _EQ060 =  _LC1_A11 &  program_counter5;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = LCELL( _EQ061);
  _EQ061 = !program_counter5 &  program_counter7
         # !_LC1_A11 &  program_counter7
         # !program_counter6 &  program_counter7
         #  _LC1_A11 &  program_counter5 &  program_counter6 & 
             !program_counter7;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_C11', type is buried 
_LC8_C11 = LCELL( _EQ062);
  _EQ062 =  _EC5_C &  register_AC1
         #  _EC2_C &  register_AC0 &  register_AC1
         #  _EC2_C &  _EC5_C &  register_AC0;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C21', type is buried 
_LC1_C21 = LCELL( _EQ063);
  _EQ063 =  _LC8_C11 &  register_AC2
         #  _EC1_C &  _LC8_C11
         #  _EC1_C &  register_AC2;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_C21', type is buried 
_LC4_C21 = LCELL( _EQ064);
  _EQ064 =  _LC1_C21 &  register_AC3
         #  _EC3_C &  _LC1_C21
         #  _EC3_C &  register_AC3;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D6', type is buried 
_LC1_D6  = LCELL( _EQ065);
  _EQ065 =  _LC4_C21 &  register_AC4
         #  _EC1_D &  _LC4_C21
         #  _EC1_D &  register_AC4;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = LCELL( _EQ066);
  _EQ066 =  _LC1_D6 &  register_AC5
         #  _EC2_D &  _LC1_D6
         #  _EC2_D &  register_AC5;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D15', type is buried 
_LC1_D15 = LCELL( _EQ067);
  _EQ067 =  _LC4_D6 &  register_AC6
         #  _EC7_D &  _LC4_D6
         #  _EC7_D &  register_AC6;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D15', type is buried 
_LC2_D15 = LCELL( _EQ068);
  _EQ068 =  _LC1_D15 &  register_AC7
         #  _EC4_D &  _LC1_D15
         #  _EC4_D &  register_AC7;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = LCELL( _EQ069);
  _EQ069 =  _LC2_D15 &  register_AC8
         #  _EC5_D &  _LC2_D15
         #  _EC5_D &  register_AC8;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ070);
  _EQ070 =  _LC1_C1 &  register_AC9
         #  _EC6_D &  _LC1_C1
         #  _EC6_D &  register_AC9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C26', type is buried 
_LC2_C26 = LCELL( _EQ071);
  _EQ071 =  _LC4_C1 &  register_AC10
         #  _EC6_C &  _LC4_C1
         #  _EC6_C &  register_AC10;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = LCELL( _EQ072);
  _EQ072 =  _LC2_C26 &  register_AC11
         #  _EC8_C &  _LC2_C26
         #  _EC8_C &  register_AC11;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = LCELL( _EQ073);
  _EQ073 =  _LC1_C13 &  register_AC12
         #  _EC8_D &  _LC1_C13
         #  _EC8_D &  register_AC12;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = LCELL( _EQ074);
  _EQ074 =  _LC2_C8 &  register_AC13
         #  _EC3_D &  _LC2_C8
         #  _EC3_D &  register_AC13;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C25', type is buried 
_LC1_C25 = LCELL( _EQ075);
  _EQ075 =  _LC8_C8 &  register_AC14
         #  _EC7_C &  _LC8_C8
         #  _EC7_C &  register_AC14;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|~178~1' = '|LPM_ADD_SUB:709|addcore~adder.result1~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_C11', type is buried 
-- synthesized logic cell 
_LC1_C11 = LCELL( _EQ076);
  _EQ076 = !register_AC0 &  register_AC1
         # !_EC2_C &  register_AC1
         #  _EC2_C &  register_AC0 & !register_AC1;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:179' = '|LPM_ADD_SUB:709|addcore:adder.result2' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = LCELL( _EQ077);
  _EQ077 =  _EC1_C &  _LC8_C11 &  register_AC2
         # !_EC1_C &  _LC8_C11 & !register_AC2
         # !_EC1_C & !_LC8_C11 &  register_AC2
         #  _EC1_C & !_LC8_C11 & !register_AC2;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:180' = '|LPM_ADD_SUB:709|addcore:adder.result3' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C21', type is buried 
_LC2_C21 = LCELL( _EQ078);
  _EQ078 =  _EC3_C &  _LC1_C21 &  register_AC3
         # !_EC3_C &  _LC1_C21 & !register_AC3
         # !_EC3_C & !_LC1_C21 &  register_AC3
         #  _EC3_C & !_LC1_C21 & !register_AC3;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:181' = '|LPM_ADD_SUB:709|addcore:adder.result4' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = LCELL( _EQ079);
  _EQ079 =  _EC1_D &  _LC4_C21 &  register_AC4
         # !_EC1_D &  _LC4_C21 & !register_AC4
         # !_EC1_D & !_LC4_C21 &  register_AC4
         #  _EC1_D & !_LC4_C21 & !register_AC4;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:182' = '|LPM_ADD_SUB:709|addcore:adder.result5' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D6', type is buried 
_LC2_D6  = LCELL( _EQ080);
  _EQ080 =  _EC2_D &  _LC1_D6 &  register_AC5
         # !_EC2_D &  _LC1_D6 & !register_AC5
         # !_EC2_D & !_LC1_D6 &  register_AC5
         #  _EC2_D & !_LC1_D6 & !register_AC5;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:183' = '|LPM_ADD_SUB:709|addcore:adder.result6' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ081);
  _EQ081 =  _EC7_D &  _LC4_D6 &  register_AC6
         # !_EC7_D &  _LC4_D6 & !register_AC6
         # !_EC7_D & !_LC4_D6 &  register_AC6
         #  _EC7_D & !_LC4_D6 & !register_AC6;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:184' = '|LPM_ADD_SUB:709|addcore:adder.result7' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D15', type is buried 
_LC3_D15 = LCELL( _EQ082);
  _EQ082 =  _EC4_D &  _LC1_D15 &  register_AC7
         # !_EC4_D &  _LC1_D15 & !register_AC7
         # !_EC4_D & !_LC1_D15 &  register_AC7
         #  _EC4_D & !_LC1_D15 & !register_AC7;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:185' = '|LPM_ADD_SUB:709|addcore:adder.result8' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = LCELL( _EQ083);
  _EQ083 =  _EC5_D &  _LC2_D15 &  register_AC8
         # !_EC5_D &  _LC2_D15 & !register_AC8
         # !_EC5_D & !_LC2_D15 &  register_AC8
         #  _EC5_D & !_LC2_D15 & !register_AC8;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:186' = '|LPM_ADD_SUB:709|addcore:adder.result9' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ084);
  _EQ084 =  _EC6_D &  _LC1_C1 &  register_AC9
         # !_EC6_D &  _LC1_C1 & !register_AC9
         # !_EC6_D & !_LC1_C1 &  register_AC9
         #  _EC6_D & !_LC1_C1 & !register_AC9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:187' = '|LPM_ADD_SUB:709|addcore:adder.result10' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_C26', type is buried 
_LC1_C26 = LCELL( _EQ085);
  _EQ085 =  _EC6_C &  _LC4_C1 &  register_AC10
         # !_EC6_C &  _LC4_C1 & !register_AC10
         # !_EC6_C & !_LC4_C1 &  register_AC10
         #  _EC6_C & !_LC4_C1 & !register_AC10;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:188' = '|LPM_ADD_SUB:709|addcore:adder.result11' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ086);
  _EQ086 =  _EC8_C &  _LC2_C26 &  register_AC11
         # !_EC8_C &  _LC2_C26 & !register_AC11
         # !_EC8_C & !_LC2_C26 &  register_AC11
         #  _EC8_C & !_LC2_C26 & !register_AC11;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:189' = '|LPM_ADD_SUB:709|addcore:adder.result12' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = LCELL( _EQ087);
  _EQ087 =  _EC8_D &  _LC1_C13 &  register_AC12
         # !_EC8_D &  _LC1_C13 & !register_AC12
         # !_EC8_D & !_LC1_C13 &  register_AC12
         #  _EC8_D & !_LC1_C13 & !register_AC12;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:190' = '|LPM_ADD_SUB:709|addcore:adder.result13' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ088);
  _EQ088 =  _EC3_D &  _LC2_C8 &  register_AC13
         # !_EC3_D &  _LC2_C8 & !register_AC13
         # !_EC3_D & !_LC2_C8 &  register_AC13
         #  _EC3_D & !_LC2_C8 & !register_AC13;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:191' = '|LPM_ADD_SUB:709|addcore:adder.result14' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C25', type is buried 
_LC2_C25 = LCELL( _EQ089);
  _EQ089 =  _EC7_C &  _LC8_C8 &  register_AC14
         # !_EC7_C &  _LC8_C8 & !register_AC14
         # !_EC7_C & !_LC8_C8 &  register_AC14
         #  _EC7_C & !_LC8_C8 & !register_AC14;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:192' = '|LPM_ADD_SUB:709|addcore:adder.result15' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C25', type is buried 
_LC3_C25 = LCELL( _EQ090);
  _EQ090 =  _EC4_C &  _LC1_C25 &  register_AC15
         # !_EC4_C &  _LC1_C25 & !register_AC15
         # !_EC4_C & !_LC1_C25 &  register_AC15
         #  _EC4_C & !_LC1_C25 & !register_AC15;

-- Node name is '|LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC5_C9', type is buried 
-- synthesized logic cell 
_LC5_C9  = LCELL( _EQ091);
  _EQ091 = !instruction_register13 & !instruction_register14 & 
             !instruction_register15;

-- Node name is '|LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ092);
  _EQ092 = !instruction_register10 & !instruction_register11 & 
             !instruction_register12 &  _LC5_C9;

-- Node name is '~1166~1' 
-- Equation name is '~1166~1', location is LC1_C10, type is buried.
-- synthesized logic cell 
!_LC1_C10 = _LC1_C10~NOT;
_LC1_C10~NOT = LCELL( _EQ093);
  _EQ093 =  _LC2_A22 &  _LC8_A6;

-- Node name is ':1215' 
-- Equation name is '_LC4_C16', type is buried 
_LC4_C16 = LCELL( _EQ094);
  _EQ094 =  instruction_register9 &  _LC6_A22;

-- Node name is '~1220~1' 
-- Equation name is '~1220~1', location is LC6_C16, type is buried.
-- synthesized logic cell 
_LC6_C16 = LCELL( _EQ095);
  _EQ095 =  _EC6_D &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC4_C16 &  _LC8_A6;

-- Node name is '~1247~1' 
-- Equation name is '~1247~1', location is LC2_C22, type is buried.
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ096);
  _EQ096 =  instruction_register8 & !_LC2_A22
         #  instruction_register8 & !_LC8_A6;

-- Node name is ':1269' 
-- Equation name is '_LC1_D22', type is buried 
_LC1_D22 = LCELL( _EQ097);
  _EQ097 =  instruction_register7 &  _LC6_A22;

-- Node name is '~1274~1' 
-- Equation name is '~1274~1', location is LC3_A6, type is buried.
-- synthesized logic cell 
_LC3_A6  = LCELL( _EQ098);
  _EQ098 = !_LC8_A6
         # !_LC2_A22 & !_LC6_A22;

-- Node name is '~1274~2' 
-- Equation name is '~1274~2', location is LC3_D22, type is buried.
-- synthesized logic cell 
_LC3_D22 = LCELL( _EQ099);
  _EQ099 =  _EC4_D &  _LC2_A22 &  _LC8_A6
         #  _LC1_D22 & !_LC2_A22 &  _LC8_A6;

-- Node name is ':1296' 
-- Equation name is '_LC4_C19', type is buried 
_LC4_C19 = LCELL( _EQ100);
  _EQ100 =  instruction_register6 &  _LC6_A22;

-- Node name is '~1301~1' 
-- Equation name is '~1301~1', location is LC2_D10, type is buried.
-- synthesized logic cell 
_LC2_D10 = LCELL( _EQ101);
  _EQ101 =  _EC7_D &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC4_C19 &  _LC8_A6;

-- Node name is ':1323' 
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ102);
  _EQ102 =  instruction_register5 &  _LC6_A22;

-- Node name is '~1328~1' 
-- Equation name is '~1328~1', location is LC3_A23, type is buried.
-- synthesized logic cell 
_LC3_A23 = LCELL( _EQ103);
  _EQ103 =  _EC2_D &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC2_A23 &  _LC8_A6;

-- Node name is ':1350' 
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ104);
  _EQ104 =  instruction_register4 &  _LC6_A22;

-- Node name is '~1355~1' 
-- Equation name is '~1355~1', location is LC1_D11, type is buried.
-- synthesized logic cell 
_LC1_D11 = LCELL( _EQ105);
  _EQ105 =  _EC1_D &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC2_C19 &  _LC8_A6;

-- Node name is ':1377' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = LCELL( _EQ106);
  _EQ106 =  instruction_register3 &  _LC6_A22;

-- Node name is '~1382~1' 
-- Equation name is '~1382~1', location is LC4_A24, type is buried.
-- synthesized logic cell 
_LC4_A24 = LCELL( _EQ107);
  _EQ107 =  _EC3_C &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC3_A24 &  _LC8_A6;

-- Node name is ':1404' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ108);
  _EQ108 =  instruction_register2 &  _LC6_A22;

-- Node name is '~1409~1' 
-- Equation name is '~1409~1', location is LC3_A8, type is buried.
-- synthesized logic cell 
_LC3_A8  = LCELL( _EQ109);
  _EQ109 =  _EC1_C &  _LC2_A22 &  _LC8_A6
         #  _LC1_A8 & !_LC2_A22 &  _LC8_A6;

-- Node name is ':1431' 
-- Equation name is '_LC8_C15', type is buried 
_LC8_C15 = LCELL( _EQ110);
  _EQ110 =  instruction_register1 &  _LC6_A22;

-- Node name is '~1436~1' 
-- Equation name is '~1436~1', location is LC2_C15, type is buried.
-- synthesized logic cell 
_LC2_C15 = LCELL( _EQ111);
  _EQ111 =  _EC5_C &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC8_A6 &  _LC8_C15;

-- Node name is ':1458' 
-- Equation name is '_LC5_C19', type is buried 
_LC5_C19 = LCELL( _EQ112);
  _EQ112 =  instruction_register0 &  _LC6_A22;

-- Node name is '~1463~1' 
-- Equation name is '~1463~1', location is LC2_C2, type is buried.
-- synthesized logic cell 
_LC2_C2  = LCELL( _EQ113);
  _EQ113 =  _EC2_C &  _LC2_A22 &  _LC8_A6
         # !_LC2_A22 &  _LC5_C19 &  _LC8_A6;

-- Node name is '~1478~1' 
-- Equation name is '~1478~1', location is LC5_A19, type is buried.
-- synthesized logic cell 
_LC5_A19 = LCELL( _EQ114);
  _EQ114 =  program_counter7 &  state~4
         #  _LC2_D22 & !state~2 & !state~4
         #  program_counter7 &  state~2;

-- Node name is '~1484~1' 
-- Equation name is '~1484~1', location is LC6_A19, type is buried.
-- synthesized logic cell 
_LC6_A19 = LCELL( _EQ115);
  _EQ115 =  program_counter7 &  state~6
         #  _LC5_A19 & !_LC5_A22 & !state~6
         #  _LC5_A22 &  program_counter7;

-- Node name is '~1487~1' 
-- Equation name is '~1487~1', location is LC8_A19, type is buried.
-- synthesized logic cell 
_LC8_A19 = LCELL( _EQ116);
  _EQ116 = !_LC1_A22 &  _LC6_A19
         #  _LC1_A22 &  _LC7_A19;

-- Node name is '~1505~1' 
-- Equation name is '~1505~1', location is LC8_A3, type is buried.
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ117);
  _EQ117 =  program_counter6 &  state~4
         #  _LC3_A3 & !state~2 & !state~4
         #  program_counter6 &  state~2;

-- Node name is '~1511~1' 
-- Equation name is '~1511~1', location is LC2_A3, type is buried.
-- synthesized logic cell 
_LC2_A3  = LCELL( _EQ118);
  _EQ118 =  program_counter6 &  state~6
         # !_LC5_A22 &  _LC8_A3 & !state~6
         #  _LC5_A22 &  program_counter6;

-- Node name is '~1514~1' 
-- Equation name is '~1514~1', location is LC7_A17, type is buried.
-- synthesized logic cell 
_LC7_A17 = LCELL( _EQ119);
  _EQ119 = !_LC1_A22 &  _LC2_A3
         #  _LC1_A22 & !_LC5_A17 &  program_counter6
         #  _LC1_A22 &  _LC5_A17 & !program_counter6;

-- Node name is '~1532~1' 
-- Equation name is '~1532~1', location is LC3_A22, type is buried.
-- synthesized logic cell 
_LC3_A22 = LCELL( _EQ120);
  _EQ120 =  program_counter5 &  state~4
         #  _LC4_A23 & !state~2 & !state~4
         #  program_counter5 &  state~2;

-- Node name is '~1538~1' 
-- Equation name is '~1538~1', location is LC2_A19, type is buried.
-- synthesized logic cell 
_LC2_A19 = LCELL( _EQ121);
  _EQ121 =  program_counter5 &  state~6
         #  _LC3_A22 & !_LC5_A22 & !state~6
         #  _LC5_A22 &  program_counter5;

-- Node name is '~1541~1' 
-- Equation name is '~1541~1', location is LC3_A19, type is buried.
-- synthesized logic cell 
_LC3_A19 = LCELL( _EQ122);
  _EQ122 = !_LC1_A22 &  _LC2_A19
         # !_LC1_A11 &  _LC1_A22 &  program_counter5
         #  _LC1_A11 &  _LC1_A22 & !program_counter5;

-- Node name is '~1559~1' 
-- Equation name is '~1559~1', location is LC5_A5, type is buried.
-- synthesized logic cell 
_LC5_A5  = LCELL( _EQ123);
  _EQ123 =  program_counter4 &  state~4
         #  _LC1_A5 & !state~2 & !state~4
         #  program_counter4 &  state~2;

-- Node name is '~1565~1' 
-- Equation name is '~1565~1', location is LC6_A5, type is buried.
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ124);
  _EQ124 =  program_counter4 &  state~6
         #  _LC5_A5 & !_LC5_A22 & !state~6
         #  _LC5_A22 &  program_counter4;

-- Node name is '~1568~1' 
-- Equation name is '~1568~1', location is LC7_A5, type is buried.
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ125);
  _EQ125 = !_LC1_A22 &  _LC6_A5
         #  _LC1_A22 & !_LC3_A11 &  program_counter4
         #  _LC1_A22 &  _LC3_A11 & !program_counter4;

-- Node name is '~1586~1' 
-- Equation name is '~1586~1', location is LC1_A17, type is buried.
-- synthesized logic cell 
_LC1_A17 = LCELL( _EQ126);
  _EQ126 =  program_counter3 &  state~4
         #  _LC2_A24 & !state~2 & !state~4
         #  program_counter3 &  state~2;

-- Node name is '~1592~1' 
-- Equation name is '~1592~1', location is LC3_A17, type is buried.
-- synthesized logic cell 
_LC3_A17 = LCELL( _EQ127);
  _EQ127 =  program_counter3 &  state~6
         #  _LC1_A17 & !_LC5_A22 & !state~6
         #  _LC5_A22 &  program_counter3;

-- Node name is '~1595~1' 
-- Equation name is '~1595~1', location is LC4_A17, type is buried.
-- synthesized logic cell 
_LC4_A17 = LCELL( _EQ128);
  _EQ128 = !_LC1_A22 &  _LC3_A17
         #  _LC1_A22 & !_LC2_A11 &  program_counter3
         #  _LC1_A22 &  _LC2_A11 & !program_counter3;

-- Node name is '~1613~1' 
-- Equation name is '~1613~1', location is LC4_A11, type is buried.
-- synthesized logic cell 
_LC4_A11 = LCELL( _EQ129);
  _EQ129 =  program_counter2 &  state~4
         #  _LC4_A8 & !state~2 & !state~4
         #  program_counter2 &  state~2;

-- Node name is '~1619~1' 
-- Equation name is '~1619~1', location is LC6_A11, type is buried.
-- synthesized logic cell 
_LC6_A11 = LCELL( _EQ130);
  _EQ130 =  program_counter2 &  state~6
         #  _LC4_A11 & !_LC5_A22 & !state~6
         #  _LC5_A22 &  program_counter2;

-- Node name is '~1622~1' 
-- Equation name is '~1622~1', location is LC8_A11, type is buried.
-- synthesized logic cell 
_LC8_A11 = LCELL( _EQ131);
  _EQ131 = !_LC1_A22 &  _LC6_A11
         #  _LC1_A22 & !_LC7_A11 &  program_counter2
         #  _LC1_A22 &  _LC7_A11 & !program_counter2;

-- Node name is '~1640~1' 
-- Equation name is '~1640~1', location is LC6_A2, type is buried.
-- synthesized logic cell 
_LC6_A2  = LCELL( _EQ132);
  _EQ132 =  program_counter1 &  state~4
         #  _LC2_A2 & !state~2 & !state~4
         #  program_counter1 &  state~2;

-- Node name is '~1646~1' 
-- Equation name is '~1646~1', location is LC7_A2, type is buried.
-- synthesized logic cell 
_LC7_A2  = LCELL( _EQ133);
  _EQ133 =  program_counter1 &  state~6
         # !_LC5_A22 &  _LC6_A2 & !state~6
         #  _LC5_A22 &  program_counter1;

-- Node name is '~1649~1' 
-- Equation name is '~1649~1', location is LC8_A2, type is buried.
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ134);
  _EQ134 = !_LC1_A22 &  _LC7_A2
         #  _LC1_A22 & !program_counter0 &  program_counter1
         #  _LC1_A22 &  program_counter0 & !program_counter1;

-- Node name is '~1681~1' 
-- Equation name is '~1681~1', location is LC8_C24, type is buried.
-- synthesized logic cell 
_LC8_C24 = LCELL( _EQ135);
  _EQ135 = !_LC5_A22 &  program_counter0 &  state~6
         # !_LC5_A22 &  _LC7_C24;

-- Node name is '~1681~2' 
-- Equation name is '~1681~2', location is LC4_A22, type is buried.
-- synthesized logic cell 
_LC4_A22 = LCELL( _EQ136);
  _EQ136 =  state~2 & !state~6
         #  state~4 & !state~6
         #  _LC5_A22;

-- Node name is '~1681~3' 
-- Equation name is '~1681~3', location is LC4_C24, type is buried.
-- synthesized logic cell 
_LC4_C24 = LCELL( _EQ137);
  _EQ137 = !_LC1_A22 &  _LC8_C24
         # !_LC1_A22 &  _LC4_A22 &  program_counter0
         #  _LC1_A22 & !program_counter0;

-- Node name is '~1693~1' 
-- Equation name is '~1693~1', location is LC2_D22, type is buried.
-- synthesized logic cell 
_LC2_D22 = LCELL( _EQ138);
  _EQ138 =  program_counter7 &  state~5
         #  program_counter7 &  state~3
         #  instruction_register7 & !state~3 & !state~5;

-- Node name is '~1694~1' 
-- Equation name is '~1694~1', location is LC6_D22, type is buried.
-- synthesized logic cell 
_LC6_D22 = LCELL( _EQ139);
  _EQ139 =  memory_address_register7 &  state~4
         #  _LC2_D22 & !state~2 & !state~4
         #  memory_address_register7 &  state~2;

-- Node name is ':1702' 
-- Equation name is '_LC7_D22', type is buried 
_LC7_D22 = LCELL( _EQ140);
  _EQ140 = !_LC6_A22 &  _LC6_D22 & !state~6
         # !_LC6_A22 &  program_counter7 &  state~6;

-- Node name is '~1703~1' 
-- Equation name is '~1703~1', location is LC8_D22, type is buried.
-- synthesized logic cell 
_LC8_D22 = LCELL( _EQ141);
  _EQ141 = !_LC2_A22 &  _LC7_D22
         #  _LC1_D22 & !_LC2_A22
         #  _LC2_A22 &  memory_address_register7;

-- Node name is '~1720~1' 
-- Equation name is '~1720~1', location is LC3_A3, type is buried.
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ142);
  _EQ142 =  program_counter6 &  state~5
         #  program_counter6 &  state~3
         #  instruction_register6 & !state~3 & !state~5;

-- Node name is '~1721~1' 
-- Equation name is '~1721~1', location is LC5_A3, type is buried.
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ143);
  _EQ143 =  memory_address_register6 &  state~4
         #  _LC3_A3 & !state~2 & !state~4
         #  memory_address_register6 &  state~2;

-- Node name is ':1729' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ144);
  _EQ144 =  _LC5_A3 & !_LC6_A22 & !state~6
         # !_LC6_A22 &  program_counter6 &  state~6;

-- Node name is '~1730~1' 
-- Equation name is '~1730~1', location is LC7_A3, type is buried.
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ145);
  _EQ145 = !_LC2_A22 &  _LC6_A3
         # !_LC2_A22 &  _LC4_C19
         #  _LC2_A22 &  memory_address_register6;

-- Node name is '~1747~1' 
-- Equation name is '~1747~1', location is LC4_A23, type is buried.
-- synthesized logic cell 
_LC4_A23 = LCELL( _EQ146);
  _EQ146 =  program_counter5 &  state~5
         #  program_counter5 &  state~3
         #  instruction_register5 & !state~3 & !state~5;

-- Node name is '~1748~1' 
-- Equation name is '~1748~1', location is LC6_A23, type is buried.
-- synthesized logic cell 
_LC6_A23 = LCELL( _EQ147);
  _EQ147 =  memory_address_register5 &  state~4
         #  _LC4_A23 & !state~2 & !state~4
         #  memory_address_register5 &  state~2;

-- Node name is ':1756' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = LCELL( _EQ148);
  _EQ148 = !_LC6_A22 &  _LC6_A23 & !state~6
         # !_LC6_A22 &  program_counter5 &  state~6;

-- Node name is '~1757~1' 
-- Equation name is '~1757~1', location is LC8_A23, type is buried.
-- synthesized logic cell 
_LC8_A23 = LCELL( _EQ149);
  _EQ149 = !_LC2_A22 &  _LC7_A23
         # !_LC2_A22 &  _LC2_A23
         #  _LC2_A22 &  memory_address_register5;

-- Node name is '~1774~1' 
-- Equation name is '~1774~1', location is LC1_A5, type is buried.
-- synthesized logic cell 
_LC1_A5  = LCELL( _EQ150);
  _EQ150 =  program_counter4 &  state~5
         #  program_counter4 &  state~3
         #  instruction_register4 & !state~3 & !state~5;

-- Node name is '~1775~1' 
-- Equation name is '~1775~1', location is LC2_A5, type is buried.
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ151);
  _EQ151 =  memory_address_register4 &  state~4
         #  _LC1_A5 & !state~2 & !state~4
         #  memory_address_register4 &  state~2;

-- Node name is ':1783' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ152);
  _EQ152 =  _LC2_A5 & !_LC6_A22 & !state~6
         # !_LC6_A22 &  program_counter4 &  state~6;

-- Node name is '~1784~1' 
-- Equation name is '~1784~1', location is LC4_A5, type is buried.
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ153);
  _EQ153 = !_LC2_A22 &  _LC3_A5
         # !_LC2_A22 &  _LC2_C19
         #  _LC2_A22 &  memory_address_register4;

-- Node name is '~1801~1' 
-- Equation name is '~1801~1', location is LC2_A24, type is buried.
-- synthesized logic cell 
_LC2_A24 = LCELL( _EQ154);
  _EQ154 =  program_counter3 &  state~5
         #  program_counter3 &  state~3
         #  instruction_register3 & !state~3 & !state~5;

-- Node name is '~1802~1' 
-- Equation name is '~1802~1', location is LC6_A24, type is buried.
-- synthesized logic cell 
_LC6_A24 = LCELL( _EQ155);
  _EQ155 =  memory_address_register3 &  state~4
         #  _LC2_A24 & !state~2 & !state~4
         #  memory_address_register3 &  state~2;

-- Node name is ':1810' 
-- Equation name is '_LC7_A24', type is buried 
_LC7_A24 = LCELL( _EQ156);
  _EQ156 = !_LC6_A22 &  _LC6_A24 & !state~6
         # !_LC6_A22 &  program_counter3 &  state~6;

-- Node name is '~1811~1' 
-- Equation name is '~1811~1', location is LC8_A24, type is buried.
-- synthesized logic cell 
_LC8_A24 = LCELL( _EQ157);
  _EQ157 = !_LC2_A22 &  _LC7_A24
         # !_LC2_A22 &  _LC3_A24
         #  _LC2_A22 &  memory_address_register3;

-- Node name is '~1828~1' 
-- Equation name is '~1828~1', location is LC4_A8, type is buried.
-- synthesized logic cell 
_LC4_A8  = LCELL( _EQ158);
  _EQ158 =  program_counter2 &  state~5
         #  program_counter2 &  state~3
         #  instruction_register2 & !state~3 & !state~5;

-- Node name is '~1829~1' 
-- Equation name is '~1829~1', location is LC6_A8, type is buried.
-- synthesized logic cell 
_LC6_A8  = LCELL( _EQ159);
  _EQ159 =  memory_address_register2 &  state~4
         #  _LC4_A8 & !state~2 & !state~4
         #  memory_address_register2 &  state~2;

-- Node name is ':1837' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ160);
  _EQ160 =  _LC6_A8 & !_LC6_A22 & !state~6
         # !_LC6_A22 &  program_counter2 &  state~6;

-- Node name is '~1838~1' 
-- Equation name is '~1838~1', location is LC8_A8, type is buried.
-- synthesized logic cell 
_LC8_A8  = LCELL( _EQ161);
  _EQ161 = !_LC2_A22 &  _LC7_A8
         #  _LC1_A8 & !_LC2_A22
         #  _LC2_A22 &  memory_address_register2;

-- Node name is '~1855~1' 
-- Equation name is '~1855~1', location is LC2_A2, type is buried.
-- synthesized logic cell 
_LC2_A2  = LCELL( _EQ162);
  _EQ162 =  program_counter1 &  state~5
         #  program_counter1 &  state~3
         #  instruction_register1 & !state~3 & !state~5;

-- Node name is '~1856~1' 
-- Equation name is '~1856~1', location is LC3_A2, type is buried.
-- synthesized logic cell 
_LC3_A2  = LCELL( _EQ163);
  _EQ163 =  memory_address_register1 &  state~4
         #  _LC2_A2 & !state~2 & !state~4
         #  memory_address_register1 &  state~2;

-- Node name is ':1864' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = LCELL( _EQ164);
  _EQ164 =  _LC3_A2 & !_LC6_A22 & !state~6
         # !_LC6_A22 &  program_counter1 &  state~6;

-- Node name is '~1865~1' 
-- Equation name is '~1865~1', location is LC1_A2, type is buried.
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ165);
  _EQ165 = !_LC2_A22 &  _LC5_A2
         # !_LC2_A22 &  _LC8_C15
         #  _LC2_A22 &  memory_address_register1;

-- Node name is '~1882~1' 
-- Equation name is '~1882~1', location is LC1_C24, type is buried.
-- synthesized logic cell 
_LC1_C24 = LCELL( _EQ166);
  _EQ166 =  program_counter0 &  state~5
         #  program_counter0 &  state~3
         #  instruction_register0 & !state~3 & !state~5;

-- Node name is '~1883~1' 
-- Equation name is '~1883~1', location is LC3_C24, type is buried.
-- synthesized logic cell 
_LC3_C24 = LCELL( _EQ167);
  _EQ167 =  memory_address_register0 &  state~4
         #  _LC1_C24 & !state~2 & !state~4
         #  memory_address_register0 &  state~2;

-- Node name is ':1891' 
-- Equation name is '_LC5_C24', type is buried 
_LC5_C24 = LCELL( _EQ168);
  _EQ168 =  _LC3_C24 & !_LC6_A22 & !state~6
         # !_LC6_A22 &  program_counter0 &  state~6;

-- Node name is '~1892~1' 
-- Equation name is '~1892~1', location is LC6_C24, type is buried.
-- synthesized logic cell 
_LC6_C24 = LCELL( _EQ169);
  _EQ169 = !_LC2_A22 &  _LC5_C24
         # !_LC2_A22 &  _LC5_C19
         #  _LC2_A22 &  memory_address_register0;

-- Node name is '~1904~1' 
-- Equation name is '~1904~1', location is LC5_C25, type is buried.
-- synthesized logic cell 
_LC5_C25 = LCELL( _EQ170);
  _EQ170 =  _EC4_C & !state~3 &  state~5
         #  register_AC15 & !state~5
         #  register_AC15 &  state~3;

-- Node name is '~1910~1' 
-- Equation name is '~1910~1', location is LC6_C25, type is buried.
-- synthesized logic cell 
_LC6_C25 = LCELL( _EQ171);
  _EQ171 =  register_AC15 &  state~4
         #  register_AC15 &  state~2
         #  _LC5_C25 & !state~2 & !state~4;

-- Node name is '~1913~1' 
-- Equation name is '~1913~1', location is LC7_C25, type is buried.
-- synthesized logic cell 
_LC7_C25 = LCELL( _EQ172);
  _EQ172 =  _LC3_C25 &  state~6
         #  _LC6_C25 & !state~6;

-- Node name is '~1919~1' 
-- Equation name is '~1919~1', location is LC8_C25, type is buried.
-- synthesized logic cell 
_LC8_C25 = LCELL( _EQ173);
  _EQ173 = !_LC1_A22 & !_LC5_A22 &  _LC7_C25
         #  _LC5_A22 &  register_AC15
         #  _LC1_A22 &  register_AC15;

-- Node name is '~1931~1' 
-- Equation name is '~1931~1', location is LC4_C9, type is buried.
-- synthesized logic cell 
_LC4_C9  = LCELL( _EQ174);
  _EQ174 =  _EC7_C & !state~3 &  state~5
         #  register_AC14 & !state~5
         #  register_AC14 &  state~3;

-- Node name is '~1937~1' 
-- Equation name is '~1937~1', location is LC6_C9, type is buried.
-- synthesized logic cell 
_LC6_C9  = LCELL( _EQ175);
  _EQ175 =  register_AC14 &  state~4
         #  register_AC14 &  state~2
         #  _LC4_C9 & !state~2 & !state~4;

-- Node name is '~1940~1' 
-- Equation name is '~1940~1', location is LC7_C9, type is buried.
-- synthesized logic cell 
_LC7_C9  = LCELL( _EQ176);
  _EQ176 =  _LC2_C25 &  state~6
         #  _LC6_C9 & !state~6;

-- Node name is '~1946~1' 
-- Equation name is '~1946~1', location is LC8_C9, type is buried.
-- synthesized logic cell 
_LC8_C9  = LCELL( _EQ177);
  _EQ177 = !_LC1_A22 & !_LC5_A22 &  _LC7_C9
         #  _LC5_A22 &  register_AC14
         #  _LC1_A22 &  register_AC14;

-- Node name is '~1958~1' 
-- Equation name is '~1958~1', location is LC4_C8, type is buried.
-- synthesized logic cell 
_LC4_C8  = LCELL( _EQ178);
  _EQ178 =  _EC3_D & !state~3 &  state~5
         #  register_AC13 & !state~5
         #  register_AC13 &  state~3;

-- Node name is '~1964~1' 
-- Equation name is '~1964~1', location is LC5_C8, type is buried.
-- synthesized logic cell 
_LC5_C8  = LCELL( _EQ179);
  _EQ179 =  register_AC13 &  state~4
         #  register_AC13 &  state~2
         #  _LC4_C8 & !state~2 & !state~4;

-- Node name is '~1967~1' 
-- Equation name is '~1967~1', location is LC6_C8, type is buried.
-- synthesized logic cell 
_LC6_C8  = LCELL( _EQ180);
  _EQ180 =  _LC3_C8 &  state~6
         #  _LC5_C8 & !state~6;

-- Node name is '~1973~1' 
-- Equation name is '~1973~1', location is LC7_C8, type is buried.
-- synthesized logic cell 
_LC7_C8  = LCELL( _EQ181);
  _EQ181 = !_LC1_A22 & !_LC5_A22 &  _LC6_C8
         #  _LC5_A22 &  register_AC13
         #  _LC1_A22 &  register_AC13;

-- Node name is '~1985~1' 
-- Equation name is '~1985~1', location is LC3_C10, type is buried.
-- synthesized logic cell 
_LC3_C10 = LCELL( _EQ182);
  _EQ182 =  _EC8_D & !state~3 &  state~5
         #  register_AC12 & !state~5
         #  register_AC12 &  state~3;

-- Node name is '~1991~1' 
-- Equation name is '~1991~1', location is LC4_C10, type is buried.
-- synthesized logic cell 
_LC4_C10 = LCELL( _EQ183);
  _EQ183 =  register_AC12 &  state~4
         #  register_AC12 &  state~2
         #  _LC3_C10 & !state~2 & !state~4;

-- Node name is '~1994~1' 
-- Equation name is '~1994~1', location is LC7_C10, type is buried.
-- synthesized logic cell 
_LC7_C10 = LCELL( _EQ184);
  _EQ184 =  _LC2_C10 &  state~6
         #  _LC4_C10 & !state~6;

-- Node name is '~2000~1' 
-- Equation name is '~2000~1', location is LC8_C10, type is buried.
-- synthesized logic cell 
_LC8_C10 = LCELL( _EQ185);
  _EQ185 = !_LC1_A22 & !_LC5_A22 &  _LC7_C10
         #  _LC5_A22 &  register_AC12
         #  _LC1_A22 &  register_AC12;

-- Node name is '~2012~1' 
-- Equation name is '~2012~1', location is LC4_C13, type is buried.
-- synthesized logic cell 
_LC4_C13 = LCELL( _EQ186);
  _EQ186 =  _EC8_C & !state~3 &  state~5
         #  register_AC11 & !state~5
         #  register_AC11 &  state~3;

-- Node name is '~2018~1' 
-- Equation name is '~2018~1', location is LC5_C13, type is buried.
-- synthesized logic cell 
_LC5_C13 = LCELL( _EQ187);
  _EQ187 =  register_AC11 &  state~4
         #  register_AC11 &  state~2
         #  _LC4_C13 & !state~2 & !state~4;

-- Node name is '~2021~1' 
-- Equation name is '~2021~1', location is LC6_C13, type is buried.
-- synthesized logic cell 
_LC6_C13 = LCELL( _EQ188);
  _EQ188 =  _LC3_C13 &  state~6
         #  _LC5_C13 & !state~6;

-- Node name is '~2027~1' 
-- Equation name is '~2027~1', location is LC7_C13, type is buried.
-- synthesized logic cell 
_LC7_C13 = LCELL( _EQ189);
  _EQ189 = !_LC1_A22 & !_LC5_A22 &  _LC6_C13
         #  _LC5_A22 &  register_AC11
         #  _LC1_A22 &  register_AC11;

-- Node name is '~2039~1' 
-- Equation name is '~2039~1', location is LC3_C26, type is buried.
-- synthesized logic cell 
_LC3_C26 = LCELL( _EQ190);
  _EQ190 =  _EC6_C & !state~3 &  state~5
         #  register_AC10 & !state~5
         #  register_AC10 &  state~3;

-- Node name is '~2045~1' 
-- Equation name is '~2045~1', location is LC4_C26, type is buried.
-- synthesized logic cell 
_LC4_C26 = LCELL( _EQ191);
  _EQ191 =  register_AC10 &  state~4
         #  register_AC10 &  state~2
         #  _LC3_C26 & !state~2 & !state~4;

-- Node name is '~2048~1' 
-- Equation name is '~2048~1', location is LC6_C26, type is buried.
-- synthesized logic cell 
_LC6_C26 = LCELL( _EQ192);
  _EQ192 =  _LC1_C26 &  state~6
         #  _LC4_C26 & !state~6;

-- Node name is '~2054~1' 
-- Equation name is '~2054~1', location is LC7_C26, type is buried.
-- synthesized logic cell 
_LC7_C26 = LCELL( _EQ193);
  _EQ193 = !_LC1_A22 & !_LC5_A22 &  _LC6_C26
         #  _LC5_A22 &  register_AC10
         #  _LC1_A22 &  register_AC10;

-- Node name is '~2066~1' 
-- Equation name is '~2066~1', location is LC3_C1, type is buried.
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ194);
  _EQ194 =  _EC6_D & !state~3 &  state~5
         #  register_AC9 & !state~5
         #  register_AC9 &  state~3;

-- Node name is '~2072~1' 
-- Equation name is '~2072~1', location is LC6_C1, type is buried.
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ195);
  _EQ195 =  register_AC9 &  state~4
         #  register_AC9 &  state~2
         #  _LC3_C1 & !state~2 & !state~4;

-- Node name is '~2075~1' 
-- Equation name is '~2075~1', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ196);
  _EQ196 =  _LC2_C1 &  state~6
         #  _LC6_C1 & !state~6;

-- Node name is '~2081~1' 
-- Equation name is '~2081~1', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ197);
  _EQ197 = !_LC1_A22 & !_LC5_A22 &  _LC7_C1
         #  _LC5_A22 &  register_AC9
         #  _LC1_A22 &  register_AC9;

-- Node name is '~2093~1' 
-- Equation name is '~2093~1', location is LC4_C22, type is buried.
-- synthesized logic cell 
_LC4_C22 = LCELL( _EQ198);
  _EQ198 =  _EC5_D & !state~3 &  state~5
         #  register_AC8 & !state~5
         #  register_AC8 &  state~3;

-- Node name is '~2099~1' 
-- Equation name is '~2099~1', location is LC5_C22, type is buried.
-- synthesized logic cell 
_LC5_C22 = LCELL( _EQ199);
  _EQ199 =  register_AC8 &  state~4
         #  register_AC8 &  state~2
         #  _LC4_C22 & !state~2 & !state~4;

-- Node name is '~2102~1' 
-- Equation name is '~2102~1', location is LC6_C22, type is buried.
-- synthesized logic cell 
_LC6_C22 = LCELL( _EQ200);
  _EQ200 =  _LC3_C22 &  state~6
         #  _LC5_C22 & !state~6;

-- Node name is '~2108~1' 
-- Equation name is '~2108~1', location is LC7_C22, type is buried.
-- synthesized logic cell 
_LC7_C22 = LCELL( _EQ201);
  _EQ201 = !_LC1_A22 & !_LC5_A22 &  _LC6_C22
         #  _LC5_A22 &  register_AC8
         #  _LC1_A22 &  register_AC8;

-- Node name is '~2120~1' 
-- Equation name is '~2120~1', location is LC4_D15, type is buried.
-- synthesized logic cell 
_LC4_D15 = LCELL( _EQ202);
  _EQ202 =  _EC4_D & !state~3 &  state~5
         #  register_AC7 & !state~5
         #  register_AC7 &  state~3;

-- Node name is '~2126~1' 
-- Equation name is '~2126~1', location is LC5_D15, type is buried.
-- synthesized logic cell 
_LC5_D15 = LCELL( _EQ203);
  _EQ203 =  register_AC7 &  state~4
         #  register_AC7 &  state~2
         #  _LC4_D15 & !state~2 & !state~4;

-- Node name is '~2129~1' 
-- Equation name is '~2129~1', location is LC6_D15, type is buried.
-- synthesized logic cell 
_LC6_D15 = LCELL( _EQ204);
  _EQ204 =  _LC3_D15 &  state~6
         #  _LC5_D15 & !state~6;

-- Node name is '~2135~1' 
-- Equation name is '~2135~1', location is LC7_D15, type is buried.
-- synthesized logic cell 
_LC7_D15 = LCELL( _EQ205);
  _EQ205 = !_LC1_A22 & !_LC5_A22 &  _LC6_D15
         #  _LC5_A22 &  register_AC7
         #  _LC1_A22 &  register_AC7;

-- Node name is '~2147~1' 
-- Equation name is '~2147~1', location is LC5_D10, type is buried.
-- synthesized logic cell 
_LC5_D10 = LCELL( _EQ206);
  _EQ206 =  _EC7_D & !state~3 &  state~5
         #  register_AC6 & !state~5
         #  register_AC6 &  state~3;

-- Node name is '~2153~1' 
-- Equation name is '~2153~1', location is LC6_D10, type is buried.
-- synthesized logic cell 
_LC6_D10 = LCELL( _EQ207);
  _EQ207 =  register_AC6 &  state~4
         #  register_AC6 &  state~2
         #  _LC5_D10 & !state~2 & !state~4;

-- Node name is '~2156~1' 
-- Equation name is '~2156~1', location is LC7_D10, type is buried.
-- synthesized logic cell 
_LC7_D10 = LCELL( _EQ208);
  _EQ208 =  _LC3_D10 &  state~6
         #  _LC6_D10 & !state~6;

-- Node name is '~2162~1' 
-- Equation name is '~2162~1', location is LC8_D10, type is buried.
-- synthesized logic cell 
_LC8_D10 = LCELL( _EQ209);
  _EQ209 = !_LC1_A22 & !_LC5_A22 &  _LC7_D10
         #  _LC5_A22 &  register_AC6
         #  _LC1_A22 &  register_AC6;

-- Node name is '~2174~1' 
-- Equation name is '~2174~1', location is LC3_D6, type is buried.
-- synthesized logic cell 
_LC3_D6  = LCELL( _EQ210);
  _EQ210 =  _EC2_D & !state~3 &  state~5
         #  register_AC5 & !state~5
         #  register_AC5 &  state~3;

-- Node name is '~2180~1' 
-- Equation name is '~2180~1', location is LC6_D6, type is buried.
-- synthesized logic cell 
_LC6_D6  = LCELL( _EQ211);
  _EQ211 =  register_AC5 &  state~4
         #  register_AC5 &  state~2
         #  _LC3_D6 & !state~2 & !state~4;

-- Node name is '~2183~1' 
-- Equation name is '~2183~1', location is LC7_D6, type is buried.
-- synthesized logic cell 
_LC7_D6  = LCELL( _EQ212);
  _EQ212 =  _LC2_D6 &  state~6
         #  _LC6_D6 & !state~6;

-- Node name is '~2189~1' 
-- Equation name is '~2189~1', location is LC8_D6, type is buried.
-- synthesized logic cell 
_LC8_D6  = LCELL( _EQ213);
  _EQ213 = !_LC1_A22 & !_LC5_A22 &  _LC7_D6
         #  _LC5_A22 &  register_AC5
         #  _LC1_A22 &  register_AC5;

-- Node name is '~2201~1' 
-- Equation name is '~2201~1', location is LC5_D11, type is buried.
-- synthesized logic cell 
_LC5_D11 = LCELL( _EQ214);
  _EQ214 =  _EC1_D & !state~3 &  state~5
         #  register_AC4 & !state~5
         #  register_AC4 &  state~3;

-- Node name is '~2207~1' 
-- Equation name is '~2207~1', location is LC6_D11, type is buried.
-- synthesized logic cell 
_LC6_D11 = LCELL( _EQ215);
  _EQ215 =  register_AC4 &  state~4
         #  register_AC4 &  state~2
         #  _LC5_D11 & !state~2 & !state~4;

-- Node name is '~2210~1' 
-- Equation name is '~2210~1', location is LC7_D11, type is buried.
-- synthesized logic cell 
_LC7_D11 = LCELL( _EQ216);
  _EQ216 =  _LC3_D11 &  state~6
         #  _LC6_D11 & !state~6;

-- Node name is '~2216~1' 
-- Equation name is '~2216~1', location is LC8_D11, type is buried.
-- synthesized logic cell 
_LC8_D11 = LCELL( _EQ217);
  _EQ217 = !_LC1_A22 & !_LC5_A22 &  _LC7_D11
         #  _LC5_A22 &  register_AC4
         #  _LC1_A22 &  register_AC4;

-- Node name is '~2228~1' 
-- Equation name is '~2228~1', location is LC3_C21, type is buried.
-- synthesized logic cell 
_LC3_C21 = LCELL( _EQ218);
  _EQ218 =  _EC3_C & !state~3 &  state~5
         #  register_AC3 & !state~5
         #  register_AC3 &  state~3;

-- Node name is '~2234~1' 
-- Equation name is '~2234~1', location is LC5_C21, type is buried.
-- synthesized logic cell 
_LC5_C21 = LCELL( _EQ219);
  _EQ219 =  register_AC3 &  state~4
         #  register_AC3 &  state~2
         #  _LC3_C21 & !state~2 & !state~4;

-- Node name is '~2237~1' 
-- Equation name is '~2237~1', location is LC6_C21, type is buried.
-- synthesized logic cell 
_LC6_C21 = LCELL( _EQ220);
  _EQ220 =  _LC2_C21 &  state~6
         #  _LC5_C21 & !state~6;

-- Node name is '~2243~1' 
-- Equation name is '~2243~1', location is LC7_C21, type is buried.
-- synthesized logic cell 
_LC7_C21 = LCELL( _EQ221);
  _EQ221 = !_LC1_A22 & !_LC5_A22 &  _LC6_C21
         #  _LC5_A22 &  register_AC3
         #  _LC1_A22 &  register_AC3;

-- Node name is '~2255~1' 
-- Equation name is '~2255~1', location is LC4_C11, type is buried.
-- synthesized logic cell 
_LC4_C11 = LCELL( _EQ222);
  _EQ222 =  _EC1_C & !state~3 &  state~5
         #  register_AC2 & !state~5
         #  register_AC2 &  state~3;

-- Node name is '~2261~1' 
-- Equation name is '~2261~1', location is LC5_C11, type is buried.
-- synthesized logic cell 
_LC5_C11 = LCELL( _EQ223);
  _EQ223 =  register_AC2 &  state~4
         #  register_AC2 &  state~2
         #  _LC4_C11 & !state~2 & !state~4;

-- Node name is '~2264~1' 
-- Equation name is '~2264~1', location is LC6_C11, type is buried.
-- synthesized logic cell 
_LC6_C11 = LCELL( _EQ224);
  _EQ224 =  _LC3_C11 &  state~6
         #  _LC5_C11 & !state~6;

-- Node name is '~2270~1' 
-- Equation name is '~2270~1', location is LC7_C11, type is buried.
-- synthesized logic cell 
_LC7_C11 = LCELL( _EQ225);
  _EQ225 = !_LC1_A22 & !_LC5_A22 &  _LC6_C11
         #  _LC5_A22 &  register_AC2
         #  _LC1_A22 &  register_AC2;

-- Node name is '~2282~1' 
-- Equation name is '~2282~1', location is LC3_C15, type is buried.
-- synthesized logic cell 
_LC3_C15 = LCELL( _EQ226);
  _EQ226 =  _EC5_C & !state~3 &  state~5
         #  register_AC1 & !state~5
         #  register_AC1 &  state~3;

-- Node name is '~2288~1' 
-- Equation name is '~2288~1', location is LC4_C15, type is buried.
-- synthesized logic cell 
_LC4_C15 = LCELL( _EQ227);
  _EQ227 =  register_AC1 &  state~4
         #  register_AC1 &  state~2
         #  _LC3_C15 & !state~2 & !state~4;

-- Node name is '~2291~1' 
-- Equation name is '~2291~1', location is LC6_C15, type is buried.
-- synthesized logic cell 
_LC6_C15 = LCELL( _EQ228);
  _EQ228 =  _LC4_C15 & !state~6
         # !_EC5_C &  _LC1_C11 &  state~6
         #  _EC5_C & !_LC1_C11 &  state~6;

-- Node name is '~2297~1' 
-- Equation name is '~2297~1', location is LC7_C15, type is buried.
-- synthesized logic cell 
_LC7_C15 = LCELL( _EQ229);
  _EQ229 = !_LC1_A22 & !_LC5_A22 &  _LC6_C15
         #  _LC5_A22 &  register_AC1
         #  _LC1_A22 &  register_AC1;

-- Node name is '~2329~1' 
-- Equation name is '~2329~1', location is LC3_C2, type is buried.
-- synthesized logic cell 
!_LC3_C2 = _LC3_C2~NOT;
_LC3_C2~NOT = LCELL( _EQ230);
  _EQ230 = !state~2 & !state~3 & !state~4 &  state~5;

-- Node name is '~2329~2' 
-- Equation name is '~2329~2', location is LC4_C2, type is buried.
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ231);
  _EQ231 =  _LC3_C2 & !state~6
         # !_EC2_C &  state~6;

-- Node name is '~2329~3' 
-- Equation name is '~2329~3', location is LC5_C2, type is buried.
-- synthesized logic cell 
_LC5_C2  = LCELL( _EQ232);
  _EQ232 =  _LC2_A22 &  register_AC0
         #  _LC5_A22 &  register_AC0
         #  _LC4_C2 &  register_AC0;

-- Node name is '~2329~4' 
-- Equation name is '~2329~4', location is LC6_C2, type is buried.
-- synthesized logic cell 
_LC6_C2  = LCELL( _EQ233);
  _EQ233 =  _EC2_C & !_LC1_A22 & !_LC5_A22;

-- Node name is '~2329~5' 
-- Equation name is '~2329~5', location is LC7_C2, type is buried.
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ234);
  _EQ234 = !_LC3_C2 &  _LC6_C2 & !state~6
         #  _LC6_C2 & !register_AC0 &  state~6;

-- Node name is '~2356~1' 
-- Equation name is '~2356~1', location is LC5_A6, type is buried.
-- synthesized logic cell 
_LC5_A6  = LCELL( _EQ235);
  _EQ235 =  memory_write &  state~6
         #  _LC6_A22 &  memory_write
         #  memory_write & !state~2;

-- Node name is '~2356~2' 
-- Equation name is '~2356~2', location is LC7_A6, type is buried.
-- synthesized logic cell 
_LC7_A6  = LCELL( _EQ236);
  _EQ236 =  _LC5_A6
         # !_LC6_A22 &  state~4 & !state~6;

-- Node name is '~2374~1' 
-- Equation name is '~2374~1', location is LC3_C19, type is buried.
-- synthesized logic cell 
_LC3_C19 = LCELL( _EQ237);
  _EQ237 = !_LC1_C14 &  _LC6_A22
         #  state~5
         #  state~3;

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_0' = '|LPM_RAM_DQ:memory.Q0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_C', type is memory 
_EC2_C   = MEMORY_SEGMENT( register_AC0, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_1' = '|LPM_RAM_DQ:memory.Q1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_C', type is memory 
_EC5_C   = MEMORY_SEGMENT( register_AC1, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_2' = '|LPM_RAM_DQ:memory.Q2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( register_AC2, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_3' = '|LPM_RAM_DQ:memory.Q3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_C', type is memory 
_EC3_C   = MEMORY_SEGMENT( register_AC3, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_4' = '|LPM_RAM_DQ:memory.Q4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( register_AC4, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_5' = '|LPM_RAM_DQ:memory.Q5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_D', type is memory 
_EC2_D   = MEMORY_SEGMENT( register_AC5, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_6' = '|LPM_RAM_DQ:memory.Q6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_D', type is memory 
_EC7_D   = MEMORY_SEGMENT( register_AC6, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_7' = '|LPM_RAM_DQ:memory.Q7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_D', type is memory 
_EC4_D   = MEMORY_SEGMENT( register_AC7, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_8' = '|LPM_RAM_DQ:memory.Q8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_D', type is memory 
_EC5_D   = MEMORY_SEGMENT( register_AC8, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_9' = '|LPM_RAM_DQ:memory.Q9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_D', type is memory 
_EC6_D   = MEMORY_SEGMENT( register_AC9, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_10' = '|LPM_RAM_DQ:memory.Q10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_C', type is memory 
_EC6_C   = MEMORY_SEGMENT( register_AC10, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_11' = '|LPM_RAM_DQ:memory.Q11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_C', type is memory 
_EC8_C   = MEMORY_SEGMENT( register_AC11, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_12' = '|LPM_RAM_DQ:memory.Q12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_D', type is memory 
_EC8_D   = MEMORY_SEGMENT( register_AC12, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_13' = '|LPM_RAM_DQ:memory.Q13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_D', type is memory 
_EC3_D   = MEMORY_SEGMENT( register_AC13, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_14' = '|LPM_RAM_DQ:memory.Q14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_C', type is memory 
_EC7_C   = MEMORY_SEGMENT( register_AC14, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:memory|altram:sram|segment0_15' = '|LPM_RAM_DQ:memory.Q15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_C', type is memory 
_EC4_C   = MEMORY_SEGMENT( register_AC15, GLOBAL( clock), VCC, memory_write, VCC, memory_address_register0, memory_address_register1, memory_address_register2, memory_address_register3, memory_address_register4, memory_address_register5, memory_address_register6, memory_address_register7, VCC, VCC, VCC,);



Project Information                 e:\vhdl designs\hamblened2\chap8\scomp.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:00
   Fitter                                 00:00:17
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:25


Memory Allocated
-----------------

Peak memory allocated during compilation  = 36,371K
