==18046== Cachegrind, a cache and branch-prediction profiler
==18046== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18046== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18046== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18046== 
--18046-- warning: L3 cache found, using its data for the LL simulation.
--18046-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18046-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18046== 
==18046== I   refs:      33,946,173,048
==18046== I1  misses:        15,087,378
==18046== LLi misses:             5,504
==18046== I1  miss rate:           0.04%
==18046== LLi miss rate:           0.00%
==18046== 
==18046== D   refs:       8,762,361,982  (7,209,195,677 rd   + 1,553,166,305 wr)
==18046== D1  misses:       476,953,924  (  399,744,254 rd   +    77,209,670 wr)
==18046== LLd misses:           129,821  (       57,900 rd   +        71,921 wr)
==18046== D1  miss rate:            5.4% (          5.5%     +           5.0%  )
==18046== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18046== 
==18046== LL refs:          492,041,302  (  414,831,632 rd   +    77,209,670 wr)
==18046== LL misses:            135,325  (       63,404 rd   +        71,921 wr)
==18046== LL miss rate:             0.0% (          0.0%     +           0.0%  )
