0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v,1738656976,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sim_1/new/WSC_tb.v,,RV32I_WSC_wrapper,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/sim/RV32I_WSC_Execution_0_0.v,1738653018,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/sim/RV32I_WSC_reg_EXMEM_0_0.v,,RV32I_WSC_Execution_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/sim/RV32I_WSC_Fowarding_Unit_0_0.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/sim/RV32I_WSC.v,,RV32I_WSC_Fowarding_Unit_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/sim/RV32I_WSC_Hazard_Processing_0_1.v,1738655738,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/sim/RV32I_WSC_Fowarding_Unit_0_0.v,,RV32I_WSC_Hazard_Processing_0_1,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/sim/RV32I_WSC_Instruction_Decode_0_0.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/sim/RV32I_WSC_reg_IFID_0_0.v,,RV32I_WSC_Instruction_Decode_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/sim/RV32I_WSC_Instruction_Fetch_0_0.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/sim/RV32I_WSC_Instruction_Decode_0_0.v,,RV32I_WSC_Instruction_Fetch_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/sim/RV32I_WSC_Memory_0_0.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/sim/RV32I_WSC_reg_MEMWB_0_1.v,,RV32I_WSC_Memory_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/sim/RV32I_WSC_Write_back_0_0.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/sim/RV32I_WSC_Hazard_Processing_0_1.v,,RV32I_WSC_Write_back_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/sim/RV32I_WSC_reg_EXMEM_0_0.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/sim/RV32I_WSC_Memory_0_0.v,,RV32I_WSC_reg_EXMEM_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/sim/RV32I_WSC_reg_IDEX_0_0.v,1738656911,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/sim/RV32I_WSC_Execution_0_0.v,,RV32I_WSC_reg_IDEX_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/sim/RV32I_WSC_reg_IFID_0_0.v,1738658778,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/sim/RV32I_WSC_reg_IDEX_0_0.v,,RV32I_WSC_reg_IFID_0_0,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/sim/RV32I_WSC_reg_MEMWB_0_1.v,1738640920,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/sim/RV32I_WSC_Write_back_0_0.v,,RV32I_WSC_reg_MEMWB_0_1,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/sim/RV32I_WSC.v,1738656976,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v,,RV32I_WSC,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sim_1/new/WSC_tb.v,1738543622,verilog,,,,WSC_tb,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU.v,1738643371,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v,,ALU,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v,1738649150,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Execution.v,,alu_control,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v,1738668770,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Imm_Gen.v,,Controller,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Data_Memory.v,1737682745,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Memory.v,,Data_Memory,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/EXMEM_reg.v,1737021977,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Data_Memory.v,,reg_EXMEM,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Execution.v,1738662962,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/EXMEM_reg.v,,Execution,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Fowarding_Unit.v,1737682534,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/sim/RV32I_WSC_Instruction_Fetch_0_0.v,,Fowarding_Unit,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Hazard_Processing.v,1738662002,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Fowarding_Unit.v,,Hazard_Processing,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/IDEX_reg.v,1738658661,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU.v,,reg_IDEX,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/IFID_reg.v,1738658765,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/IDEX_reg.v,,reg_IFID,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Imm_Gen.v,1737021977,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Register_File.v,,Imm_Gen,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Decode.v,1738668845,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/IFID_reg.v,,Instruction_Decode,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Fetch.v,1738546527,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v,,Instruction_Fetch,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Memory.v,1738663487,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Fetch.v,,Instruction_Memory,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/MEMWB_reg.v,1737021978,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Write_back.v,,reg_MEMWB,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Memory.v,1737021978,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/MEMWB_reg.v,,Memory,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Register_File.v,1737021978,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Decode.v,,Register_File,,,,,,,,
C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Write_back.v,1737021978,verilog,,C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Hazard_Processing.v,,Write_back,,,,,,,,
