<module id="ADC14" HW_revision=""><register id="CTL0" width="32" offset="0x0" internal="0" description="Control 0 Register "><bitfield id="SC" description="ADC14 start conversion" begin="0" end="0" width="1" rwaccess="R/W"><bitenum id="SC__0" value="0" description="No sample-and-conversion-start"/><bitenum id="SC__1" value="1" description="Start sample-and-conversion"/></bitfield><bitfield id="ENC" description="ADC14 enable conversion" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="ENC__0" value="0" description="ADC14 disabled"/><bitenum id="ENC__1" value="1" description="ADC14 enabled"/></bitfield><bitfield id="ON" description="ADC14 on" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="ON__0" value="0" description="ADC14 off"/><bitenum id="ON__1" value="1" description="ADC14 on"/></bitfield><bitfield id="MSC" description="ADC14 multiple sample and conversion" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="MSC__0" value="0" description="The sampling timer requires a rising edge of the SHI signal to "/><bitenum id="MSC__1" value="1" description="The first rising edge of the SHI signal triggers the sampling t"/></bitfield><bitfield id="SHT0" description="ADC14 sample-and-hold time" begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="SHT0__0" value="0" description="4"/><bitenum id="SHT0__1" value="1" description="8"/><bitenum id="SHT0__2" value="2" description="16"/><bitenum id="SHT0__3" value="3" description="32"/><bitenum id="SHT0__4" value="4" description="64"/><bitenum id="SHT0__5" value="5" description="96"/><bitenum id="SHT0__6" value="6" description="128"/><bitenum id="SHT0__7" value="7" description="192"/></bitfield><bitfield id="SHT1" description="ADC14 sample-and-hold time" begin="15" end="12" width="4" rwaccess="R/W"><bitenum id="SHT1__0" value="0" description="4"/><bitenum id="SHT1__1" value="1" description="8"/><bitenum id="SHT1__2" value="2" description="16"/><bitenum id="SHT1__3" value="3" description="32"/><bitenum id="SHT1__4" value="4" description="64"/><bitenum id="SHT1__5" value="5" description="96"/><bitenum id="SHT1__6" value="6" description="128"/><bitenum id="SHT1__7" value="7" description="192"/></bitfield><bitfield id="BUSY" description="ADC14 busy" begin="16" end="16" width="1" rwaccess="R/W"><bitenum id="BUSY__0" value="0" description="No operation is active"/><bitenum id="BUSY__1" value="1" description="A sequence, sample, or conversion is active"/></bitfield><bitfield id="CONSEQ" description="ADC14 conversion sequence mode select" begin="18" end="17" width="2" rwaccess="R/W"><bitenum id="CONSEQ__0" value="0" description="Single-channel, single-conversion"/><bitenum id="CONSEQ__1" value="1" description="Sequence-of-channels"/><bitenum id="CONSEQ__2" value="2" description="Repeat-single-channel"/><bitenum id="CONSEQ__3" value="3" description="Repeat-sequence-of-channels"/></bitfield><bitfield id="SSEL" description="ADC14 clock source select" begin="21" end="19" width="3" rwaccess="R/W"><bitenum id="SSEL__0" value="0" description="MODCLK"/><bitenum id="SSEL__1" value="1" description="SYSCLK"/><bitenum id="SSEL__2" value="2" description="ACLK"/><bitenum id="SSEL__3" value="3" description="MCLK"/><bitenum id="SSEL__4" value="4" description="SMCLK"/><bitenum id="SSEL__5" value="5" description="HSMCLK"/></bitfield><bitfield id="DIV" description="ADC14 clock divider.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="24" end="22" width="3" rwaccess="R/W"><bitenum id="DIV__0" value="0" description="/1"/><bitenum id="DIV__1" value="1" description="/2"/><bitenum id="DIV__2" value="2" description="/3"/><bitenum id="DIV__3" value="3" description="/4"/><bitenum id="DIV__4" value="4" description="/5"/><bitenum id="DIV__5" value="5" description="/6"/><bitenum id="DIV__6" value="6" description="/7"/><bitenum id="DIV__7" value="7" description="/8"/></bitfield><bitfield id="ISSH" description="ADC14 invert signal sample-and-hold" begin="25" end="25" width="1" rwaccess="R/W"><bitenum id="ISSH__0" value="0" description="The sample-input signal is not inverted"/><bitenum id="ISSH__1" value="1" description="The sample-input signal is inverted"/></bitfield><bitfield id="SHP" description="ADC14 sample-and-hold pulse-mode select" begin="26" end="26" width="1" rwaccess="R/W"><bitenum id="SHP__0" value="0" description="SAMPCON signal is sourced from the sample-input signal"/><bitenum id="SHP__1" value="1" description="SAMPCON signal is sourced from the sampling timer"/></bitfield><bitfield id="SHS" description="ADC14 sample-and-hold source select" begin="29" end="27" width="3" rwaccess="R/W"><bitenum id="SHS__0" value="0" description="ADC14SC bit"/><bitenum id="SHS__1" value="1" description="See device-specific data sheet for source"/><bitenum id="SHS__2" value="2" description="See device-specific data sheet for source"/><bitenum id="SHS__3" value="3" description="See device-specific data sheet for source"/><bitenum id="SHS__4" value="4" description="See device-specific data sheet for source"/><bitenum id="SHS__5" value="5" description="See device-specific data sheet for source"/><bitenum id="SHS__6" value="6" description="See device-specific data sheet for source"/><bitenum id="SHS__7" value="7" description="See device-specific data sheet for source"/></bitfield><bitfield id="PDIV" description="ADC14 predivider" begin="31" end="30" width="2" rwaccess="R/W"><bitenum id="PDIV__0" value="0" description="Predivide by 1"/><bitenum id="PDIV__1" value="1" description="Predivide by 4"/><bitenum id="PDIV__2" value="2" description="Predivide by 32"/><bitenum id="PDIV__3" value="3" description="Predivide by 64"/></bitfield></register><register id="DBG0" width="32" offset="0x0" internal="0" description="Debug Register "><bitfield id="CLKCTRL" description="Clock control during debug." begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="INTCTRL" description="Interrupt control during debug." begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="DMACTRL" description="DMA control during debug." begin="2" end="2" width="1" rwaccess="R/W"/></register><register id="DSCR0" width="32" offset="0x0" internal="0" description="Descriptor Register"><bitfield id="MODREVNO" description="Module revision number." begin="7" end="0" width="8" rwaccess="R/W"/></register><register id="CTL1" width="32" offset="0x4" internal="0" description="Control 1 Register"><bitfield id="PWRMD" description="ADC power modes" begin="1" end="0" width="2" rwaccess="R/W"><bitenum id="PWRMD__0" value="0" description="Regular power mode for use with any resolution setting"/><bitenum id="PWRMD__2" value="2" description="Low-power mode for 12-bit, 10-bit, and 8-bit resolution setting"/></bitfield><bitfield id="REFBURST" description="ADC reference buffer burst" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="REFBURST__0" value="0" description="ADC reference buffer on continuously"/><bitenum id="REFBURST__1" value="1" description="ADC reference buffer on only during sample-and-conversion"/></bitfield><bitfield id="DF" description="ADC14 data read-back format" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="DF__0" value="0" description="Binary unsigned"/><bitenum id="DF__1" value="1" description="Signed binary (2s complement), left aligned"/></bitfield><bitfield id="RES" description="ADC14 resolution" begin="5" end="4" width="2" rwaccess="R/W"><bitenum id="RES__0" value="0" description="8 bit (9 clock cycle conversion time)"/><bitenum id="RES__1" value="1" description="10 bit (11 clock cycle conversion time)"/><bitenum id="RES__2" value="2" description="12 bit (14 clock cycle conversion time)"/><bitenum id="RES__3" value="3" description="14 bit (16 clock cycle conversion time)"/></bitfield><bitfield id="CSTARTADD" description="ADC14 conversion start address" begin="20" end="16" width="5" rwaccess="R/W"/><bitfield id="BATMAP" description="Controls 1/2 AVCC ADC input channel selection." begin="22" end="22" width="1" rwaccess="R/W"><bitenum id="BATMAP__0" value="0" description="ADC internal 1/2 x AVCC channel is not selected for ADC"/><bitenum id="BATMAP__1" value="1" description="ADC internal 1/2 x AVCC channel is selected for ADC input chann"/></bitfield><bitfield id="TCMAP" description="Controls temperature sensor ADC input channel selection" begin="23" end="23" width="1" rwaccess="R/W"><bitenum id="TCMAP__0" value="0" description="ADC internal temperature sensor channel is not selected for ADC"/><bitenum id="TCMAP__1" value="1" description="ADC internal temperature sensor channel is selected for ADC inp"/></bitfield><bitfield id="CH0MAP" description="Controls internal channel 0 selection to ADC input channel MAX-2" begin="24" end="24" width="1" rwaccess="R/W"><bitenum id="CH0MAP__0" value="0" description="ADC input channel internal 0 is not selected"/><bitenum id="CH0MAP__1" value="1" description="ADC input channel internal 0 is selected for ADC input channel "/></bitfield><bitfield id="CH1MAP" description="Controls internal channel 1 selection to ADC input channel MAX-3" begin="25" end="25" width="1" rwaccess="R/W"><bitenum id="CH1MAP__0" value="0" description="ADC input channel internal 1 is not selected"/><bitenum id="CH1MAP__1" value="1" description="ADC input channel internal 1 is selected for ADC input channel "/></bitfield><bitfield id="CH2MAP" description="Controls internal channel 2 selection to ADC input channel MAX-4" begin="26" end="26" width="1" rwaccess="R/W"><bitenum id="CH2MAP__0" value="0" description="ADC input channel internal 2 is not selected"/><bitenum id="CH2MAP__1" value="1" description="ADC input channel internal 2 is selected for ADC input channel "/></bitfield><bitfield id="CH3MAP" description="Controls internal channel 3 selection to ADC input channel MAX-5" begin="27" end="27" width="1" rwaccess="R/W"><bitenum id="CH3MAP__0" value="0" description="ADC input channel internal 3 is not selected"/><bitenum id="CH3MAP__1" value="1" description="ADC input channel internal 3 is selected for ADC input channel "/></bitfield></register><register id="LO0" width="32" offset="0x8" internal="0" description="Window Comparator Low Threshold 0 Register "><bitfield id="LO0" description="Low threshold 0" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="HI0" width="32" offset="0xC" internal="0" description="Window Comparator High Threshold 0 Register "><bitfield id="HI0" description="High threshold 0" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="LO1" width="32" offset="0x10" internal="0" description="Window Comparator Low Threshold 1 Register "><bitfield id="LO1" description="Low threshold 1" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="HI1" width="32" offset="0x14" internal="0" description="Window Comparator High Threshold 1 Register "><bitfield id="HI1" description="High threshold 1" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MCTL0" width="32" offset="0x18" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL1" width="32" offset="0x1C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL2" width="32" offset="0x20" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL3" width="32" offset="0x24" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL4" width="32" offset="0x28" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL5" width="32" offset="0x2C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL6" width="32" offset="0x30" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL7" width="32" offset="0x34" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL8" width="32" offset="0x38" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL9" width="32" offset="0x3C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL10" width="32" offset="0x40" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL11" width="32" offset="0x44" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL12" width="32" offset="0x48" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL13" width="32" offset="0x4C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL14" width="32" offset="0x50" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL15" width="32" offset="0x54" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL16" width="32" offset="0x58" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL17" width="32" offset="0x5C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL18" width="32" offset="0x60" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL19" width="32" offset="0x64" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL20" width="32" offset="0x68" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL21" width="32" offset="0x6C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL22" width="32" offset="0x70" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL23" width="32" offset="0x74" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL24" width="32" offset="0x78" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL25" width="32" offset="0x7C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL26" width="32" offset="0x80" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL27" width="32" offset="0x84" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL28" width="32" offset="0x88" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL29" width="32" offset="0x8C" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL30" width="32" offset="0x90" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MCTL31" width="32" offset="0x94" internal="0" description="Conversion Memory Control Register"><bitfield id="INCH" description="Input channel select" begin="4" end="0" width="5" rwaccess="R/W"><bitenum id="INCH__0" value="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__1" value="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1"/><bitenum id="INCH__2" value="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__3" value="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3"/><bitenum id="INCH__4" value="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__5" value="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5"/><bitenum id="INCH__6" value="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__7" value="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7"/><bitenum id="INCH__8" value="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__9" value="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9"/><bitenum id="INCH__16" value="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__17" value="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11"/><bitenum id="INCH__18" value="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__19" value="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13"/><bitenum id="INCH__20" value="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__21" value="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15"/><bitenum id="INCH__22" value="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__23" value="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17"/><bitenum id="INCH__24" value="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__25" value="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19"/><bitenum id="INCH__32" value="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__33" value="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21"/><bitenum id="INCH__34" value="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__35" value="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23"/><bitenum id="INCH__36" value="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__37" value="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25"/><bitenum id="INCH__38" value="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__39" value="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27"/><bitenum id="INCH__40" value="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__41" value="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29"/><bitenum id="INCH__48" value="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/><bitenum id="INCH__49" value="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31"/></bitfield><bitfield id="EOS" description="End of sequence" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="EOS__0" value="0" description="Not end of sequence"/><bitenum id="EOS__1" value="1" description="End of sequence"/></bitfield><bitfield id="VRSEL" description="Selects combinations of V(R+) and V(R-) sources as well as the " begin="11" end="8" width="4" rwaccess="R/W"><bitenum id="VRSEL__0" value="0" description="V(R+) = AVCC, V(R-) = AVSS"/><bitenum id="VRSEL__1" value="1" description="V(R+) = VREF buffered, V(R-) = AVSS"/><bitenum id="VRSEL__20" value="14" description="V(R+) = VeREF+, V(R-) = VeREF-"/><bitenum id="VRSEL__21" value="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF"/></bitfield><bitfield id="DIF" description="Differential mode.&#13;&#10;Can be modified only when ADC14ENC = 0." begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="DIF__0" value="0" description="Single-ended mode enabled"/><bitenum id="DIF__1" value="1" description="Differential mode enabled"/></bitfield><bitfield id="WINC" description="Comparator window enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="WINC__0" value="0" description="Comparator window disabled"/><bitenum id="WINC__1" value="1" description="Comparator window enabled"/></bitfield><bitfield id="WINCTH" description="Window comparator threshold register selection" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="WINCTH__0" value="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0"/><bitenum id="WINCTH__1" value="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1"/></bitfield></register><register id="MEM0" width="32" offset="0x98" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM1" width="32" offset="0x9C" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM2" width="32" offset="0xA0" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM3" width="32" offset="0xA4" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM4" width="32" offset="0xA8" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM5" width="32" offset="0xAC" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM6" width="32" offset="0xB0" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM7" width="32" offset="0xB4" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM8" width="32" offset="0xB8" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM9" width="32" offset="0xBC" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM10" width="32" offset="0xC0" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM11" width="32" offset="0xC4" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM12" width="32" offset="0xC8" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM13" width="32" offset="0xCC" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM14" width="32" offset="0xD0" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM15" width="32" offset="0xD4" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM16" width="32" offset="0xD8" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM17" width="32" offset="0xDC" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM18" width="32" offset="0xE0" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM19" width="32" offset="0xE4" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM20" width="32" offset="0xE8" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM21" width="32" offset="0xEC" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM22" width="32" offset="0xF0" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM23" width="32" offset="0xF4" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM24" width="32" offset="0xF8" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM25" width="32" offset="0xFC" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM26" width="32" offset="0x100" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM27" width="32" offset="0x104" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM28" width="32" offset="0x108" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM29" width="32" offset="0x10C" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM30" width="32" offset="0x110" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="MEM31" width="32" offset="0x114" internal="0" description="Conversion Memory Register"><bitfield id="CONVRES" description="If ADC14DF = 0, unsigned binary:&#13;&#10;The 14-bit conversion results" begin="15" end="0" width="16" rwaccess="R/W"/></register><register id="IER0" width="32" offset="0x13C" internal="0" description="Interrupt Enable 0 Register "><bitfield id="IE0" description="Interrupt enable" begin="0" end="0" width="1" rwaccess="R/W"><bitenum id="IE0__0" value="0" description="Interrupt disabled"/><bitenum id="IE0__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE1" description="Interrupt enable" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="IE1__0" value="0" description="Interrupt disabled"/><bitenum id="IE1__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE2" description="Interrupt enable" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="IE2__0" value="0" description="Interrupt disabled"/><bitenum id="IE2__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE3" description="Interrupt enable" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="IE3__0" value="0" description="Interrupt disabled"/><bitenum id="IE3__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE4" description="Interrupt enable" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="IE4__0" value="0" description="Interrupt disabled"/><bitenum id="IE4__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE5" description="Interrupt enable" begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="IE5__0" value="0" description="Interrupt disabled"/><bitenum id="IE5__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE6" description="Interrupt enable" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="IE6__0" value="0" description="Interrupt disabled"/><bitenum id="IE6__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE7" description="Interrupt enable" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="IE7__0" value="0" description="Interrupt disabled"/><bitenum id="IE7__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE8" description="Interrupt enable" begin="8" end="8" width="1" rwaccess="R/W"><bitenum id="IE8__0" value="0" description="Interrupt disabled"/><bitenum id="IE8__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE9" description="Interrupt enable" begin="9" end="9" width="1" rwaccess="R/W"><bitenum id="IE9__0" value="0" description="Interrupt disabled"/><bitenum id="IE9__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE10" description="Interrupt enable" begin="10" end="10" width="1" rwaccess="R/W"><bitenum id="IE10__0" value="0" description="Interrupt disabled"/><bitenum id="IE10__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE11" description="Interrupt enable" begin="11" end="11" width="1" rwaccess="R/W"><bitenum id="IE11__0" value="0" description="Interrupt disabled"/><bitenum id="IE11__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE12" description="Interrupt enable" begin="12" end="12" width="1" rwaccess="R/W"><bitenum id="IE12__0" value="0" description="Interrupt disabled"/><bitenum id="IE12__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE13" description="Interrupt enable" begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="IE13__0" value="0" description="Interrupt disabled"/><bitenum id="IE13__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE14" description="Interrupt enable" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="IE14__0" value="0" description="Interrupt disabled"/><bitenum id="IE14__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE15" description="Interrupt enable" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="IE15__0" value="0" description="Interrupt disabled"/><bitenum id="IE15__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE16" description="Interrupt enable" begin="16" end="16" width="1" rwaccess="R/W"><bitenum id="IE16__0" value="0" description="Interrupt disabled"/><bitenum id="IE16__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE17" description="Interrupt enable" begin="17" end="17" width="1" rwaccess="R/W"><bitenum id="IE17__0" value="0" description="Interrupt disabled"/><bitenum id="IE17__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE18" description="Interrupt enable" begin="18" end="18" width="1" rwaccess="R/W"><bitenum id="IE18__0" value="0" description="Interrupt disabled"/><bitenum id="IE18__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE19" description="Interrupt enable" begin="19" end="19" width="1" rwaccess="R/W"><bitenum id="IE19__0" value="0" description="Interrupt disabled"/><bitenum id="IE19__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE20" description="Interrupt enable" begin="20" end="20" width="1" rwaccess="R/W"><bitenum id="IE20__0" value="0" description="Interrupt disabled"/><bitenum id="IE20__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE21" description="Interrupt enable" begin="21" end="21" width="1" rwaccess="R/W"><bitenum id="IE21__0" value="0" description="Interrupt disabled"/><bitenum id="IE21__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE22" description="Interrupt enable" begin="22" end="22" width="1" rwaccess="R/W"><bitenum id="IE22__0" value="0" description="Interrupt disabled"/><bitenum id="IE22__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE23" description="Interrupt enable" begin="23" end="23" width="1" rwaccess="R/W"><bitenum id="IE23__0" value="0" description="Interrupt disabled"/><bitenum id="IE23__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE24" description="Interrupt enable" begin="24" end="24" width="1" rwaccess="R/W"><bitenum id="IE24__0" value="0" description="Interrupt disabled"/><bitenum id="IE24__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE25" description="Interrupt enable" begin="25" end="25" width="1" rwaccess="R/W"><bitenum id="IE25__0" value="0" description="Interrupt disabled"/><bitenum id="IE25__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE26" description="Interrupt enable" begin="26" end="26" width="1" rwaccess="R/W"><bitenum id="IE26__0" value="0" description="Interrupt disabled"/><bitenum id="IE26__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE27" description="Interrupt enable" begin="27" end="27" width="1" rwaccess="R/W"><bitenum id="IE27__0" value="0" description="Interrupt disabled"/><bitenum id="IE27__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE28" description="Interrupt enable" begin="28" end="28" width="1" rwaccess="R/W"><bitenum id="IE28__0" value="0" description="Interrupt disabled"/><bitenum id="IE28__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE29" description="Interrupt enable" begin="29" end="29" width="1" rwaccess="R/W"><bitenum id="IE29__0" value="0" description="Interrupt disabled"/><bitenum id="IE29__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE30" description="Interrupt enable" begin="30" end="30" width="1" rwaccess="R/W"><bitenum id="IE30__0" value="0" description="Interrupt disabled"/><bitenum id="IE30__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="IE31" description="Interrupt enable" begin="31" end="31" width="1" rwaccess="R/W"><bitenum id="IE31__0" value="0" description="Interrupt disabled"/><bitenum id="IE31__1" value="1" description="Interrupt enabled"/></bitfield></register><register id="IER1" width="32" offset="0x140" internal="0" description="Interrupt Enable 1 Register "><bitfield id="INIE" description="Interrupt enable for the ADC14MEMx result register being greate" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="INIE__0" value="0" description="Interrupt disabled"/><bitenum id="INIE__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="LOIE" description="Interrupt enable for the falling short of the lower limit inter" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="LOIE__0" value="0" description="Interrupt disabled"/><bitenum id="LOIE__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="HIIE" description="Interrupt enable for the exceeding the upper limit interrupt of" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="HIIE__0" value="0" description="Interrupt disabled"/><bitenum id="HIIE__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="OVIE" description="ADC14MEMx overflow-interrupt enable." begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="OVIE__0" value="0" description="Interrupt disabled"/><bitenum id="OVIE__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="TOVIE" description="ADC14 conversion-time-overflow interrupt enable." begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="TOVIE__0" value="0" description="Interrupt disabled"/><bitenum id="TOVIE__1" value="1" description="Interrupt enabled"/></bitfield><bitfield id="RDYIE" description="ADC14 local buffered reference ready interrupt enable." begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="RDYIE__0" value="0" description="Interrupt disabled"/><bitenum id="RDYIE__1" value="1" description="Interrupt enabled"/></bitfield></register><register id="IFGR0" width="32" offset="0x144" internal="0" description="Interrupt Flag 0 Register "><bitfield id="IFG0" description="ADC14MEM0 interrupt flag" begin="0" end="0" width="1" rwaccess="R/W"><bitenum id="IFG0__0" value="0" description="No interrupt pending"/><bitenum id="IFG0__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG1" description="ADC14MEM1 interrupt flag" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="IFG1__0" value="0" description="No interrupt pending"/><bitenum id="IFG1__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG2" description="ADC14MEM2 interrupt flag" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="IFG2__0" value="0" description="No interrupt pending"/><bitenum id="IFG2__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG3" description="ADC14MEM3 interrupt flag" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="IFG3__0" value="0" description="No interrupt pending"/><bitenum id="IFG3__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG4" description="ADC14MEM4 interrupt flag" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="IFG4__0" value="0" description="No interrupt pending"/><bitenum id="IFG4__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG5" description="ADC14MEM5 interrupt flag" begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="IFG5__0" value="0" description="No interrupt pending"/><bitenum id="IFG5__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG6" description="ADC14MEM6 interrupt flag" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="IFG6__0" value="0" description="No interrupt pending"/><bitenum id="IFG6__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG7" description="ADC14MEM7 interrupt flag" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="IFG7__0" value="0" description="No interrupt pending"/><bitenum id="IFG7__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG8" description="ADC14MEM8 interrupt flag" begin="8" end="8" width="1" rwaccess="R/W"><bitenum id="IFG8__0" value="0" description="No interrupt pending"/><bitenum id="IFG8__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG9" description="ADC14MEM9 interrupt flag" begin="9" end="9" width="1" rwaccess="R/W"><bitenum id="IFG9__0" value="0" description="No interrupt pending"/><bitenum id="IFG9__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG10" description="ADC14MEM10 interrupt flag" begin="10" end="10" width="1" rwaccess="R/W"><bitenum id="IFG10__0" value="0" description="No interrupt pending"/><bitenum id="IFG10__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG11" description="ADC14MEM11 interrupt flag" begin="11" end="11" width="1" rwaccess="R/W"><bitenum id="IFG11__0" value="0" description="No interrupt pending"/><bitenum id="IFG11__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG12" description="ADC14MEM12 interrupt flag" begin="12" end="12" width="1" rwaccess="R/W"><bitenum id="IFG12__0" value="0" description="No interrupt pending"/><bitenum id="IFG12__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG13" description="ADC14MEM13 interrupt flag" begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="IFG13__0" value="0" description="No interrupt pending"/><bitenum id="IFG13__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG14" description="ADC14MEM14 interrupt flag" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="IFG14__0" value="0" description="No interrupt pending"/><bitenum id="IFG14__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG15" description="ADC14MEM15 interrupt flag" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="IFG15__0" value="0" description="No interrupt pending"/><bitenum id="IFG15__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG16" description="ADC14MEM16 interrupt flag" begin="16" end="16" width="1" rwaccess="R/W"><bitenum id="IFG16__0" value="0" description="No interrupt pending"/><bitenum id="IFG16__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG17" description="ADC14MEM17 interrupt flag" begin="17" end="17" width="1" rwaccess="R/W"><bitenum id="IFG17__0" value="0" description="No interrupt pending"/><bitenum id="IFG17__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG18" description="ADC14MEM18 interrupt flag" begin="18" end="18" width="1" rwaccess="R/W"><bitenum id="IFG18__0" value="0" description="No interrupt pending"/><bitenum id="IFG18__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG19" description="ADC14MEM19 interrupt flag" begin="19" end="19" width="1" rwaccess="R/W"><bitenum id="IFG19__0" value="0" description="No interrupt pending"/><bitenum id="IFG19__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG20" description="ADC14MEM20 interrupt flag" begin="20" end="20" width="1" rwaccess="R/W"><bitenum id="IFG20__0" value="0" description="No interrupt pending"/><bitenum id="IFG20__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG21" description="ADC14MEM21 interrupt flag" begin="21" end="21" width="1" rwaccess="R/W"><bitenum id="IFG21__0" value="0" description="No interrupt pending"/><bitenum id="IFG21__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG22" description="ADC14MEM22 interrupt flag" begin="22" end="22" width="1" rwaccess="R/W"><bitenum id="IFG22__0" value="0" description="No interrupt pending"/><bitenum id="IFG22__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG23" description="ADC14MEM23 interrupt flag" begin="23" end="23" width="1" rwaccess="R/W"><bitenum id="IFG23__0" value="0" description="No interrupt pending"/><bitenum id="IFG23__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG24" description="ADC14MEM24 interrupt flag" begin="24" end="24" width="1" rwaccess="R/W"><bitenum id="IFG24__0" value="0" description="No interrupt pending"/><bitenum id="IFG24__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG25" description="ADC14MEM25 interrupt flag" begin="25" end="25" width="1" rwaccess="R/W"><bitenum id="IFG25__0" value="0" description="No interrupt pending"/><bitenum id="IFG25__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG26" description="ADC14MEM26 interrupt flag" begin="26" end="26" width="1" rwaccess="R/W"><bitenum id="IFG26__0" value="0" description="No interrupt pending"/><bitenum id="IFG26__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG27" description="ADC14MEM27 interrupt flag" begin="27" end="27" width="1" rwaccess="R/W"><bitenum id="IFG27__0" value="0" description="No interrupt pending"/><bitenum id="IFG27__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG28" description="ADC14MEM28 interrupt flag" begin="28" end="28" width="1" rwaccess="R/W"><bitenum id="IFG28__0" value="0" description="No interrupt pending"/><bitenum id="IFG28__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG29" description="ADC14MEM29 interrupt flag" begin="29" end="29" width="1" rwaccess="R/W"><bitenum id="IFG29__0" value="0" description="No interrupt pending"/><bitenum id="IFG29__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG30" description="ADC14MEM30 interrupt flag" begin="30" end="30" width="1" rwaccess="R/W"><bitenum id="IFG30__0" value="0" description="No interrupt pending"/><bitenum id="IFG30__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="IFG31" description="ADC14MEM31 interrupt flag" begin="31" end="31" width="1" rwaccess="R/W"><bitenum id="IFG31__0" value="0" description="No interrupt pending"/><bitenum id="IFG31__1" value="1" description="Interrupt pending"/></bitfield></register><register id="IFGR1" width="32" offset="0x148" internal="0" description="Interrupt Flag 1 Register "><bitfield id="INIFG" description="Interrupt flag for the ADC14MEMx result register being greater " begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="INIFG__0" value="0" description="No interrupt pending"/><bitenum id="INIFG__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="LOIFG" description="Interrupt flag for falling short of the lower limit interrupt o" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="LOIFG__0" value="0" description="No interrupt pending"/><bitenum id="LOIFG__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="HIIFG" description="Interrupt flag for exceeding the upper limit interrupt of the w" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="HIIFG__0" value="0" description="No interrupt pending"/><bitenum id="HIIFG__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="OVIFG" description="ADC14MEMx overflow interrupt flag" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="OVIFG__0" value="0" description="No interrupt pending"/><bitenum id="OVIFG__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="TOVIFG" description="ADC14 conversion time overflow interrupt flag" begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="TOVIFG__0" value="0" description="No interrupt pending"/><bitenum id="TOVIFG__1" value="1" description="Interrupt pending"/></bitfield><bitfield id="RDYIFG" description="ADC14 local buffered reference ready interrupt flag" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="RDYIFG__0" value="0" description="No interrupt pending"/><bitenum id="RDYIFG__1" value="1" description="Interrupt pending"/></bitfield></register><register id="CLRIFGR0" width="32" offset="0x14C" internal="0" description="Clear Interrupt Flag 0 Register "><bitfield id="CLRIFG0" description="clear ADC14IFG0" begin="0" end="0" width="1" rwaccess="R/W"><bitenum id="CLRIFG0__0" value="0" description="no effect"/><bitenum id="CLRIFG0__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG1" description="clear ADC14IFG1" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="CLRIFG1__0" value="0" description="no effect"/><bitenum id="CLRIFG1__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG2" description="clear ADC14IFG2" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="CLRIFG2__0" value="0" description="no effect"/><bitenum id="CLRIFG2__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG3" description="clear ADC14IFG3" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="CLRIFG3__0" value="0" description="no effect"/><bitenum id="CLRIFG3__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG4" description="clear ADC14IFG4" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="CLRIFG4__0" value="0" description="no effect"/><bitenum id="CLRIFG4__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG5" description="clear ADC14IFG5" begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="CLRIFG5__0" value="0" description="no effect"/><bitenum id="CLRIFG5__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG6" description="clear ADC14IFG6" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="CLRIFG6__0" value="0" description="no effect"/><bitenum id="CLRIFG6__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG7" description="clear ADC14IFG7" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="CLRIFG7__0" value="0" description="no effect"/><bitenum id="CLRIFG7__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG8" description="clear ADC14IFG8" begin="8" end="8" width="1" rwaccess="R/W"><bitenum id="CLRIFG8__0" value="0" description="no effect"/><bitenum id="CLRIFG8__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG9" description="clear ADC14IFG9" begin="9" end="9" width="1" rwaccess="R/W"><bitenum id="CLRIFG9__0" value="0" description="no effect"/><bitenum id="CLRIFG9__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG10" description="clear ADC14IFG10" begin="10" end="10" width="1" rwaccess="R/W"><bitenum id="CLRIFG10__0" value="0" description="no effect"/><bitenum id="CLRIFG10__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG11" description="clear ADC14IFG11" begin="11" end="11" width="1" rwaccess="R/W"><bitenum id="CLRIFG11__0" value="0" description="no effect"/><bitenum id="CLRIFG11__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG12" description="clear ADC14IFG12" begin="12" end="12" width="1" rwaccess="R/W"><bitenum id="CLRIFG12__0" value="0" description="no effect"/><bitenum id="CLRIFG12__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG13" description="clear ADC14IFG13" begin="13" end="13" width="1" rwaccess="R/W"><bitenum id="CLRIFG13__0" value="0" description="no effect"/><bitenum id="CLRIFG13__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG14" description="clear ADC14IFG14" begin="14" end="14" width="1" rwaccess="R/W"><bitenum id="CLRIFG14__0" value="0" description="no effect"/><bitenum id="CLRIFG14__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG15" description="clear ADC14IFG15" begin="15" end="15" width="1" rwaccess="R/W"><bitenum id="CLRIFG15__0" value="0" description="no effect"/><bitenum id="CLRIFG15__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG16" description="clear ADC14IFG16" begin="16" end="16" width="1" rwaccess="R/W"><bitenum id="CLRIFG16__0" value="0" description="no effect"/><bitenum id="CLRIFG16__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG17" description="clear ADC14IFG17" begin="17" end="17" width="1" rwaccess="R/W"><bitenum id="CLRIFG17__0" value="0" description="no effect"/><bitenum id="CLRIFG17__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG18" description="clear ADC14IFG18" begin="18" end="18" width="1" rwaccess="R/W"><bitenum id="CLRIFG18__0" value="0" description="no effect"/><bitenum id="CLRIFG18__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG19" description="clear ADC14IFG19" begin="19" end="19" width="1" rwaccess="R/W"><bitenum id="CLRIFG19__0" value="0" description="no effect"/><bitenum id="CLRIFG19__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG20" description="clear ADC14IFG20" begin="20" end="20" width="1" rwaccess="R/W"><bitenum id="CLRIFG20__0" value="0" description="no effect"/><bitenum id="CLRIFG20__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG21" description="clear ADC14IFG21" begin="21" end="21" width="1" rwaccess="R/W"><bitenum id="CLRIFG21__0" value="0" description="no effect"/><bitenum id="CLRIFG21__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG22" description="clear ADC14IFG22" begin="22" end="22" width="1" rwaccess="R/W"><bitenum id="CLRIFG22__0" value="0" description="no effect"/><bitenum id="CLRIFG22__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG23" description="clear ADC14IFG23" begin="23" end="23" width="1" rwaccess="R/W"><bitenum id="CLRIFG23__0" value="0" description="no effect"/><bitenum id="CLRIFG23__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG24" description="clear ADC14IFG24" begin="24" end="24" width="1" rwaccess="R/W"><bitenum id="CLRIFG24__0" value="0" description="no effect"/><bitenum id="CLRIFG24__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG25" description="clear ADC14IFG25" begin="25" end="25" width="1" rwaccess="R/W"><bitenum id="CLRIFG25__0" value="0" description="no effect"/><bitenum id="CLRIFG25__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG26" description="clear ADC14IFG26" begin="26" end="26" width="1" rwaccess="R/W"><bitenum id="CLRIFG26__0" value="0" description="no effect"/><bitenum id="CLRIFG26__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG27" description="clear ADC14IFG27" begin="27" end="27" width="1" rwaccess="R/W"><bitenum id="CLRIFG27__0" value="0" description="no effect"/><bitenum id="CLRIFG27__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG28" description="clear ADC14IFG28" begin="28" end="28" width="1" rwaccess="R/W"><bitenum id="CLRIFG28__0" value="0" description="no effect"/><bitenum id="CLRIFG28__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG29" description="clear ADC14IFG29" begin="29" end="29" width="1" rwaccess="R/W"><bitenum id="CLRIFG29__0" value="0" description="no effect"/><bitenum id="CLRIFG29__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG30" description="clear ADC14IFG30" begin="30" end="30" width="1" rwaccess="R/W"><bitenum id="CLRIFG30__0" value="0" description="no effect"/><bitenum id="CLRIFG30__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRIFG31" description="clear ADC14IFG31" begin="31" end="31" width="1" rwaccess="R/W"><bitenum id="CLRIFG31__0" value="0" description="no effect"/><bitenum id="CLRIFG31__1" value="1" description="clear pending interrupt flag"/></bitfield></register><register id="CLRIFGR1" width="32" offset="0x150" internal="0" description="Clear Interrupt Flag 1 Register "><bitfield id="CLRINIFG" description="clear ADC14INIFG" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="CLRINIFG__0" value="0" description="no effect"/><bitenum id="CLRINIFG__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRLOIFG" description="clear ADC14LOIFG" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="CLRLOIFG__0" value="0" description="no effect"/><bitenum id="CLRLOIFG__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRHIIFG" description="clear ADC14HIIFG" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="CLRHIIFG__0" value="0" description="no effect"/><bitenum id="CLRHIIFG__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLROVIFG" description="clear ADC14OVIFG" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="CLROVIFG__0" value="0" description="no effect"/><bitenum id="CLROVIFG__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRTOVIFG" description="clear ADC14TOVIFG" begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="CLRTOVIFG__0" value="0" description="no effect"/><bitenum id="CLRTOVIFG__1" value="1" description="clear pending interrupt flag"/></bitfield><bitfield id="CLRRDYIFG" description="clear ADC14RDYIFG" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="CLRRDYIFG__0" value="0" description="no effect"/><bitenum id="CLRRDYIFG__1" value="1" description="clear pending interrupt flag"/></bitfield></register><register id="IV" width="32" offset="0x154" internal="0" description="Interrupt Vector Register"><bitfield id="IV" description="ADC14 interrupt vector value" begin="31" end="0" width="32" rwaccess="R/W"><bitenum id="IV__0" value="0" description="No interrupt pending"/><bitenum id="IV__2" value="2" description="Interrupt Source: ADC14MEMx overflow; Interrupt Flag: ADC14OVIF"/><bitenum id="IV__4" value="4" description="Interrupt Source: Conversion time overflow; Interrupt Flag: ADC"/><bitenum id="IV__6" value="6" description="Interrupt Source: ADC14 window high interrupt flag; Interrupt F"/><bitenum id="IV__8" value="8" description="Interrupt Source: ADC14 window low interrupt flag; Interrupt Fl"/><bitenum id="IV__16" value="10" description="Interrupt Source: ADC14 in-window interrupt flag; Interrupt Fla"/><bitenum id="IV__18" value="12" description="Interrupt Source: ADC14MEM0 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__20" value="14" description=""/><bitenum id="IV__22" value="16" description="Interrupt Source: ADC14MEM2 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__24" value="18" description="Interrupt Source: ADC14MEM3 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__32" value="20" description="Interrupt Source: ADC14MEM4 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__34" value="22" description="Interrupt Source: ADC14MEM5 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__36" value="24" description="Interrupt Source: ADC14MEM6 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__38" value="26" description="Interrupt Source: ADC14MEM7 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__40" value="28" description="Interrupt Source: ADC14MEM8 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__48" value="30" description="Interrupt Source: ADC14MEM9 interrupt flag; Interrupt Flag: ADC"/><bitenum id="IV__50" value="32" description="Interrupt Source: ADC14MEM10 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__52" value="34" description="Interrupt Source: ADC14MEM11 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__54" value="36" description="Interrupt Source: ADC14MEM12 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__56" value="38" description="Interrupt Source: ADC14MEM13 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__64" value="40" description="Interrupt Source: ADC14MEM14 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__66" value="42" description="Interrupt Source: ADC14MEM15 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__68" value="44" description="Interrupt Source: ADC14MEM16 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__70" value="46" description="Interrupt Source: ADC14MEM17 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__72" value="48" description="Interrupt Source: ADC14MEM18 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__80" value="50" description="Interrupt Source: ADC14MEM19 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__82" value="52" description="Interrupt Source: ADC14MEM20 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__84" value="54" description="Interrupt Source: ADC14MEM22 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__86" value="56" description="Interrupt Source: ADC14MEM22 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__88" value="58" description="Interrupt Source: ADC14MEM23 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__96" value="60" description="Interrupt Source: ADC14MEM24 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__98" value="62" description="Interrupt Source: ADC14MEM25 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__100" value="64" description="Interrupt Source: ADC14MEM26 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__102" value="66" description="Interrupt Source: ADC14MEM27 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__104" value="68" description="Interrupt Source: ADC14MEM28 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__112" value="70" description="Interrupt Source: ADC14MEM29 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__114" value="72" description="Interrupt Source: ADC14MEM30 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__116" value="74" description="Interrupt Source: ADC14MEM31 interrupt flag; Interrupt Flag: AD"/><bitenum id="IV__118" value="76" description="Interrupt Source: ADC14RDYIFG interrupt flag; Interrupt Flag: A"/></bitfield></register></module>